<stg><name>digi2win_Block__proc</name>


<trans_list>

<trans id="10800" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10801" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10802" from="2" to="904">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10804" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10805" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10806" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10807" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10808" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10809" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10810" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10811" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10813" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10814" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10815" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10816" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10817" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10819" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10820" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10821" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10822" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10823" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10825" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10826" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10827" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10828" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10829" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10831" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10832" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10833" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10834" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10835" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10837" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10838" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10839" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10840" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10841" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10843" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10844" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10845" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10846" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10847" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10849" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10850" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10851" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10852" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10853" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10855" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10856" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10857" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10858" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10859" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10861" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10862" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10863" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10864" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10865" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10867" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10868" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10869" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10870" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10871" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10873" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10874" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10875" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10876" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10877" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10879" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10880" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10881" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10882" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10883" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10885" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10886" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10887" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10888" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10889" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10891" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10892" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10893" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10894" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10895" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10897" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10898" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10899" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10900" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10901" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10903" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10904" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10905" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10906" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10907" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10909" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10910" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10911" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10912" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10913" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10915" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10916" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10917" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10918" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10919" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10921" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10922" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10923" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10924" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10925" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10927" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10928" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10929" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10930" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10931" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10933" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10934" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10935" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10936" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10937" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10939" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10940" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10941" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10942" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10943" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10945" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10946" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10947" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10948" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10949" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10951" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10952" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10953" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10954" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10955" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10957" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10958" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10959" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10960" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10961" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10963" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10964" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10965" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10966" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10967" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10969" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10970" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10971" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10972" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10973" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10975" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10976" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10977" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10978" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10979" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10981" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10982" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10983" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10984" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10985" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10987" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10988" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10989" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10990" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10991" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10993" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10994" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10995" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10996" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10997" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10999" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11000" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11001" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11002" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11003" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11005" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11006" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11007" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11008" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11009" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11011" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11012" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11013" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11014" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11015" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11017" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11018" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11019" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11020" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11021" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11023" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11024" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11025" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11026" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11027" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11029" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11030" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11031" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11032" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11033" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11035" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11036" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11037" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11038" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11039" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11041" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11042" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11043" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11044" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11045" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11047" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11048" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11049" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11050" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11051" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11053" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11054" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11055" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11056" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11057" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11059" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11060" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11061" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11062" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11063" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11065" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11066" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11067" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11068" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11069" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11071" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11072" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11073" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11074" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11075" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11077" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11078" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11079" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11080" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11081" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11083" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11084" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11085" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11086" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11087" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11089" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11090" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11091" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11092" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11093" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11095" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11096" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11097" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11098" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11099" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11101" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11102" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11103" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11104" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11105" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11107" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11108" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11109" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11110" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11111" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11113" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11114" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11115" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11116" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11117" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11119" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11120" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11121" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11122" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11123" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11125" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11126" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11127" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11128" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11129" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11131" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11132" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11133" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11134" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11135" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11137" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11138" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11139" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11140" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11141" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11143" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11144" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11145" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11146" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11147" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11149" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11150" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11151" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11152" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11153" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11155" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11156" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11157" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11158" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11159" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11161" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11162" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11163" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11164" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11165" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11167" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11168" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11169" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11170" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11171" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11173" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11174" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11175" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11176" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11177" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11179" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11180" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11181" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11182" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11183" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11185" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11186" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11187" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11188" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11189" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11191" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11192" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11193" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11194" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11195" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11197" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11198" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11199" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11200" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11201" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11203" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11204" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11205" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11206" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11207" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11209" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11210" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11211" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11212" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11213" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11215" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11216" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11217" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11218" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11219" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11221" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11222" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11223" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11224" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11225" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11227" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11228" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11229" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11230" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11231" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11233" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11234" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11235" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11236" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11237" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11239" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11240" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11241" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11242" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11243" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11245" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11246" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11247" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11248" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11249" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11251" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11252" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11253" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11254" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11255" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11257" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11258" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11259" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11260" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11261" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11263" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11264" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11265" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11266" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11267" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11269" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11270" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11271" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11272" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11273" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11275" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11276" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11277" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11278" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11279" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11281" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11282" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11283" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11284" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11285" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11287" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11288" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11289" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11290" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11291" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11293" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11294" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11295" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11296" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11297" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11299" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11300" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11301" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11302" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11303" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11305" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11306" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11307" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11308" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11309" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11311" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11312" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11313" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11314" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11315" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11317" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11318" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11319" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11320" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11321" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11323" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11324" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11325" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11326" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11327" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11329" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11330" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11331" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11332" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11333" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11335" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11336" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11337" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11338" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11339" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11341" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11342" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11343" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11344" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11345" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11347" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11348" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11349" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11350" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11351" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11353" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11354" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11355" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11356" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11357" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11359" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11360" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11361" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11362" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11363" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11365" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11366" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11367" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11368" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11369" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11371" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11372" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11373" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11374" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11375" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11377" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11378" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11379" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11380" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11381" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11383" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11384" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11385" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11386" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11387" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11389" from="490" to="491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11390" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11391" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11392" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11393" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11395" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11396" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11397" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11398" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11399" from="499" to="500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11401" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11402" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11403" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11404" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11405" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11407" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11408" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11409" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11410" from="508" to="509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11411" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11413" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11414" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11415" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11416" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11417" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11419" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11420" from="516" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11421" from="517" to="518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11422" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11423" from="519" to="520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11425" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11426" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11427" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11428" from="523" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11429" from="524" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11431" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11432" from="526" to="527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11433" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11434" from="528" to="529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11435" from="529" to="530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11437" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11438" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11439" from="532" to="533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11440" from="533" to="534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11441" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11443" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11444" from="536" to="537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11445" from="537" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11446" from="538" to="539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11447" from="539" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11449" from="540" to="541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11450" from="541" to="542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11451" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11452" from="543" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11453" from="544" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11455" from="545" to="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11456" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11457" from="547" to="548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11458" from="548" to="549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11459" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11461" from="550" to="551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11462" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11463" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11464" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11465" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11467" from="555" to="556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11468" from="556" to="557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11469" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11470" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11471" from="559" to="560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11473" from="560" to="561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11474" from="561" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11475" from="562" to="563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11476" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11477" from="564" to="565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11479" from="565" to="566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11480" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11481" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11482" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11483" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11485" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11486" from="571" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11487" from="572" to="573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11488" from="573" to="574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11489" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11491" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11492" from="576" to="577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11493" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11494" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11495" from="579" to="580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11497" from="580" to="581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11498" from="581" to="582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11499" from="582" to="583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11500" from="583" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11501" from="584" to="585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11503" from="585" to="586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11504" from="586" to="587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11505" from="587" to="588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11506" from="588" to="589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11507" from="589" to="590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11509" from="590" to="591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11510" from="591" to="592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11511" from="592" to="593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11512" from="593" to="594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11513" from="594" to="595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11515" from="595" to="596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11516" from="596" to="597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11517" from="597" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11518" from="598" to="599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11519" from="599" to="600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11521" from="600" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11522" from="601" to="602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11523" from="602" to="603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11524" from="603" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11525" from="604" to="605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11527" from="605" to="606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11528" from="606" to="607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11529" from="607" to="608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11530" from="608" to="609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11531" from="609" to="610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11533" from="610" to="611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11534" from="611" to="612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11535" from="612" to="613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11536" from="613" to="614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11537" from="614" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11539" from="615" to="616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11540" from="616" to="617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11541" from="617" to="618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11542" from="618" to="619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11543" from="619" to="620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11545" from="620" to="621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11546" from="621" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11547" from="622" to="623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11548" from="623" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11549" from="624" to="625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11551" from="625" to="626">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11552" from="626" to="627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11553" from="627" to="628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11554" from="628" to="629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11555" from="629" to="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11557" from="630" to="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11558" from="631" to="632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11559" from="632" to="633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11560" from="633" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11561" from="634" to="635">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11563" from="635" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11564" from="636" to="637">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11565" from="637" to="638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11566" from="638" to="639">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11567" from="639" to="640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11569" from="640" to="641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11570" from="641" to="642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11571" from="642" to="643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11572" from="643" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11573" from="644" to="645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11575" from="645" to="646">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11576" from="646" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11577" from="647" to="648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11578" from="648" to="649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11579" from="649" to="650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11581" from="650" to="651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11582" from="651" to="652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11583" from="652" to="653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11584" from="653" to="654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11585" from="654" to="655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11587" from="655" to="656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11588" from="656" to="657">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11589" from="657" to="658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11590" from="658" to="659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11591" from="659" to="660">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11593" from="660" to="661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11594" from="661" to="662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11595" from="662" to="663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11596" from="663" to="664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11597" from="664" to="665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11599" from="665" to="666">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11600" from="666" to="667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11601" from="667" to="668">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11602" from="668" to="669">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11603" from="669" to="670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11605" from="670" to="671">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11606" from="671" to="672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11607" from="672" to="673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11608" from="673" to="674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11609" from="674" to="675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11611" from="675" to="676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11612" from="676" to="677">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11613" from="677" to="678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11614" from="678" to="679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11615" from="679" to="680">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11617" from="680" to="681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11618" from="681" to="682">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11619" from="682" to="683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11620" from="683" to="684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11621" from="684" to="685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11623" from="685" to="686">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11624" from="686" to="687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11625" from="687" to="688">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11626" from="688" to="689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11627" from="689" to="690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11629" from="690" to="691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11630" from="691" to="692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11631" from="692" to="693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11632" from="693" to="694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11633" from="694" to="695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11635" from="695" to="696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11636" from="696" to="697">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11637" from="697" to="698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11638" from="698" to="699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11639" from="699" to="700">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11641" from="700" to="701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11642" from="701" to="702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11643" from="702" to="703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11644" from="703" to="704">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11645" from="704" to="705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11647" from="705" to="706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11648" from="706" to="707">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11649" from="707" to="708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11650" from="708" to="709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11651" from="709" to="710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11653" from="710" to="711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11654" from="711" to="712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11655" from="712" to="713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11656" from="713" to="714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11657" from="714" to="715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11659" from="715" to="716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11660" from="716" to="717">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11661" from="717" to="718">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11662" from="718" to="719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11663" from="719" to="720">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11665" from="720" to="721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11666" from="721" to="722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11667" from="722" to="723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11668" from="723" to="724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11669" from="724" to="725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11671" from="725" to="726">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11672" from="726" to="727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11673" from="727" to="728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11674" from="728" to="729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11675" from="729" to="730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11677" from="730" to="731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11678" from="731" to="732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11679" from="732" to="733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11680" from="733" to="734">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11681" from="734" to="735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11683" from="735" to="736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11684" from="736" to="737">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11685" from="737" to="738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11686" from="738" to="739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11687" from="739" to="740">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11689" from="740" to="741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11690" from="741" to="742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11691" from="742" to="743">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11692" from="743" to="744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11693" from="744" to="745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11695" from="745" to="746">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11696" from="746" to="747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11697" from="747" to="748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11698" from="748" to="749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11699" from="749" to="750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11701" from="750" to="751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11702" from="751" to="752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11703" from="752" to="753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11704" from="753" to="754">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11705" from="754" to="755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11707" from="755" to="756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11708" from="756" to="757">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11709" from="757" to="758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11710" from="758" to="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11711" from="759" to="760">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11713" from="760" to="761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11714" from="761" to="762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11715" from="762" to="763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11716" from="763" to="764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11717" from="764" to="765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11719" from="765" to="766">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11720" from="766" to="767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11721" from="767" to="768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11722" from="768" to="769">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11723" from="769" to="770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11725" from="770" to="771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11726" from="771" to="772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11727" from="772" to="773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11728" from="773" to="774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11729" from="774" to="775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11731" from="775" to="776">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11732" from="776" to="777">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11733" from="777" to="778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11734" from="778" to="779">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11735" from="779" to="780">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11737" from="780" to="781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11738" from="781" to="782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11739" from="782" to="783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11740" from="783" to="784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11741" from="784" to="785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11743" from="785" to="786">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11744" from="786" to="787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11745" from="787" to="788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11746" from="788" to="789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11747" from="789" to="790">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11749" from="790" to="791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11750" from="791" to="792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11751" from="792" to="793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11752" from="793" to="794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11753" from="794" to="795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11755" from="795" to="796">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11756" from="796" to="797">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11757" from="797" to="798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11758" from="798" to="799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11759" from="799" to="800">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11761" from="800" to="801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11762" from="801" to="802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11763" from="802" to="803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11764" from="803" to="804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11765" from="804" to="805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11767" from="805" to="806">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11768" from="806" to="807">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11769" from="807" to="808">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11770" from="808" to="809">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11771" from="809" to="810">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11773" from="810" to="811">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11774" from="811" to="812">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11775" from="812" to="813">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11776" from="813" to="814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11777" from="814" to="815">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11779" from="815" to="816">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11780" from="816" to="817">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11781" from="817" to="818">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11782" from="818" to="819">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11783" from="819" to="820">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11785" from="820" to="821">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11786" from="821" to="822">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11787" from="822" to="823">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11788" from="823" to="824">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11789" from="824" to="825">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11791" from="825" to="826">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11792" from="826" to="827">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11793" from="827" to="828">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11794" from="828" to="829">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11795" from="829" to="830">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11797" from="830" to="831">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11798" from="831" to="832">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11799" from="832" to="833">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11800" from="833" to="834">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11801" from="834" to="835">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11803" from="835" to="836">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11804" from="836" to="837">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11805" from="837" to="838">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11806" from="838" to="839">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11807" from="839" to="840">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11809" from="840" to="841">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11810" from="841" to="842">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11811" from="842" to="843">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11812" from="843" to="844">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11813" from="844" to="845">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11815" from="845" to="846">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11816" from="846" to="847">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11817" from="847" to="848">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11818" from="848" to="849">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11819" from="849" to="850">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11821" from="850" to="851">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11822" from="851" to="852">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11823" from="852" to="853">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11824" from="853" to="854">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11825" from="854" to="855">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11827" from="855" to="856">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11828" from="856" to="857">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11829" from="857" to="858">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11830" from="858" to="859">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11831" from="859" to="860">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11833" from="860" to="861">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11834" from="861" to="862">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11835" from="862" to="863">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11836" from="863" to="864">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11837" from="864" to="865">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11839" from="865" to="866">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11840" from="866" to="867">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11841" from="867" to="868">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11842" from="868" to="869">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11843" from="869" to="870">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11845" from="870" to="871">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11846" from="871" to="872">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11847" from="872" to="873">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11848" from="873" to="874">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11849" from="874" to="875">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11851" from="875" to="876">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11852" from="876" to="877">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11853" from="877" to="878">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11854" from="878" to="879">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11855" from="879" to="880">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11857" from="880" to="881">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11858" from="881" to="882">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11859" from="882" to="883">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11860" from="883" to="884">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11861" from="884" to="885">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11863" from="885" to="886">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11864" from="886" to="887">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11865" from="887" to="888">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11866" from="888" to="889">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11867" from="889" to="890">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11869" from="890" to="891">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11870" from="891" to="892">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11871" from="892" to="893">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11872" from="893" to="894">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11873" from="894" to="895">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11875" from="895" to="896">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11876" from="896" to="897">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11877" from="897" to="898">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11878" from="898" to="899">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11879" from="899" to="900">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11882" from="900" to="901">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11883" from="901" to="902">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11884" from="902" to="903">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11885" from="903" to="904">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:1  %max_coor_addr = getelementptr [3 x i10]* %max_coor, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_coor_addr"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:2  %max_coor_load = load i10* %max_coor_addr, align 2

]]></Node>
<StgValue><ssdm name="max_coor_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="907" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="18432" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i18432* %digi, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:2  %max_coor_load = load i10* %max_coor_addr, align 2

]]></Node>
<StgValue><ssdm name="max_coor_load"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3  %icmp_ln58 = icmp sgt i10 %max_coor_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
newFuncRoot:4  br i1 %icmp_ln58, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="911" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %max_coor_addr_1 = getelementptr [3 x i10]* %max_coor, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_coor_addr_1"/></StgValue>
</operation>

<operation id="912" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %max_coor_addr_2 = getelementptr [3 x i10]* %max_coor, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_coor_addr_2"/></StgValue>
</operation>

<operation id="913" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="2">
<![CDATA[
.preheader.preheader:2  %max_coor_load_1 = load i10* %max_coor_addr_1, align 2

]]></Node>
<StgValue><ssdm name="max_coor_load_1"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="2">
<![CDATA[
.preheader.preheader:4  %max_coor_load_2 = load i10* %max_coor_addr_2, align 2

]]></Node>
<StgValue><ssdm name="max_coor_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="915" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="2">
<![CDATA[
.preheader.preheader:2  %max_coor_load_1 = load i10* %max_coor_addr_1, align 2

]]></Node>
<StgValue><ssdm name="max_coor_load_1"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:3  %extLd33122_cast = sext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="extLd33122_cast"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="2">
<![CDATA[
.preheader.preheader:4  %max_coor_load_2 = load i10* %max_coor_addr_2, align 2

]]></Node>
<StgValue><ssdm name="max_coor_load_2"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %extLd_cast = sext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="extLd_cast"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:6  %add_ln68 = add i11 %extLd_cast, -4

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:7  %icmp_ln71 = icmp sgt i10 %max_coor_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:8  %icmp_ln71_1 = icmp slt i10 %max_coor_load_1, 9

]]></Node>
<StgValue><ssdm name="icmp_ln71_1"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:9  %and_ln71 = and i1 %icmp_ln71, %icmp_ln71_1

]]></Node>
<StgValue><ssdm name="and_ln71"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:10  %icmp_ln71_2 = icmp sgt i11 %add_ln68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_2"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:11  %icmp_ln71_3 = icmp slt i11 %add_ln68, 385

]]></Node>
<StgValue><ssdm name="icmp_ln71_3"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:12  %and_ln71_1 = and i1 %icmp_ln71_2, %icmp_ln71_3

]]></Node>
<StgValue><ssdm name="and_ln71_1"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:13  %and_ln71_2 = and i1 %and_ln71_1, %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_2"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18432" op_0_bw="18432" op_1_bw="18432">
<![CDATA[
.preheader.preheader:14  %digi_read = call i18432 @_ssdm_op_Read.ap_fifo.i18432P(i18432* %digi)

]]></Node>
<StgValue><ssdm name="digi_read"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:15  br i1 %and_ln71_2, label %0, label %._crit_edge.0.0.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="929" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index = call fastcc i16 @get3DImageIndex(i4 1, i11 %zext_ln73, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.0.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.0.0_ifconv:0  %has_hit_0_0_0_0 = phi i1 [ %tmp, %0 ], [ false, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_0_0"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:1  %zext_ln76 = zext i1 %has_hit_0_0_0_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:2  %v_assign = uitofp i32 %zext_ln76 to float

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="936" st_id="6" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:2  %v_assign = uitofp i32 %zext_ln76 to float

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="937" st_id="7" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:3  %d_assign = fpext float %v_assign to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="938" st_id="8" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:3  %d_assign = fpext float %v_assign to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="939" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:4  %bitcast_ln696 = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:5  %trunc_ln557 = trunc i64 %bitcast_ln696 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557"/></StgValue>
</operation>

<operation id="941" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:6  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:7  %p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="943" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:8  %zext_ln461 = zext i11 %p_Result_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:9  %trunc_ln565 = trunc i64 %bitcast_ln696 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="945" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0.0_ifconv:10  %tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0.0_ifconv:11  %zext_ln569 = zext i53 %tmp_s to i54

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="947" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.0_ifconv:12  %sub_ln461 = sub i54 0, %zext_ln569

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="948" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0.0_ifconv:13  %select_ln570 = select i1 %tmp_1, i54 %sub_ln461, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="select_ln570"/></StgValue>
</operation>

<operation id="949" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0.0_ifconv:14  %icmp_ln571 = icmp eq i63 %trunc_ln557, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="950" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:15  %sub_ln575 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="sub_ln575"/></StgValue>
</operation>

<operation id="951" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:16  %icmp_ln581 = icmp sgt i12 %sub_ln575, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="952" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:17  %add_ln581 = add i12 -4, %sub_ln575

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="953" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:18  %sub_ln581 = sub i12 4, %sub_ln575

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="954" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:19  %select_ln581 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="select_ln581"/></StgValue>
</operation>

<operation id="955" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:21  %icmp_ln582 = icmp eq i12 %sub_ln575, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.0_ifconv:22  %trunc_ln583 = trunc i54 %select_ln570 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="957" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:23  %icmp_ln585 = icmp ult i12 %select_ln581, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="958" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:24  %icmp_ln603 = icmp ult i12 %select_ln581, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:28  %bitcast_ln696_1 = bitcast float %v_assign to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_1"/></StgValue>
</operation>

<operation id="960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:29  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="961" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:30  %select_ln588 = select i1 %tmp_3, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="962" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:32  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="963" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:33  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="964" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:34  %select_ln582 = select i1 %and_ln582, i12 %trunc_ln583, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="965" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:35  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="966" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:36  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="967" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:37  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="968" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:38  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="969" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:39  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="970" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:40  %select_ln585 = select i1 %and_ln585, i12 %select_ln588, i12 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="971" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:43  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="972" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:44  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="973" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:45  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="974" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:20  %sext_ln581 = sext i12 %select_ln581 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="975" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:25  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="976" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.0_ifconv:26  %ashr_ln586 = ashr i54 %select_ln570, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="977" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.0_ifconv:27  %trunc_ln586 = trunc i54 %ashr_ln586 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="978" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:31  %shl_ln604 = shl i12 %trunc_ln583, %select_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="979" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:41  %and_ln585_1 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="980" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:42  %select_ln585_1 = select i1 %and_ln585_1, i12 %trunc_ln586, i12 %select_ln585

]]></Node>
<StgValue><ssdm name="select_ln585_1"/></StgValue>
</operation>

<operation id="981" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:46  %select_ln603 = select i1 %and_ln603, i12 %shl_ln604, i12 %select_ln585_1

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="982" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0.0_ifconv:47  br i1 %and_ln71_2, label %1, label %._crit_edge.0.0.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="983" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_1 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="984" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_0_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %zext_ln73_1, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_0_0_1"/></StgValue>
</operation>

<operation id="985" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_0_1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="986" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.0.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="987" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.0.1_ifconv:0  %has_hit_0_0_0_1 = phi i1 [ %tmp_5, %1 ], [ false, %._crit_edge.0.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_0_1"/></StgValue>
</operation>

<operation id="988" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:1  %zext_ln76_1 = zext i1 %has_hit_0_0_0_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="989" st_id="10" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.1_ifconv:2  %v_assign_0_0_1 = uitofp i32 %zext_ln76_1 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_0_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="990" st_id="11" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.1_ifconv:2  %v_assign_0_0_1 = uitofp i32 %zext_ln76_1 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_0_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="991" st_id="12" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.1_ifconv:3  %d_assign_0_0_1 = fpext float %v_assign_0_0_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_0_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="992" st_id="13" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.1_ifconv:3  %d_assign_0_0_1 = fpext float %v_assign_0_0_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_0_1"/></StgValue>
</operation>

<operation id="993" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.1_ifconv:4  %bitcast_ln696_2 = bitcast double %d_assign_0_0_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_2"/></StgValue>
</operation>

<operation id="994" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.1_ifconv:5  %trunc_ln557_1 = trunc i64 %bitcast_ln696_2 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_1"/></StgValue>
</operation>

<operation id="995" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.1_ifconv:6  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="996" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.1_ifconv:7  %p_Result_0_0_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_1"/></StgValue>
</operation>

<operation id="997" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.1_ifconv:8  %zext_ln461_1 = zext i11 %p_Result_0_0_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_1"/></StgValue>
</operation>

<operation id="998" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.1_ifconv:9  %trunc_ln565_1 = trunc i64 %bitcast_ln696_2 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="999" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0.1_ifconv:10  %tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1000" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0.1_ifconv:11  %zext_ln569_1 = zext i53 %tmp_2 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_1"/></StgValue>
</operation>

<operation id="1001" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.1_ifconv:12  %sub_ln461_1 = sub i54 0, %zext_ln569_1

]]></Node>
<StgValue><ssdm name="sub_ln461_1"/></StgValue>
</operation>

<operation id="1002" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0.1_ifconv:13  %select_ln570_1 = select i1 %tmp_7, i54 %sub_ln461_1, i54 %zext_ln569_1

]]></Node>
<StgValue><ssdm name="select_ln570_1"/></StgValue>
</operation>

<operation id="1003" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0.1_ifconv:14  %icmp_ln571_1 = icmp eq i63 %trunc_ln557_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="1004" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:15  %sub_ln575_1 = sub i12 1075, %zext_ln461_1

]]></Node>
<StgValue><ssdm name="sub_ln575_1"/></StgValue>
</operation>

<operation id="1005" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:16  %icmp_ln581_1 = icmp sgt i12 %sub_ln575_1, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_1"/></StgValue>
</operation>

<operation id="1006" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:17  %add_ln581_1 = add i12 -4, %sub_ln575_1

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="1007" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:18  %sub_ln581_1 = sub i12 4, %sub_ln575_1

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="1008" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:19  %select_ln581_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="select_ln581_1"/></StgValue>
</operation>

<operation id="1009" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:21  %icmp_ln582_1 = icmp eq i12 %sub_ln575_1, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="1010" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.1_ifconv:22  %trunc_ln583_1 = trunc i54 %select_ln570_1 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>

<operation id="1011" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:23  %icmp_ln585_1 = icmp ult i12 %select_ln581_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="1012" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:24  %icmp_ln603_1 = icmp ult i12 %select_ln581_1, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="1013" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.1_ifconv:28  %bitcast_ln696_3 = bitcast float %v_assign_0_0_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_3"/></StgValue>
</operation>

<operation id="1014" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.1_ifconv:29  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1015" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:30  %select_ln588_1 = select i1 %tmp_9, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="1016" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:32  %xor_ln571_1 = xor i1 %icmp_ln571_1, true

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="1017" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:33  %and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln582_1"/></StgValue>
</operation>

<operation id="1018" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:34  %select_ln582_1 = select i1 %and_ln582_1, i12 %trunc_ln583_1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_1"/></StgValue>
</operation>

<operation id="1019" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:35  %or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln582_1"/></StgValue>
</operation>

<operation id="1020" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:36  %xor_ln582_1 = xor i1 %or_ln582_1, true

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="1021" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:37  %and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln581_1"/></StgValue>
</operation>

<operation id="1022" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:38  %xor_ln585_1 = xor i1 %icmp_ln585_1, true

]]></Node>
<StgValue><ssdm name="xor_ln585_1"/></StgValue>
</operation>

<operation id="1023" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:39  %and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="1024" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:40  %select_ln585_2 = select i1 %and_ln585_2, i12 %select_ln588_1, i12 %select_ln582_1

]]></Node>
<StgValue><ssdm name="select_ln585_2"/></StgValue>
</operation>

<operation id="1025" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:43  %or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln581_1"/></StgValue>
</operation>

<operation id="1026" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:44  %xor_ln581_1 = xor i1 %or_ln581_1, true

]]></Node>
<StgValue><ssdm name="xor_ln581_1"/></StgValue>
</operation>

<operation id="1027" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:45  %and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1028" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:20  %sext_ln581_1 = sext i12 %select_ln581_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="1029" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.1_ifconv:25  %zext_ln586_1 = zext i32 %sext_ln581_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="1030" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.1_ifconv:26  %ashr_ln586_1 = ashr i54 %select_ln570_1, %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="1031" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.1_ifconv:27  %trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="1032" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:31  %shl_ln604_1 = shl i12 %trunc_ln583_1, %select_ln581_1

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="1033" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1_ifconv:41  %and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="1034" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:42  %select_ln585_3 = select i1 %and_ln585_3, i12 %trunc_ln586_1, i12 %select_ln585_2

]]></Node>
<StgValue><ssdm name="select_ln585_3"/></StgValue>
</operation>

<operation id="1035" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.1_ifconv:46  %select_ln603_1 = select i1 %and_ln603_1, i12 %shl_ln604_1, i12 %select_ln585_3

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>

<operation id="1036" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0.1_ifconv:47  br i1 %and_ln71_2, label %2, label %._crit_edge.0.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1037" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_2 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="1038" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_0_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %zext_ln73_2, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_0_0_2"/></StgValue>
</operation>

<operation id="1039" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_0_2)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1040" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1041" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.0.2_ifconv:0  %has_hit_0_0_0_2 = phi i1 [ %tmp_11, %2 ], [ false, %._crit_edge.0.0.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_0_2"/></StgValue>
</operation>

<operation id="1042" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:1  %zext_ln76_2 = zext i1 %has_hit_0_0_0_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_2"/></StgValue>
</operation>

<operation id="1043" st_id="15" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.2_ifconv:2  %v_assign_0_0_2 = uitofp i32 %zext_ln76_2 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_0_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1044" st_id="16" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.2_ifconv:2  %v_assign_0_0_2 = uitofp i32 %zext_ln76_2 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_0_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1045" st_id="17" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.2_ifconv:3  %d_assign_0_0_2 = fpext float %v_assign_0_0_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_0_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1046" st_id="18" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.2_ifconv:3  %d_assign_0_0_2 = fpext float %v_assign_0_0_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_0_2"/></StgValue>
</operation>

<operation id="1047" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.2_ifconv:4  %bitcast_ln696_4 = bitcast double %d_assign_0_0_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_4"/></StgValue>
</operation>

<operation id="1048" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.2_ifconv:5  %trunc_ln557_2 = trunc i64 %bitcast_ln696_4 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_2"/></StgValue>
</operation>

<operation id="1049" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.2_ifconv:6  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1050" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.2_ifconv:7  %p_Result_0_0_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_2"/></StgValue>
</operation>

<operation id="1051" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.2_ifconv:8  %zext_ln461_2 = zext i11 %p_Result_0_0_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_2"/></StgValue>
</operation>

<operation id="1052" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.2_ifconv:9  %trunc_ln565_2 = trunc i64 %bitcast_ln696_4 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="1053" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0.2_ifconv:10  %tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1054" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0.2_ifconv:11  %zext_ln569_2 = zext i53 %tmp_4 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_2"/></StgValue>
</operation>

<operation id="1055" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.2_ifconv:12  %sub_ln461_2 = sub i54 0, %zext_ln569_2

]]></Node>
<StgValue><ssdm name="sub_ln461_2"/></StgValue>
</operation>

<operation id="1056" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0.2_ifconv:13  %select_ln570_2 = select i1 %tmp_13, i54 %sub_ln461_2, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="select_ln570_2"/></StgValue>
</operation>

<operation id="1057" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0.2_ifconv:14  %icmp_ln571_2 = icmp eq i63 %trunc_ln557_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="1058" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:15  %sub_ln575_2 = sub i12 1075, %zext_ln461_2

]]></Node>
<StgValue><ssdm name="sub_ln575_2"/></StgValue>
</operation>

<operation id="1059" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:16  %icmp_ln581_2 = icmp sgt i12 %sub_ln575_2, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_2"/></StgValue>
</operation>

<operation id="1060" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:17  %add_ln581_2 = add i12 -4, %sub_ln575_2

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="1061" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:18  %sub_ln581_2 = sub i12 4, %sub_ln575_2

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>

<operation id="1062" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:19  %select_ln581_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="select_ln581_2"/></StgValue>
</operation>

<operation id="1063" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:21  %icmp_ln582_2 = icmp eq i12 %sub_ln575_2, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="1064" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.2_ifconv:22  %trunc_ln583_2 = trunc i54 %select_ln570_2 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_2"/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:23  %icmp_ln585_2 = icmp ult i12 %select_ln581_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:24  %icmp_ln603_2 = icmp ult i12 %select_ln581_2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.2_ifconv:28  %bitcast_ln696_5 = bitcast float %v_assign_0_0_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_5"/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.2_ifconv:29  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:30  %select_ln588_2 = select i1 %tmp_15, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_2"/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:32  %xor_ln571_2 = xor i1 %icmp_ln571_2, true

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:33  %and_ln582_2 = and i1 %icmp_ln582_2, %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln582_2"/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:34  %select_ln582_2 = select i1 %and_ln582_2, i12 %trunc_ln583_2, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_2"/></StgValue>
</operation>

<operation id="1073" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:35  %or_ln582_2 = or i1 %icmp_ln571_2, %icmp_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln582_2"/></StgValue>
</operation>

<operation id="1074" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:36  %xor_ln582_2 = xor i1 %or_ln582_2, true

]]></Node>
<StgValue><ssdm name="xor_ln582_2"/></StgValue>
</operation>

<operation id="1075" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:37  %and_ln581_2 = and i1 %icmp_ln581_2, %xor_ln582_2

]]></Node>
<StgValue><ssdm name="and_ln581_2"/></StgValue>
</operation>

<operation id="1076" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:38  %xor_ln585_2 = xor i1 %icmp_ln585_2, true

]]></Node>
<StgValue><ssdm name="xor_ln585_2"/></StgValue>
</operation>

<operation id="1077" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:39  %and_ln585_4 = and i1 %and_ln581_2, %xor_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_4"/></StgValue>
</operation>

<operation id="1078" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:40  %select_ln585_4 = select i1 %and_ln585_4, i12 %select_ln588_2, i12 %select_ln582_2

]]></Node>
<StgValue><ssdm name="select_ln585_4"/></StgValue>
</operation>

<operation id="1079" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:43  %or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_2

]]></Node>
<StgValue><ssdm name="or_ln581_2"/></StgValue>
</operation>

<operation id="1080" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:44  %xor_ln581_2 = xor i1 %or_ln581_2, true

]]></Node>
<StgValue><ssdm name="xor_ln581_2"/></StgValue>
</operation>

<operation id="1081" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:45  %and_ln603_2 = and i1 %icmp_ln603_2, %xor_ln581_2

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1082" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:20  %sext_ln581_2 = sext i12 %select_ln581_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_2"/></StgValue>
</operation>

<operation id="1083" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.2_ifconv:25  %zext_ln586_2 = zext i32 %sext_ln581_2 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="1084" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.2_ifconv:26  %ashr_ln586_2 = ashr i54 %select_ln570_2, %zext_ln586_2

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="1085" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.2_ifconv:27  %trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="1086" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:31  %shl_ln604_2 = shl i12 %trunc_ln583_2, %select_ln581_2

]]></Node>
<StgValue><ssdm name="shl_ln604_2"/></StgValue>
</operation>

<operation id="1087" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.2_ifconv:41  %and_ln585_5 = and i1 %and_ln581_2, %icmp_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_5"/></StgValue>
</operation>

<operation id="1088" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:42  %select_ln585_5 = select i1 %and_ln585_5, i12 %trunc_ln586_2, i12 %select_ln585_4

]]></Node>
<StgValue><ssdm name="select_ln585_5"/></StgValue>
</operation>

<operation id="1089" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.2_ifconv:46  %select_ln603_2 = select i1 %and_ln603_2, i12 %shl_ln604_2, i12 %select_ln585_5

]]></Node>
<StgValue><ssdm name="select_ln603_2"/></StgValue>
</operation>

<operation id="1090" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0.2_ifconv:47  br i1 %and_ln71_2, label %3, label %._crit_edge.0.0.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1091" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_3 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="1092" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_0_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %zext_ln73_3, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_0_0_3"/></StgValue>
</operation>

<operation id="1093" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_0_3)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1094" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.0.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1095" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.0.3_ifconv:0  %has_hit_0_0_0_3 = phi i1 [ %tmp_17, %3 ], [ false, %._crit_edge.0.0.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_0_3"/></StgValue>
</operation>

<operation id="1096" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:1  %zext_ln76_3 = zext i1 %has_hit_0_0_0_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_3"/></StgValue>
</operation>

<operation id="1097" st_id="20" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.3_ifconv:2  %v_assign_0_0_3 = uitofp i32 %zext_ln76_3 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_0_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1098" st_id="21" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.3_ifconv:2  %v_assign_0_0_3 = uitofp i32 %zext_ln76_3 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_0_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1099" st_id="22" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.3_ifconv:3  %d_assign_0_0_3 = fpext float %v_assign_0_0_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_0_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1100" st_id="23" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.3_ifconv:3  %d_assign_0_0_3 = fpext float %v_assign_0_0_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_0_3"/></StgValue>
</operation>

<operation id="1101" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.3_ifconv:4  %bitcast_ln696_6 = bitcast double %d_assign_0_0_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_6"/></StgValue>
</operation>

<operation id="1102" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.3_ifconv:5  %trunc_ln557_3 = trunc i64 %bitcast_ln696_6 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_3"/></StgValue>
</operation>

<operation id="1103" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.3_ifconv:6  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1104" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.3_ifconv:7  %p_Result_0_0_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_3"/></StgValue>
</operation>

<operation id="1105" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.3_ifconv:8  %zext_ln461_3 = zext i11 %p_Result_0_0_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_3"/></StgValue>
</operation>

<operation id="1106" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.3_ifconv:9  %trunc_ln565_3 = trunc i64 %bitcast_ln696_6 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_3"/></StgValue>
</operation>

<operation id="1107" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0.3_ifconv:10  %tmp_6 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_3)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1108" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0.3_ifconv:11  %zext_ln569_3 = zext i53 %tmp_6 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_3"/></StgValue>
</operation>

<operation id="1109" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.3_ifconv:12  %sub_ln461_3 = sub i54 0, %zext_ln569_3

]]></Node>
<StgValue><ssdm name="sub_ln461_3"/></StgValue>
</operation>

<operation id="1110" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0.3_ifconv:13  %select_ln570_3 = select i1 %tmp_19, i54 %sub_ln461_3, i54 %zext_ln569_3

]]></Node>
<StgValue><ssdm name="select_ln570_3"/></StgValue>
</operation>

<operation id="1111" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0.3_ifconv:14  %icmp_ln571_3 = icmp eq i63 %trunc_ln557_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>

<operation id="1112" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:15  %sub_ln575_3 = sub i12 1075, %zext_ln461_3

]]></Node>
<StgValue><ssdm name="sub_ln575_3"/></StgValue>
</operation>

<operation id="1113" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:16  %icmp_ln581_3 = icmp sgt i12 %sub_ln575_3, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_3"/></StgValue>
</operation>

<operation id="1114" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:17  %add_ln581_3 = add i12 -4, %sub_ln575_3

]]></Node>
<StgValue><ssdm name="add_ln581_3"/></StgValue>
</operation>

<operation id="1115" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:18  %sub_ln581_3 = sub i12 4, %sub_ln575_3

]]></Node>
<StgValue><ssdm name="sub_ln581_3"/></StgValue>
</operation>

<operation id="1116" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:19  %select_ln581_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3

]]></Node>
<StgValue><ssdm name="select_ln581_3"/></StgValue>
</operation>

<operation id="1117" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:21  %icmp_ln582_3 = icmp eq i12 %sub_ln575_3, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_3"/></StgValue>
</operation>

<operation id="1118" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.3_ifconv:22  %trunc_ln583_3 = trunc i54 %select_ln570_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_3"/></StgValue>
</operation>

<operation id="1119" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:23  %icmp_ln585_3 = icmp ult i12 %select_ln581_3, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_3"/></StgValue>
</operation>

<operation id="1120" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:24  %icmp_ln603_3 = icmp ult i12 %select_ln581_3, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_3"/></StgValue>
</operation>

<operation id="1121" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.3_ifconv:28  %bitcast_ln696_7 = bitcast float %v_assign_0_0_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_7"/></StgValue>
</operation>

<operation id="1122" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.3_ifconv:29  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1123" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:30  %select_ln588_3 = select i1 %tmp_21, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_3"/></StgValue>
</operation>

<operation id="1124" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:32  %xor_ln571_3 = xor i1 %icmp_ln571_3, true

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="1125" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:33  %and_ln582_3 = and i1 %icmp_ln582_3, %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln582_3"/></StgValue>
</operation>

<operation id="1126" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:34  %select_ln582_3 = select i1 %and_ln582_3, i12 %trunc_ln583_3, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_3"/></StgValue>
</operation>

<operation id="1127" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:35  %or_ln582_3 = or i1 %icmp_ln571_3, %icmp_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln582_3"/></StgValue>
</operation>

<operation id="1128" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:36  %xor_ln582_3 = xor i1 %or_ln582_3, true

]]></Node>
<StgValue><ssdm name="xor_ln582_3"/></StgValue>
</operation>

<operation id="1129" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:37  %and_ln581_3 = and i1 %icmp_ln581_3, %xor_ln582_3

]]></Node>
<StgValue><ssdm name="and_ln581_3"/></StgValue>
</operation>

<operation id="1130" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:38  %xor_ln585_3 = xor i1 %icmp_ln585_3, true

]]></Node>
<StgValue><ssdm name="xor_ln585_3"/></StgValue>
</operation>

<operation id="1131" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:39  %and_ln585_6 = and i1 %and_ln581_3, %xor_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_6"/></StgValue>
</operation>

<operation id="1132" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:40  %select_ln585_6 = select i1 %and_ln585_6, i12 %select_ln588_3, i12 %select_ln582_3

]]></Node>
<StgValue><ssdm name="select_ln585_6"/></StgValue>
</operation>

<operation id="1133" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:43  %or_ln581_3 = or i1 %or_ln582_3, %icmp_ln581_3

]]></Node>
<StgValue><ssdm name="or_ln581_3"/></StgValue>
</operation>

<operation id="1134" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:44  %xor_ln581_3 = xor i1 %or_ln581_3, true

]]></Node>
<StgValue><ssdm name="xor_ln581_3"/></StgValue>
</operation>

<operation id="1135" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:45  %and_ln603_3 = and i1 %icmp_ln603_3, %xor_ln581_3

]]></Node>
<StgValue><ssdm name="and_ln603_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1136" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:20  %sext_ln581_3 = sext i12 %select_ln581_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_3"/></StgValue>
</operation>

<operation id="1137" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.3_ifconv:25  %zext_ln586_3 = zext i32 %sext_ln581_3 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_3"/></StgValue>
</operation>

<operation id="1138" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.3_ifconv:26  %ashr_ln586_3 = ashr i54 %select_ln570_3, %zext_ln586_3

]]></Node>
<StgValue><ssdm name="ashr_ln586_3"/></StgValue>
</operation>

<operation id="1139" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.3_ifconv:27  %trunc_ln586_3 = trunc i54 %ashr_ln586_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_3"/></StgValue>
</operation>

<operation id="1140" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:31  %shl_ln604_3 = shl i12 %trunc_ln583_3, %select_ln581_3

]]></Node>
<StgValue><ssdm name="shl_ln604_3"/></StgValue>
</operation>

<operation id="1141" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.3_ifconv:41  %and_ln585_7 = and i1 %and_ln581_3, %icmp_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_7"/></StgValue>
</operation>

<operation id="1142" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:42  %select_ln585_7 = select i1 %and_ln585_7, i12 %trunc_ln586_3, i12 %select_ln585_6

]]></Node>
<StgValue><ssdm name="select_ln585_7"/></StgValue>
</operation>

<operation id="1143" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.3_ifconv:46  %select_ln603_3 = select i1 %and_ln603_3, i12 %shl_ln604_3, i12 %select_ln585_7

]]></Node>
<StgValue><ssdm name="select_ln603_3"/></StgValue>
</operation>

<operation id="1144" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0.3_ifconv:47  br i1 %and_ln71_2, label %4, label %._crit_edge.0.0.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1145" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_4 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_4"/></StgValue>
</operation>

<operation id="1146" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_0_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %zext_ln73_4, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_0_0_4"/></StgValue>
</operation>

<operation id="1147" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_0_4)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1148" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.0.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1149" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.0.4_ifconv:0  %has_hit_0_0_0_4 = phi i1 [ %tmp_23, %4 ], [ false, %._crit_edge.0.0.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_0_4"/></StgValue>
</operation>

<operation id="1150" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:1  %zext_ln76_4 = zext i1 %has_hit_0_0_0_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_4"/></StgValue>
</operation>

<operation id="1151" st_id="25" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.4_ifconv:2  %v_assign_0_0_4 = uitofp i32 %zext_ln76_4 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_0_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1152" st_id="26" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.4_ifconv:2  %v_assign_0_0_4 = uitofp i32 %zext_ln76_4 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_0_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1153" st_id="27" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.4_ifconv:3  %d_assign_0_0_4 = fpext float %v_assign_0_0_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_0_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1154" st_id="28" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.4_ifconv:3  %d_assign_0_0_4 = fpext float %v_assign_0_0_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_0_4"/></StgValue>
</operation>

<operation id="1155" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.4_ifconv:4  %bitcast_ln696_8 = bitcast double %d_assign_0_0_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_8"/></StgValue>
</operation>

<operation id="1156" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.4_ifconv:5  %trunc_ln557_4 = trunc i64 %bitcast_ln696_8 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_4"/></StgValue>
</operation>

<operation id="1157" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.4_ifconv:6  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1158" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.4_ifconv:7  %p_Result_0_0_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_4"/></StgValue>
</operation>

<operation id="1159" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.4_ifconv:8  %zext_ln461_4 = zext i11 %p_Result_0_0_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_4"/></StgValue>
</operation>

<operation id="1160" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.4_ifconv:9  %trunc_ln565_4 = trunc i64 %bitcast_ln696_8 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_4"/></StgValue>
</operation>

<operation id="1161" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0.4_ifconv:10  %tmp_8 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_4)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1162" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0.4_ifconv:11  %zext_ln569_4 = zext i53 %tmp_8 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_4"/></StgValue>
</operation>

<operation id="1163" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.4_ifconv:12  %sub_ln461_4 = sub i54 0, %zext_ln569_4

]]></Node>
<StgValue><ssdm name="sub_ln461_4"/></StgValue>
</operation>

<operation id="1164" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0.4_ifconv:13  %select_ln570_4 = select i1 %tmp_25, i54 %sub_ln461_4, i54 %zext_ln569_4

]]></Node>
<StgValue><ssdm name="select_ln570_4"/></StgValue>
</operation>

<operation id="1165" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0.4_ifconv:14  %icmp_ln571_4 = icmp eq i63 %trunc_ln557_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_4"/></StgValue>
</operation>

<operation id="1166" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:15  %sub_ln575_4 = sub i12 1075, %zext_ln461_4

]]></Node>
<StgValue><ssdm name="sub_ln575_4"/></StgValue>
</operation>

<operation id="1167" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:16  %icmp_ln581_4 = icmp sgt i12 %sub_ln575_4, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_4"/></StgValue>
</operation>

<operation id="1168" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:17  %add_ln581_4 = add i12 -4, %sub_ln575_4

]]></Node>
<StgValue><ssdm name="add_ln581_4"/></StgValue>
</operation>

<operation id="1169" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:18  %sub_ln581_4 = sub i12 4, %sub_ln575_4

]]></Node>
<StgValue><ssdm name="sub_ln581_4"/></StgValue>
</operation>

<operation id="1170" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:19  %select_ln581_4 = select i1 %icmp_ln581_4, i12 %add_ln581_4, i12 %sub_ln581_4

]]></Node>
<StgValue><ssdm name="select_ln581_4"/></StgValue>
</operation>

<operation id="1171" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:21  %icmp_ln582_4 = icmp eq i12 %sub_ln575_4, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_4"/></StgValue>
</operation>

<operation id="1172" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.4_ifconv:22  %trunc_ln583_4 = trunc i54 %select_ln570_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_4"/></StgValue>
</operation>

<operation id="1173" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:23  %icmp_ln585_4 = icmp ult i12 %select_ln581_4, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_4"/></StgValue>
</operation>

<operation id="1174" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.4_ifconv:28  %bitcast_ln696_9 = bitcast float %v_assign_0_0_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_9"/></StgValue>
</operation>

<operation id="1175" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.4_ifconv:29  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1176" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:30  %select_ln588_4 = select i1 %tmp_27, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_4"/></StgValue>
</operation>

<operation id="1177" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:32  %xor_ln571_4 = xor i1 %icmp_ln571_4, true

]]></Node>
<StgValue><ssdm name="xor_ln571_4"/></StgValue>
</operation>

<operation id="1178" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:33  %and_ln582_4 = and i1 %icmp_ln582_4, %xor_ln571_4

]]></Node>
<StgValue><ssdm name="and_ln582_4"/></StgValue>
</operation>

<operation id="1179" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:34  %select_ln582_4 = select i1 %and_ln582_4, i12 %trunc_ln583_4, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_4"/></StgValue>
</operation>

<operation id="1180" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:35  %or_ln582_4 = or i1 %icmp_ln571_4, %icmp_ln582_4

]]></Node>
<StgValue><ssdm name="or_ln582_4"/></StgValue>
</operation>

<operation id="1181" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:36  %xor_ln582_4 = xor i1 %or_ln582_4, true

]]></Node>
<StgValue><ssdm name="xor_ln582_4"/></StgValue>
</operation>

<operation id="1182" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:37  %and_ln581_4 = and i1 %icmp_ln581_4, %xor_ln582_4

]]></Node>
<StgValue><ssdm name="and_ln581_4"/></StgValue>
</operation>

<operation id="1183" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:38  %xor_ln585_4 = xor i1 %icmp_ln585_4, true

]]></Node>
<StgValue><ssdm name="xor_ln585_4"/></StgValue>
</operation>

<operation id="1184" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:39  %and_ln585_8 = and i1 %and_ln581_4, %xor_ln585_4

]]></Node>
<StgValue><ssdm name="and_ln585_8"/></StgValue>
</operation>

<operation id="1185" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:40  %select_ln585_8 = select i1 %and_ln585_8, i12 %select_ln588_4, i12 %select_ln582_4

]]></Node>
<StgValue><ssdm name="select_ln585_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1186" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:20  %sext_ln581_4 = sext i12 %select_ln581_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_4"/></StgValue>
</operation>

<operation id="1187" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:24  %icmp_ln603_4 = icmp ult i12 %select_ln581_4, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_4"/></StgValue>
</operation>

<operation id="1188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.4_ifconv:25  %zext_ln586_4 = zext i32 %sext_ln581_4 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_4"/></StgValue>
</operation>

<operation id="1189" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.4_ifconv:26  %ashr_ln586_4 = ashr i54 %select_ln570_4, %zext_ln586_4

]]></Node>
<StgValue><ssdm name="ashr_ln586_4"/></StgValue>
</operation>

<operation id="1190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.4_ifconv:27  %trunc_ln586_4 = trunc i54 %ashr_ln586_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_4"/></StgValue>
</operation>

<operation id="1191" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:31  %shl_ln604_4 = shl i12 %trunc_ln583_4, %select_ln581_4

]]></Node>
<StgValue><ssdm name="shl_ln604_4"/></StgValue>
</operation>

<operation id="1192" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:41  %and_ln585_9 = and i1 %and_ln581_4, %icmp_ln585_4

]]></Node>
<StgValue><ssdm name="and_ln585_9"/></StgValue>
</operation>

<operation id="1193" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:42  %select_ln585_9 = select i1 %and_ln585_9, i12 %trunc_ln586_4, i12 %select_ln585_8

]]></Node>
<StgValue><ssdm name="select_ln585_9"/></StgValue>
</operation>

<operation id="1194" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:43  %or_ln581_4 = or i1 %or_ln582_4, %icmp_ln581_4

]]></Node>
<StgValue><ssdm name="or_ln581_4"/></StgValue>
</operation>

<operation id="1195" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:44  %xor_ln581_4 = xor i1 %or_ln581_4, true

]]></Node>
<StgValue><ssdm name="xor_ln581_4"/></StgValue>
</operation>

<operation id="1196" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.4_ifconv:45  %and_ln603_4 = and i1 %icmp_ln603_4, %xor_ln581_4

]]></Node>
<StgValue><ssdm name="and_ln603_4"/></StgValue>
</operation>

<operation id="1197" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.4_ifconv:46  %select_ln603_4 = select i1 %and_ln603_4, i12 %shl_ln604_4, i12 %select_ln585_9

]]></Node>
<StgValue><ssdm name="select_ln603_4"/></StgValue>
</operation>

<operation id="1198" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0.4_ifconv:47  br i1 %and_ln71_2, label %5, label %._crit_edge.0.0.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1199" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_5 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_5"/></StgValue>
</operation>

<operation id="1200" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_0_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %zext_ln73_5, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_0_0_5"/></StgValue>
</operation>

<operation id="1201" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_0_5)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1202" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.0.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1203" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.0.5_ifconv:0  %has_hit_0_0_0_5 = phi i1 [ %tmp_29, %5 ], [ false, %._crit_edge.0.0.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_0_5"/></StgValue>
</operation>

<operation id="1204" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:1  %zext_ln76_5 = zext i1 %has_hit_0_0_0_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_5"/></StgValue>
</operation>

<operation id="1205" st_id="30" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.5_ifconv:2  %v_assign_0_0_5 = uitofp i32 %zext_ln76_5 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_0_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1206" st_id="31" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.5_ifconv:2  %v_assign_0_0_5 = uitofp i32 %zext_ln76_5 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_0_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1207" st_id="32" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.5_ifconv:3  %d_assign_0_0_5 = fpext float %v_assign_0_0_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_0_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1208" st_id="33" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.5_ifconv:3  %d_assign_0_0_5 = fpext float %v_assign_0_0_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_0_5"/></StgValue>
</operation>

<operation id="1209" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.5_ifconv:4  %bitcast_ln696_10 = bitcast double %d_assign_0_0_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_10"/></StgValue>
</operation>

<operation id="1210" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.5_ifconv:5  %trunc_ln557_5 = trunc i64 %bitcast_ln696_10 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_5"/></StgValue>
</operation>

<operation id="1211" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.5_ifconv:6  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1212" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.5_ifconv:7  %p_Result_0_0_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_10, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_5"/></StgValue>
</operation>

<operation id="1213" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.5_ifconv:8  %zext_ln461_5 = zext i11 %p_Result_0_0_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_5"/></StgValue>
</operation>

<operation id="1214" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.5_ifconv:9  %trunc_ln565_5 = trunc i64 %bitcast_ln696_10 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_5"/></StgValue>
</operation>

<operation id="1215" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0.5_ifconv:10  %tmp_10 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_5)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1216" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0.5_ifconv:11  %zext_ln569_5 = zext i53 %tmp_10 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_5"/></StgValue>
</operation>

<operation id="1217" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.5_ifconv:12  %sub_ln461_5 = sub i54 0, %zext_ln569_5

]]></Node>
<StgValue><ssdm name="sub_ln461_5"/></StgValue>
</operation>

<operation id="1218" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0.5_ifconv:13  %select_ln570_5 = select i1 %tmp_31, i54 %sub_ln461_5, i54 %zext_ln569_5

]]></Node>
<StgValue><ssdm name="select_ln570_5"/></StgValue>
</operation>

<operation id="1219" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0.5_ifconv:14  %icmp_ln571_5 = icmp eq i63 %trunc_ln557_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_5"/></StgValue>
</operation>

<operation id="1220" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:15  %sub_ln575_5 = sub i12 1075, %zext_ln461_5

]]></Node>
<StgValue><ssdm name="sub_ln575_5"/></StgValue>
</operation>

<operation id="1221" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:16  %icmp_ln581_5 = icmp sgt i12 %sub_ln575_5, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_5"/></StgValue>
</operation>

<operation id="1222" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:17  %add_ln581_5 = add i12 -4, %sub_ln575_5

]]></Node>
<StgValue><ssdm name="add_ln581_5"/></StgValue>
</operation>

<operation id="1223" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:18  %sub_ln581_5 = sub i12 4, %sub_ln575_5

]]></Node>
<StgValue><ssdm name="sub_ln581_5"/></StgValue>
</operation>

<operation id="1224" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:19  %select_ln581_5 = select i1 %icmp_ln581_5, i12 %add_ln581_5, i12 %sub_ln581_5

]]></Node>
<StgValue><ssdm name="select_ln581_5"/></StgValue>
</operation>

<operation id="1225" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:21  %icmp_ln582_5 = icmp eq i12 %sub_ln575_5, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_5"/></StgValue>
</operation>

<operation id="1226" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.5_ifconv:22  %trunc_ln583_5 = trunc i54 %select_ln570_5 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_5"/></StgValue>
</operation>

<operation id="1227" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:23  %icmp_ln585_5 = icmp ult i12 %select_ln581_5, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_5"/></StgValue>
</operation>

<operation id="1228" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.5_ifconv:28  %bitcast_ln696_11 = bitcast float %v_assign_0_0_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_11"/></StgValue>
</operation>

<operation id="1229" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.5_ifconv:29  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1230" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:30  %select_ln588_5 = select i1 %tmp_33, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_5"/></StgValue>
</operation>

<operation id="1231" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:32  %xor_ln571_5 = xor i1 %icmp_ln571_5, true

]]></Node>
<StgValue><ssdm name="xor_ln571_5"/></StgValue>
</operation>

<operation id="1232" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:33  %and_ln582_5 = and i1 %icmp_ln582_5, %xor_ln571_5

]]></Node>
<StgValue><ssdm name="and_ln582_5"/></StgValue>
</operation>

<operation id="1233" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:34  %select_ln582_5 = select i1 %and_ln582_5, i12 %trunc_ln583_5, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_5"/></StgValue>
</operation>

<operation id="1234" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:35  %or_ln582_5 = or i1 %icmp_ln571_5, %icmp_ln582_5

]]></Node>
<StgValue><ssdm name="or_ln582_5"/></StgValue>
</operation>

<operation id="1235" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:36  %xor_ln582_5 = xor i1 %or_ln582_5, true

]]></Node>
<StgValue><ssdm name="xor_ln582_5"/></StgValue>
</operation>

<operation id="1236" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:37  %and_ln581_5 = and i1 %icmp_ln581_5, %xor_ln582_5

]]></Node>
<StgValue><ssdm name="and_ln581_5"/></StgValue>
</operation>

<operation id="1237" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:38  %xor_ln585_5 = xor i1 %icmp_ln585_5, true

]]></Node>
<StgValue><ssdm name="xor_ln585_5"/></StgValue>
</operation>

<operation id="1238" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:39  %and_ln585_10 = and i1 %and_ln581_5, %xor_ln585_5

]]></Node>
<StgValue><ssdm name="and_ln585_10"/></StgValue>
</operation>

<operation id="1239" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:40  %select_ln585_10 = select i1 %and_ln585_10, i12 %select_ln588_5, i12 %select_ln582_5

]]></Node>
<StgValue><ssdm name="select_ln585_10"/></StgValue>
</operation>

<operation id="1240" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.5_ifconv:47  %add_ln68_1 = add i11 -3, %extLd_cast

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1241" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:20  %sext_ln581_5 = sext i12 %select_ln581_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_5"/></StgValue>
</operation>

<operation id="1242" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:24  %icmp_ln603_5 = icmp ult i12 %select_ln581_5, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_5"/></StgValue>
</operation>

<operation id="1243" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.5_ifconv:25  %zext_ln586_5 = zext i32 %sext_ln581_5 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_5"/></StgValue>
</operation>

<operation id="1244" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0.5_ifconv:26  %ashr_ln586_5 = ashr i54 %select_ln570_5, %zext_ln586_5

]]></Node>
<StgValue><ssdm name="ashr_ln586_5"/></StgValue>
</operation>

<operation id="1245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.0.5_ifconv:27  %trunc_ln586_5 = trunc i54 %ashr_ln586_5 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_5"/></StgValue>
</operation>

<operation id="1246" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:31  %shl_ln604_5 = shl i12 %trunc_ln583_5, %select_ln581_5

]]></Node>
<StgValue><ssdm name="shl_ln604_5"/></StgValue>
</operation>

<operation id="1247" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:41  %and_ln585_11 = and i1 %and_ln581_5, %icmp_ln585_5

]]></Node>
<StgValue><ssdm name="and_ln585_11"/></StgValue>
</operation>

<operation id="1248" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:42  %select_ln585_11 = select i1 %and_ln585_11, i12 %trunc_ln586_5, i12 %select_ln585_10

]]></Node>
<StgValue><ssdm name="select_ln585_11"/></StgValue>
</operation>

<operation id="1249" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:43  %or_ln581_5 = or i1 %or_ln582_5, %icmp_ln581_5

]]></Node>
<StgValue><ssdm name="or_ln581_5"/></StgValue>
</operation>

<operation id="1250" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:44  %xor_ln581_5 = xor i1 %or_ln581_5, true

]]></Node>
<StgValue><ssdm name="xor_ln581_5"/></StgValue>
</operation>

<operation id="1251" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:45  %and_ln603_5 = and i1 %icmp_ln603_5, %xor_ln581_5

]]></Node>
<StgValue><ssdm name="and_ln603_5"/></StgValue>
</operation>

<operation id="1252" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.5_ifconv:46  %select_ln603_5 = select i1 %and_ln603_5, i12 %shl_ln604_5, i12 %select_ln585_11

]]></Node>
<StgValue><ssdm name="select_ln603_5"/></StgValue>
</operation>

<operation id="1253" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.5_ifconv:48  %icmp_ln71_4 = icmp sgt i11 %add_ln68_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_4"/></StgValue>
</operation>

<operation id="1254" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.5_ifconv:49  %icmp_ln71_5 = icmp slt i11 %add_ln68_1, 385

]]></Node>
<StgValue><ssdm name="icmp_ln71_5"/></StgValue>
</operation>

<operation id="1255" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:50  %and_ln71_3 = and i1 %icmp_ln71_4, %icmp_ln71_5

]]></Node>
<StgValue><ssdm name="and_ln71_3"/></StgValue>
</operation>

<operation id="1256" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.5_ifconv:51  %and_ln71_4 = and i1 %and_ln71_3, %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_4"/></StgValue>
</operation>

<operation id="1257" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0.5_ifconv:52  br i1 %and_ln71_4, label %6, label %._crit_edge.0.1.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1258" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_6 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_6"/></StgValue>
</operation>

<operation id="1259" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_1 = call fastcc i16 @get3DImageIndex(i4 1, i11 %zext_ln73_6, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_0_1"/></StgValue>
</operation>

<operation id="1260" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_1)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1261" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.1.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1262" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.1.0_ifconv:0  %has_hit_0_0_1_0 = phi i1 [ %tmp_35, %6 ], [ false, %._crit_edge.0.0.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_1_0"/></StgValue>
</operation>

<operation id="1263" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:1  %zext_ln76_6 = zext i1 %has_hit_0_0_1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_6"/></StgValue>
</operation>

<operation id="1264" st_id="35" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.0_ifconv:2  %v_assign_0_1 = uitofp i32 %zext_ln76_6 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1265" st_id="36" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.0_ifconv:2  %v_assign_0_1 = uitofp i32 %zext_ln76_6 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1266" st_id="37" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.0_ifconv:3  %d_assign_0_1 = fpext float %v_assign_0_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1267" st_id="38" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.0_ifconv:3  %d_assign_0_1 = fpext float %v_assign_0_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1"/></StgValue>
</operation>

<operation id="1268" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.0_ifconv:4  %bitcast_ln696_12 = bitcast double %d_assign_0_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_12"/></StgValue>
</operation>

<operation id="1269" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.0_ifconv:5  %trunc_ln557_6 = trunc i64 %bitcast_ln696_12 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_6"/></StgValue>
</operation>

<operation id="1270" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.0_ifconv:6  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1271" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.0_ifconv:7  %p_Result_0_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_12, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_1"/></StgValue>
</operation>

<operation id="1272" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.1.0_ifconv:8  %zext_ln461_6 = zext i11 %p_Result_0_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_6"/></StgValue>
</operation>

<operation id="1273" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.0_ifconv:9  %trunc_ln565_6 = trunc i64 %bitcast_ln696_12 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_6"/></StgValue>
</operation>

<operation id="1274" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.1.0_ifconv:10  %tmp_12 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_6)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1275" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.1.0_ifconv:11  %zext_ln569_6 = zext i53 %tmp_12 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_6"/></StgValue>
</operation>

<operation id="1276" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.0_ifconv:12  %sub_ln461_6 = sub i54 0, %zext_ln569_6

]]></Node>
<StgValue><ssdm name="sub_ln461_6"/></StgValue>
</operation>

<operation id="1277" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.1.0_ifconv:13  %select_ln570_6 = select i1 %tmp_37, i54 %sub_ln461_6, i54 %zext_ln569_6

]]></Node>
<StgValue><ssdm name="select_ln570_6"/></StgValue>
</operation>

<operation id="1278" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.1.0_ifconv:14  %icmp_ln571_6 = icmp eq i63 %trunc_ln557_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_6"/></StgValue>
</operation>

<operation id="1279" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:15  %sub_ln575_6 = sub i12 1075, %zext_ln461_6

]]></Node>
<StgValue><ssdm name="sub_ln575_6"/></StgValue>
</operation>

<operation id="1280" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:16  %icmp_ln581_6 = icmp sgt i12 %sub_ln575_6, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_6"/></StgValue>
</operation>

<operation id="1281" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:17  %add_ln581_6 = add i12 -4, %sub_ln575_6

]]></Node>
<StgValue><ssdm name="add_ln581_6"/></StgValue>
</operation>

<operation id="1282" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:18  %sub_ln581_6 = sub i12 4, %sub_ln575_6

]]></Node>
<StgValue><ssdm name="sub_ln581_6"/></StgValue>
</operation>

<operation id="1283" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:19  %select_ln581_6 = select i1 %icmp_ln581_6, i12 %add_ln581_6, i12 %sub_ln581_6

]]></Node>
<StgValue><ssdm name="select_ln581_6"/></StgValue>
</operation>

<operation id="1284" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:21  %icmp_ln582_6 = icmp eq i12 %sub_ln575_6, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_6"/></StgValue>
</operation>

<operation id="1285" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.0_ifconv:22  %trunc_ln583_6 = trunc i54 %select_ln570_6 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_6"/></StgValue>
</operation>

<operation id="1286" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:23  %icmp_ln585_6 = icmp ult i12 %select_ln581_6, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_6"/></StgValue>
</operation>

<operation id="1287" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:24  %icmp_ln603_6 = icmp ult i12 %select_ln581_6, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_6"/></StgValue>
</operation>

<operation id="1288" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.0_ifconv:28  %bitcast_ln696_13 = bitcast float %v_assign_0_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_13"/></StgValue>
</operation>

<operation id="1289" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.0_ifconv:29  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1290" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:30  %select_ln588_6 = select i1 %tmp_39, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_6"/></StgValue>
</operation>

<operation id="1291" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:32  %xor_ln571_6 = xor i1 %icmp_ln571_6, true

]]></Node>
<StgValue><ssdm name="xor_ln571_6"/></StgValue>
</operation>

<operation id="1292" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:33  %and_ln582_6 = and i1 %icmp_ln582_6, %xor_ln571_6

]]></Node>
<StgValue><ssdm name="and_ln582_6"/></StgValue>
</operation>

<operation id="1293" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:34  %select_ln582_6 = select i1 %and_ln582_6, i12 %trunc_ln583_6, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_6"/></StgValue>
</operation>

<operation id="1294" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:35  %or_ln582_6 = or i1 %icmp_ln571_6, %icmp_ln582_6

]]></Node>
<StgValue><ssdm name="or_ln582_6"/></StgValue>
</operation>

<operation id="1295" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:36  %xor_ln582_6 = xor i1 %or_ln582_6, true

]]></Node>
<StgValue><ssdm name="xor_ln582_6"/></StgValue>
</operation>

<operation id="1296" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:37  %and_ln581_6 = and i1 %icmp_ln581_6, %xor_ln582_6

]]></Node>
<StgValue><ssdm name="and_ln581_6"/></StgValue>
</operation>

<operation id="1297" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:38  %xor_ln585_6 = xor i1 %icmp_ln585_6, true

]]></Node>
<StgValue><ssdm name="xor_ln585_6"/></StgValue>
</operation>

<operation id="1298" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:39  %and_ln585_12 = and i1 %and_ln581_6, %xor_ln585_6

]]></Node>
<StgValue><ssdm name="and_ln585_12"/></StgValue>
</operation>

<operation id="1299" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:40  %select_ln585_12 = select i1 %and_ln585_12, i12 %select_ln588_6, i12 %select_ln582_6

]]></Node>
<StgValue><ssdm name="select_ln585_12"/></StgValue>
</operation>

<operation id="1300" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:43  %or_ln581_6 = or i1 %or_ln582_6, %icmp_ln581_6

]]></Node>
<StgValue><ssdm name="or_ln581_6"/></StgValue>
</operation>

<operation id="1301" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:44  %xor_ln581_6 = xor i1 %or_ln581_6, true

]]></Node>
<StgValue><ssdm name="xor_ln581_6"/></StgValue>
</operation>

<operation id="1302" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:45  %and_ln603_6 = and i1 %icmp_ln603_6, %xor_ln581_6

]]></Node>
<StgValue><ssdm name="and_ln603_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1303" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:20  %sext_ln581_6 = sext i12 %select_ln581_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_6"/></StgValue>
</operation>

<operation id="1304" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.0_ifconv:25  %zext_ln586_6 = zext i32 %sext_ln581_6 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_6"/></StgValue>
</operation>

<operation id="1305" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.0_ifconv:26  %ashr_ln586_6 = ashr i54 %select_ln570_6, %zext_ln586_6

]]></Node>
<StgValue><ssdm name="ashr_ln586_6"/></StgValue>
</operation>

<operation id="1306" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.0_ifconv:27  %trunc_ln586_6 = trunc i54 %ashr_ln586_6 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_6"/></StgValue>
</operation>

<operation id="1307" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:31  %shl_ln604_6 = shl i12 %trunc_ln583_6, %select_ln581_6

]]></Node>
<StgValue><ssdm name="shl_ln604_6"/></StgValue>
</operation>

<operation id="1308" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0_ifconv:41  %and_ln585_13 = and i1 %and_ln581_6, %icmp_ln585_6

]]></Node>
<StgValue><ssdm name="and_ln585_13"/></StgValue>
</operation>

<operation id="1309" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:42  %select_ln585_13 = select i1 %and_ln585_13, i12 %trunc_ln586_6, i12 %select_ln585_12

]]></Node>
<StgValue><ssdm name="select_ln585_13"/></StgValue>
</operation>

<operation id="1310" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.0_ifconv:46  %select_ln603_6 = select i1 %and_ln603_6, i12 %shl_ln604_6, i12 %select_ln585_13

]]></Node>
<StgValue><ssdm name="select_ln603_6"/></StgValue>
</operation>

<operation id="1311" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1.0_ifconv:47  br i1 %and_ln71_4, label %7, label %._crit_edge.0.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1312" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_7 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_7"/></StgValue>
</operation>

<operation id="1313" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_1_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %zext_ln73_7, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_0_1_1"/></StgValue>
</operation>

<operation id="1314" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1315" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1316" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.1.1_ifconv:0  %has_hit_0_0_1_1 = phi i1 [ %tmp_41, %7 ], [ false, %._crit_edge.0.1.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_1_1"/></StgValue>
</operation>

<operation id="1317" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:1  %zext_ln76_7 = zext i1 %has_hit_0_0_1_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_7"/></StgValue>
</operation>

<operation id="1318" st_id="40" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.1_ifconv:2  %v_assign_0_1_1 = uitofp i32 %zext_ln76_7 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1319" st_id="41" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.1_ifconv:2  %v_assign_0_1_1 = uitofp i32 %zext_ln76_7 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1320" st_id="42" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.1_ifconv:3  %d_assign_0_1_1 = fpext float %v_assign_0_1_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1321" st_id="43" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.1_ifconv:3  %d_assign_0_1_1 = fpext float %v_assign_0_1_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_1"/></StgValue>
</operation>

<operation id="1322" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.1_ifconv:4  %bitcast_ln696_14 = bitcast double %d_assign_0_1_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_14"/></StgValue>
</operation>

<operation id="1323" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.1_ifconv:5  %trunc_ln557_7 = trunc i64 %bitcast_ln696_14 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_7"/></StgValue>
</operation>

<operation id="1324" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.1_ifconv:6  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_14, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1325" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.1_ifconv:7  %p_Result_0_1_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_14, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_1"/></StgValue>
</operation>

<operation id="1326" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.1.1_ifconv:8  %zext_ln461_7 = zext i11 %p_Result_0_1_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_7"/></StgValue>
</operation>

<operation id="1327" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.1_ifconv:9  %trunc_ln565_7 = trunc i64 %bitcast_ln696_14 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_7"/></StgValue>
</operation>

<operation id="1328" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.1.1_ifconv:10  %tmp_14 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_7)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1329" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.1.1_ifconv:11  %zext_ln569_7 = zext i53 %tmp_14 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_7"/></StgValue>
</operation>

<operation id="1330" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.1_ifconv:12  %sub_ln461_7 = sub i54 0, %zext_ln569_7

]]></Node>
<StgValue><ssdm name="sub_ln461_7"/></StgValue>
</operation>

<operation id="1331" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.1.1_ifconv:13  %select_ln570_7 = select i1 %tmp_43, i54 %sub_ln461_7, i54 %zext_ln569_7

]]></Node>
<StgValue><ssdm name="select_ln570_7"/></StgValue>
</operation>

<operation id="1332" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.1.1_ifconv:14  %icmp_ln571_7 = icmp eq i63 %trunc_ln557_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_7"/></StgValue>
</operation>

<operation id="1333" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:15  %sub_ln575_7 = sub i12 1075, %zext_ln461_7

]]></Node>
<StgValue><ssdm name="sub_ln575_7"/></StgValue>
</operation>

<operation id="1334" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:16  %icmp_ln581_7 = icmp sgt i12 %sub_ln575_7, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_7"/></StgValue>
</operation>

<operation id="1335" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:17  %add_ln581_7 = add i12 -4, %sub_ln575_7

]]></Node>
<StgValue><ssdm name="add_ln581_7"/></StgValue>
</operation>

<operation id="1336" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:18  %sub_ln581_7 = sub i12 4, %sub_ln575_7

]]></Node>
<StgValue><ssdm name="sub_ln581_7"/></StgValue>
</operation>

<operation id="1337" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:19  %select_ln581_7 = select i1 %icmp_ln581_7, i12 %add_ln581_7, i12 %sub_ln581_7

]]></Node>
<StgValue><ssdm name="select_ln581_7"/></StgValue>
</operation>

<operation id="1338" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:21  %icmp_ln582_7 = icmp eq i12 %sub_ln575_7, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_7"/></StgValue>
</operation>

<operation id="1339" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.1_ifconv:22  %trunc_ln583_7 = trunc i54 %select_ln570_7 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_7"/></StgValue>
</operation>

<operation id="1340" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:23  %icmp_ln585_7 = icmp ult i12 %select_ln581_7, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_7"/></StgValue>
</operation>

<operation id="1341" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:24  %icmp_ln603_7 = icmp ult i12 %select_ln581_7, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_7"/></StgValue>
</operation>

<operation id="1342" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.1_ifconv:28  %bitcast_ln696_15 = bitcast float %v_assign_0_1_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_15"/></StgValue>
</operation>

<operation id="1343" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.1_ifconv:29  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1344" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:30  %select_ln588_7 = select i1 %tmp_45, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_7"/></StgValue>
</operation>

<operation id="1345" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:32  %xor_ln571_7 = xor i1 %icmp_ln571_7, true

]]></Node>
<StgValue><ssdm name="xor_ln571_7"/></StgValue>
</operation>

<operation id="1346" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:33  %and_ln582_7 = and i1 %icmp_ln582_7, %xor_ln571_7

]]></Node>
<StgValue><ssdm name="and_ln582_7"/></StgValue>
</operation>

<operation id="1347" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:34  %select_ln582_7 = select i1 %and_ln582_7, i12 %trunc_ln583_7, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_7"/></StgValue>
</operation>

<operation id="1348" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:35  %or_ln582_7 = or i1 %icmp_ln571_7, %icmp_ln582_7

]]></Node>
<StgValue><ssdm name="or_ln582_7"/></StgValue>
</operation>

<operation id="1349" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:36  %xor_ln582_7 = xor i1 %or_ln582_7, true

]]></Node>
<StgValue><ssdm name="xor_ln582_7"/></StgValue>
</operation>

<operation id="1350" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:37  %and_ln581_7 = and i1 %icmp_ln581_7, %xor_ln582_7

]]></Node>
<StgValue><ssdm name="and_ln581_7"/></StgValue>
</operation>

<operation id="1351" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:38  %xor_ln585_7 = xor i1 %icmp_ln585_7, true

]]></Node>
<StgValue><ssdm name="xor_ln585_7"/></StgValue>
</operation>

<operation id="1352" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:39  %and_ln585_14 = and i1 %and_ln581_7, %xor_ln585_7

]]></Node>
<StgValue><ssdm name="and_ln585_14"/></StgValue>
</operation>

<operation id="1353" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:40  %select_ln585_14 = select i1 %and_ln585_14, i12 %select_ln588_7, i12 %select_ln582_7

]]></Node>
<StgValue><ssdm name="select_ln585_14"/></StgValue>
</operation>

<operation id="1354" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:43  %or_ln581_7 = or i1 %or_ln582_7, %icmp_ln581_7

]]></Node>
<StgValue><ssdm name="or_ln581_7"/></StgValue>
</operation>

<operation id="1355" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:44  %xor_ln581_7 = xor i1 %or_ln581_7, true

]]></Node>
<StgValue><ssdm name="xor_ln581_7"/></StgValue>
</operation>

<operation id="1356" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:45  %and_ln603_7 = and i1 %icmp_ln603_7, %xor_ln581_7

]]></Node>
<StgValue><ssdm name="and_ln603_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1357" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:20  %sext_ln581_7 = sext i12 %select_ln581_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_7"/></StgValue>
</operation>

<operation id="1358" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.1_ifconv:25  %zext_ln586_7 = zext i32 %sext_ln581_7 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_7"/></StgValue>
</operation>

<operation id="1359" st_id="44" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.1_ifconv:26  %ashr_ln586_7 = ashr i54 %select_ln570_7, %zext_ln586_7

]]></Node>
<StgValue><ssdm name="ashr_ln586_7"/></StgValue>
</operation>

<operation id="1360" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.1_ifconv:27  %trunc_ln586_7 = trunc i54 %ashr_ln586_7 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_7"/></StgValue>
</operation>

<operation id="1361" st_id="44" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:31  %shl_ln604_7 = shl i12 %trunc_ln583_7, %select_ln581_7

]]></Node>
<StgValue><ssdm name="shl_ln604_7"/></StgValue>
</operation>

<operation id="1362" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1_ifconv:41  %and_ln585_15 = and i1 %and_ln581_7, %icmp_ln585_7

]]></Node>
<StgValue><ssdm name="and_ln585_15"/></StgValue>
</operation>

<operation id="1363" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:42  %select_ln585_15 = select i1 %and_ln585_15, i12 %trunc_ln586_7, i12 %select_ln585_14

]]></Node>
<StgValue><ssdm name="select_ln585_15"/></StgValue>
</operation>

<operation id="1364" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.1_ifconv:46  %select_ln603_7 = select i1 %and_ln603_7, i12 %shl_ln604_7, i12 %select_ln585_15

]]></Node>
<StgValue><ssdm name="select_ln603_7"/></StgValue>
</operation>

<operation id="1365" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1.1_ifconv:47  br i1 %and_ln71_4, label %8, label %._crit_edge.0.1.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1366" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_8 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_8"/></StgValue>
</operation>

<operation id="1367" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_1_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %zext_ln73_8, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_0_1_2"/></StgValue>
</operation>

<operation id="1368" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_1_2)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1369" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.1.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1370" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.1.2_ifconv:0  %has_hit_0_0_1_2 = phi i1 [ %tmp_47, %8 ], [ false, %._crit_edge.0.1.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_1_2"/></StgValue>
</operation>

<operation id="1371" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:1  %zext_ln76_8 = zext i1 %has_hit_0_0_1_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_8"/></StgValue>
</operation>

<operation id="1372" st_id="45" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.2_ifconv:2  %v_assign_0_1_2 = uitofp i32 %zext_ln76_8 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1373" st_id="46" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.2_ifconv:2  %v_assign_0_1_2 = uitofp i32 %zext_ln76_8 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1374" st_id="47" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.2_ifconv:3  %d_assign_0_1_2 = fpext float %v_assign_0_1_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1375" st_id="48" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.2_ifconv:3  %d_assign_0_1_2 = fpext float %v_assign_0_1_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_2"/></StgValue>
</operation>

<operation id="1376" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.2_ifconv:4  %bitcast_ln696_16 = bitcast double %d_assign_0_1_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_16"/></StgValue>
</operation>

<operation id="1377" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.2_ifconv:5  %trunc_ln557_8 = trunc i64 %bitcast_ln696_16 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_8"/></StgValue>
</operation>

<operation id="1378" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.2_ifconv:6  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_16, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1379" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.2_ifconv:7  %p_Result_0_1_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_16, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_2"/></StgValue>
</operation>

<operation id="1380" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.1.2_ifconv:8  %zext_ln461_8 = zext i11 %p_Result_0_1_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_8"/></StgValue>
</operation>

<operation id="1381" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.2_ifconv:9  %trunc_ln565_8 = trunc i64 %bitcast_ln696_16 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_8"/></StgValue>
</operation>

<operation id="1382" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.1.2_ifconv:10  %tmp_16 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_8)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1383" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.1.2_ifconv:11  %zext_ln569_8 = zext i53 %tmp_16 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_8"/></StgValue>
</operation>

<operation id="1384" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.2_ifconv:12  %sub_ln461_8 = sub i54 0, %zext_ln569_8

]]></Node>
<StgValue><ssdm name="sub_ln461_8"/></StgValue>
</operation>

<operation id="1385" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.1.2_ifconv:13  %select_ln570_8 = select i1 %tmp_49, i54 %sub_ln461_8, i54 %zext_ln569_8

]]></Node>
<StgValue><ssdm name="select_ln570_8"/></StgValue>
</operation>

<operation id="1386" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.1.2_ifconv:14  %icmp_ln571_8 = icmp eq i63 %trunc_ln557_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_8"/></StgValue>
</operation>

<operation id="1387" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:15  %sub_ln575_8 = sub i12 1075, %zext_ln461_8

]]></Node>
<StgValue><ssdm name="sub_ln575_8"/></StgValue>
</operation>

<operation id="1388" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:16  %icmp_ln581_8 = icmp sgt i12 %sub_ln575_8, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_8"/></StgValue>
</operation>

<operation id="1389" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:17  %add_ln581_8 = add i12 -4, %sub_ln575_8

]]></Node>
<StgValue><ssdm name="add_ln581_8"/></StgValue>
</operation>

<operation id="1390" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:18  %sub_ln581_8 = sub i12 4, %sub_ln575_8

]]></Node>
<StgValue><ssdm name="sub_ln581_8"/></StgValue>
</operation>

<operation id="1391" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:19  %select_ln581_8 = select i1 %icmp_ln581_8, i12 %add_ln581_8, i12 %sub_ln581_8

]]></Node>
<StgValue><ssdm name="select_ln581_8"/></StgValue>
</operation>

<operation id="1392" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:21  %icmp_ln582_8 = icmp eq i12 %sub_ln575_8, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_8"/></StgValue>
</operation>

<operation id="1393" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.2_ifconv:22  %trunc_ln583_8 = trunc i54 %select_ln570_8 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_8"/></StgValue>
</operation>

<operation id="1394" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:23  %icmp_ln585_8 = icmp ult i12 %select_ln581_8, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_8"/></StgValue>
</operation>

<operation id="1395" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.2_ifconv:28  %bitcast_ln696_17 = bitcast float %v_assign_0_1_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_17"/></StgValue>
</operation>

<operation id="1396" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.2_ifconv:29  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_17, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1397" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:30  %select_ln588_8 = select i1 %tmp_51, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_8"/></StgValue>
</operation>

<operation id="1398" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:32  %xor_ln571_8 = xor i1 %icmp_ln571_8, true

]]></Node>
<StgValue><ssdm name="xor_ln571_8"/></StgValue>
</operation>

<operation id="1399" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:33  %and_ln582_8 = and i1 %icmp_ln582_8, %xor_ln571_8

]]></Node>
<StgValue><ssdm name="and_ln582_8"/></StgValue>
</operation>

<operation id="1400" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:34  %select_ln582_8 = select i1 %and_ln582_8, i12 %trunc_ln583_8, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_8"/></StgValue>
</operation>

<operation id="1401" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:35  %or_ln582_8 = or i1 %icmp_ln571_8, %icmp_ln582_8

]]></Node>
<StgValue><ssdm name="or_ln582_8"/></StgValue>
</operation>

<operation id="1402" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:36  %xor_ln582_8 = xor i1 %or_ln582_8, true

]]></Node>
<StgValue><ssdm name="xor_ln582_8"/></StgValue>
</operation>

<operation id="1403" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:37  %and_ln581_8 = and i1 %icmp_ln581_8, %xor_ln582_8

]]></Node>
<StgValue><ssdm name="and_ln581_8"/></StgValue>
</operation>

<operation id="1404" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:38  %xor_ln585_8 = xor i1 %icmp_ln585_8, true

]]></Node>
<StgValue><ssdm name="xor_ln585_8"/></StgValue>
</operation>

<operation id="1405" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:39  %and_ln585_16 = and i1 %and_ln581_8, %xor_ln585_8

]]></Node>
<StgValue><ssdm name="and_ln585_16"/></StgValue>
</operation>

<operation id="1406" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:40  %select_ln585_16 = select i1 %and_ln585_16, i12 %select_ln588_8, i12 %select_ln582_8

]]></Node>
<StgValue><ssdm name="select_ln585_16"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1407" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:20  %sext_ln581_8 = sext i12 %select_ln581_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_8"/></StgValue>
</operation>

<operation id="1408" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:24  %icmp_ln603_8 = icmp ult i12 %select_ln581_8, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_8"/></StgValue>
</operation>

<operation id="1409" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.2_ifconv:25  %zext_ln586_8 = zext i32 %sext_ln581_8 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_8"/></StgValue>
</operation>

<operation id="1410" st_id="49" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.2_ifconv:26  %ashr_ln586_8 = ashr i54 %select_ln570_8, %zext_ln586_8

]]></Node>
<StgValue><ssdm name="ashr_ln586_8"/></StgValue>
</operation>

<operation id="1411" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.2_ifconv:27  %trunc_ln586_8 = trunc i54 %ashr_ln586_8 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_8"/></StgValue>
</operation>

<operation id="1412" st_id="49" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:31  %shl_ln604_8 = shl i12 %trunc_ln583_8, %select_ln581_8

]]></Node>
<StgValue><ssdm name="shl_ln604_8"/></StgValue>
</operation>

<operation id="1413" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:41  %and_ln585_17 = and i1 %and_ln581_8, %icmp_ln585_8

]]></Node>
<StgValue><ssdm name="and_ln585_17"/></StgValue>
</operation>

<operation id="1414" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:42  %select_ln585_17 = select i1 %and_ln585_17, i12 %trunc_ln586_8, i12 %select_ln585_16

]]></Node>
<StgValue><ssdm name="select_ln585_17"/></StgValue>
</operation>

<operation id="1415" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:43  %or_ln581_8 = or i1 %or_ln582_8, %icmp_ln581_8

]]></Node>
<StgValue><ssdm name="or_ln581_8"/></StgValue>
</operation>

<operation id="1416" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:44  %xor_ln581_8 = xor i1 %or_ln581_8, true

]]></Node>
<StgValue><ssdm name="xor_ln581_8"/></StgValue>
</operation>

<operation id="1417" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.2_ifconv:45  %and_ln603_8 = and i1 %icmp_ln603_8, %xor_ln581_8

]]></Node>
<StgValue><ssdm name="and_ln603_8"/></StgValue>
</operation>

<operation id="1418" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.2_ifconv:46  %select_ln603_8 = select i1 %and_ln603_8, i12 %shl_ln604_8, i12 %select_ln585_17

]]></Node>
<StgValue><ssdm name="select_ln603_8"/></StgValue>
</operation>

<operation id="1419" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1.2_ifconv:47  br i1 %and_ln71_4, label %9, label %._crit_edge.0.1.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1420" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_9 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_9"/></StgValue>
</operation>

<operation id="1421" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_1_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %zext_ln73_9, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_0_1_3"/></StgValue>
</operation>

<operation id="1422" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_1_3)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1423" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.1.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1424" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.1.3_ifconv:0  %has_hit_0_0_1_3 = phi i1 [ %tmp_53, %9 ], [ false, %._crit_edge.0.1.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_1_3"/></StgValue>
</operation>

<operation id="1425" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:1  %zext_ln76_9 = zext i1 %has_hit_0_0_1_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_9"/></StgValue>
</operation>

<operation id="1426" st_id="50" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.3_ifconv:2  %v_assign_0_1_3 = uitofp i32 %zext_ln76_9 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1427" st_id="51" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.3_ifconv:2  %v_assign_0_1_3 = uitofp i32 %zext_ln76_9 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1428" st_id="52" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.3_ifconv:3  %d_assign_0_1_3 = fpext float %v_assign_0_1_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1429" st_id="53" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.3_ifconv:3  %d_assign_0_1_3 = fpext float %v_assign_0_1_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_3"/></StgValue>
</operation>

<operation id="1430" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.3_ifconv:4  %bitcast_ln696_18 = bitcast double %d_assign_0_1_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_18"/></StgValue>
</operation>

<operation id="1431" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.3_ifconv:5  %trunc_ln557_9 = trunc i64 %bitcast_ln696_18 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_9"/></StgValue>
</operation>

<operation id="1432" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.3_ifconv:6  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_18, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1433" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.3_ifconv:7  %p_Result_0_1_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_18, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_3"/></StgValue>
</operation>

<operation id="1434" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.1.3_ifconv:8  %zext_ln461_9 = zext i11 %p_Result_0_1_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_9"/></StgValue>
</operation>

<operation id="1435" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.3_ifconv:9  %trunc_ln565_9 = trunc i64 %bitcast_ln696_18 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_9"/></StgValue>
</operation>

<operation id="1436" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.1.3_ifconv:10  %tmp_18 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_9)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1437" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.1.3_ifconv:11  %zext_ln569_9 = zext i53 %tmp_18 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_9"/></StgValue>
</operation>

<operation id="1438" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.3_ifconv:12  %sub_ln461_9 = sub i54 0, %zext_ln569_9

]]></Node>
<StgValue><ssdm name="sub_ln461_9"/></StgValue>
</operation>

<operation id="1439" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.1.3_ifconv:13  %select_ln570_9 = select i1 %tmp_55, i54 %sub_ln461_9, i54 %zext_ln569_9

]]></Node>
<StgValue><ssdm name="select_ln570_9"/></StgValue>
</operation>

<operation id="1440" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.1.3_ifconv:14  %icmp_ln571_9 = icmp eq i63 %trunc_ln557_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_9"/></StgValue>
</operation>

<operation id="1441" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:15  %sub_ln575_9 = sub i12 1075, %zext_ln461_9

]]></Node>
<StgValue><ssdm name="sub_ln575_9"/></StgValue>
</operation>

<operation id="1442" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:16  %icmp_ln581_9 = icmp sgt i12 %sub_ln575_9, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_9"/></StgValue>
</operation>

<operation id="1443" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:17  %add_ln581_9 = add i12 -4, %sub_ln575_9

]]></Node>
<StgValue><ssdm name="add_ln581_9"/></StgValue>
</operation>

<operation id="1444" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:18  %sub_ln581_9 = sub i12 4, %sub_ln575_9

]]></Node>
<StgValue><ssdm name="sub_ln581_9"/></StgValue>
</operation>

<operation id="1445" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:19  %select_ln581_9 = select i1 %icmp_ln581_9, i12 %add_ln581_9, i12 %sub_ln581_9

]]></Node>
<StgValue><ssdm name="select_ln581_9"/></StgValue>
</operation>

<operation id="1446" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:21  %icmp_ln582_9 = icmp eq i12 %sub_ln575_9, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_9"/></StgValue>
</operation>

<operation id="1447" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.3_ifconv:22  %trunc_ln583_9 = trunc i54 %select_ln570_9 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_9"/></StgValue>
</operation>

<operation id="1448" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:23  %icmp_ln585_9 = icmp ult i12 %select_ln581_9, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_9"/></StgValue>
</operation>

<operation id="1449" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.3_ifconv:28  %bitcast_ln696_19 = bitcast float %v_assign_0_1_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_19"/></StgValue>
</operation>

<operation id="1450" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.3_ifconv:29  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_19, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1451" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:30  %select_ln588_9 = select i1 %tmp_57, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_9"/></StgValue>
</operation>

<operation id="1452" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:32  %xor_ln571_9 = xor i1 %icmp_ln571_9, true

]]></Node>
<StgValue><ssdm name="xor_ln571_9"/></StgValue>
</operation>

<operation id="1453" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:33  %and_ln582_9 = and i1 %icmp_ln582_9, %xor_ln571_9

]]></Node>
<StgValue><ssdm name="and_ln582_9"/></StgValue>
</operation>

<operation id="1454" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:34  %select_ln582_9 = select i1 %and_ln582_9, i12 %trunc_ln583_9, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_9"/></StgValue>
</operation>

<operation id="1455" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:35  %or_ln582_9 = or i1 %icmp_ln571_9, %icmp_ln582_9

]]></Node>
<StgValue><ssdm name="or_ln582_9"/></StgValue>
</operation>

<operation id="1456" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:36  %xor_ln582_9 = xor i1 %or_ln582_9, true

]]></Node>
<StgValue><ssdm name="xor_ln582_9"/></StgValue>
</operation>

<operation id="1457" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:37  %and_ln581_9 = and i1 %icmp_ln581_9, %xor_ln582_9

]]></Node>
<StgValue><ssdm name="and_ln581_9"/></StgValue>
</operation>

<operation id="1458" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:38  %xor_ln585_9 = xor i1 %icmp_ln585_9, true

]]></Node>
<StgValue><ssdm name="xor_ln585_9"/></StgValue>
</operation>

<operation id="1459" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:39  %and_ln585_18 = and i1 %and_ln581_9, %xor_ln585_9

]]></Node>
<StgValue><ssdm name="and_ln585_18"/></StgValue>
</operation>

<operation id="1460" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:40  %select_ln585_18 = select i1 %and_ln585_18, i12 %select_ln588_9, i12 %select_ln582_9

]]></Node>
<StgValue><ssdm name="select_ln585_18"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1461" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:20  %sext_ln581_9 = sext i12 %select_ln581_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_9"/></StgValue>
</operation>

<operation id="1462" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:24  %icmp_ln603_9 = icmp ult i12 %select_ln581_9, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_9"/></StgValue>
</operation>

<operation id="1463" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.3_ifconv:25  %zext_ln586_9 = zext i32 %sext_ln581_9 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_9"/></StgValue>
</operation>

<operation id="1464" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.3_ifconv:26  %ashr_ln586_9 = ashr i54 %select_ln570_9, %zext_ln586_9

]]></Node>
<StgValue><ssdm name="ashr_ln586_9"/></StgValue>
</operation>

<operation id="1465" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.3_ifconv:27  %trunc_ln586_9 = trunc i54 %ashr_ln586_9 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_9"/></StgValue>
</operation>

<operation id="1466" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:31  %shl_ln604_9 = shl i12 %trunc_ln583_9, %select_ln581_9

]]></Node>
<StgValue><ssdm name="shl_ln604_9"/></StgValue>
</operation>

<operation id="1467" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:41  %and_ln585_19 = and i1 %and_ln581_9, %icmp_ln585_9

]]></Node>
<StgValue><ssdm name="and_ln585_19"/></StgValue>
</operation>

<operation id="1468" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:42  %select_ln585_19 = select i1 %and_ln585_19, i12 %trunc_ln586_9, i12 %select_ln585_18

]]></Node>
<StgValue><ssdm name="select_ln585_19"/></StgValue>
</operation>

<operation id="1469" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:43  %or_ln581_9 = or i1 %or_ln582_9, %icmp_ln581_9

]]></Node>
<StgValue><ssdm name="or_ln581_9"/></StgValue>
</operation>

<operation id="1470" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:44  %xor_ln581_9 = xor i1 %or_ln581_9, true

]]></Node>
<StgValue><ssdm name="xor_ln581_9"/></StgValue>
</operation>

<operation id="1471" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.3_ifconv:45  %and_ln603_9 = and i1 %icmp_ln603_9, %xor_ln581_9

]]></Node>
<StgValue><ssdm name="and_ln603_9"/></StgValue>
</operation>

<operation id="1472" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.3_ifconv:46  %select_ln603_9 = select i1 %and_ln603_9, i12 %shl_ln604_9, i12 %select_ln585_19

]]></Node>
<StgValue><ssdm name="select_ln603_9"/></StgValue>
</operation>

<operation id="1473" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1.3_ifconv:47  br i1 %and_ln71_4, label %10, label %._crit_edge.0.1.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1474" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_10 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_10"/></StgValue>
</operation>

<operation id="1475" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_1_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %zext_ln73_10, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_0_1_4"/></StgValue>
</operation>

<operation id="1476" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_1_4)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1477" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.1.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1478" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.1.4_ifconv:0  %has_hit_0_0_1_4 = phi i1 [ %tmp_59, %10 ], [ false, %._crit_edge.0.1.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_1_4"/></StgValue>
</operation>

<operation id="1479" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:1  %zext_ln76_10 = zext i1 %has_hit_0_0_1_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_10"/></StgValue>
</operation>

<operation id="1480" st_id="55" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.4_ifconv:2  %v_assign_0_1_4 = uitofp i32 %zext_ln76_10 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1481" st_id="56" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.4_ifconv:2  %v_assign_0_1_4 = uitofp i32 %zext_ln76_10 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1482" st_id="57" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.4_ifconv:3  %d_assign_0_1_4 = fpext float %v_assign_0_1_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1483" st_id="58" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.4_ifconv:3  %d_assign_0_1_4 = fpext float %v_assign_0_1_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_4"/></StgValue>
</operation>

<operation id="1484" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.4_ifconv:4  %bitcast_ln696_20 = bitcast double %d_assign_0_1_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_20"/></StgValue>
</operation>

<operation id="1485" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.4_ifconv:5  %trunc_ln557_10 = trunc i64 %bitcast_ln696_20 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_10"/></StgValue>
</operation>

<operation id="1486" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.4_ifconv:6  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_20, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1487" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.4_ifconv:7  %p_Result_0_1_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_20, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_4"/></StgValue>
</operation>

<operation id="1488" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.1.4_ifconv:8  %zext_ln461_10 = zext i11 %p_Result_0_1_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_10"/></StgValue>
</operation>

<operation id="1489" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.4_ifconv:9  %trunc_ln565_10 = trunc i64 %bitcast_ln696_20 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_10"/></StgValue>
</operation>

<operation id="1490" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.1.4_ifconv:10  %tmp_20 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_10)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1491" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.1.4_ifconv:11  %zext_ln569_10 = zext i53 %tmp_20 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_10"/></StgValue>
</operation>

<operation id="1492" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.4_ifconv:12  %sub_ln461_10 = sub i54 0, %zext_ln569_10

]]></Node>
<StgValue><ssdm name="sub_ln461_10"/></StgValue>
</operation>

<operation id="1493" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.1.4_ifconv:13  %select_ln570_10 = select i1 %tmp_61, i54 %sub_ln461_10, i54 %zext_ln569_10

]]></Node>
<StgValue><ssdm name="select_ln570_10"/></StgValue>
</operation>

<operation id="1494" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.1.4_ifconv:14  %icmp_ln571_10 = icmp eq i63 %trunc_ln557_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_10"/></StgValue>
</operation>

<operation id="1495" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:15  %sub_ln575_10 = sub i12 1075, %zext_ln461_10

]]></Node>
<StgValue><ssdm name="sub_ln575_10"/></StgValue>
</operation>

<operation id="1496" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:16  %icmp_ln581_10 = icmp sgt i12 %sub_ln575_10, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_10"/></StgValue>
</operation>

<operation id="1497" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:17  %add_ln581_10 = add i12 -4, %sub_ln575_10

]]></Node>
<StgValue><ssdm name="add_ln581_10"/></StgValue>
</operation>

<operation id="1498" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:18  %sub_ln581_10 = sub i12 4, %sub_ln575_10

]]></Node>
<StgValue><ssdm name="sub_ln581_10"/></StgValue>
</operation>

<operation id="1499" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:19  %select_ln581_10 = select i1 %icmp_ln581_10, i12 %add_ln581_10, i12 %sub_ln581_10

]]></Node>
<StgValue><ssdm name="select_ln581_10"/></StgValue>
</operation>

<operation id="1500" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:21  %icmp_ln582_10 = icmp eq i12 %sub_ln575_10, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_10"/></StgValue>
</operation>

<operation id="1501" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.4_ifconv:22  %trunc_ln583_10 = trunc i54 %select_ln570_10 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_10"/></StgValue>
</operation>

<operation id="1502" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:23  %icmp_ln585_10 = icmp ult i12 %select_ln581_10, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_10"/></StgValue>
</operation>

<operation id="1503" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.4_ifconv:28  %bitcast_ln696_21 = bitcast float %v_assign_0_1_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_21"/></StgValue>
</operation>

<operation id="1504" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.4_ifconv:29  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_21, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1505" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:30  %select_ln588_10 = select i1 %tmp_63, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_10"/></StgValue>
</operation>

<operation id="1506" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:32  %xor_ln571_10 = xor i1 %icmp_ln571_10, true

]]></Node>
<StgValue><ssdm name="xor_ln571_10"/></StgValue>
</operation>

<operation id="1507" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:33  %and_ln582_10 = and i1 %icmp_ln582_10, %xor_ln571_10

]]></Node>
<StgValue><ssdm name="and_ln582_10"/></StgValue>
</operation>

<operation id="1508" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:34  %select_ln582_10 = select i1 %and_ln582_10, i12 %trunc_ln583_10, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_10"/></StgValue>
</operation>

<operation id="1509" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:35  %or_ln582_10 = or i1 %icmp_ln571_10, %icmp_ln582_10

]]></Node>
<StgValue><ssdm name="or_ln582_10"/></StgValue>
</operation>

<operation id="1510" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:36  %xor_ln582_10 = xor i1 %or_ln582_10, true

]]></Node>
<StgValue><ssdm name="xor_ln582_10"/></StgValue>
</operation>

<operation id="1511" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:37  %and_ln581_10 = and i1 %icmp_ln581_10, %xor_ln582_10

]]></Node>
<StgValue><ssdm name="and_ln581_10"/></StgValue>
</operation>

<operation id="1512" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:38  %xor_ln585_10 = xor i1 %icmp_ln585_10, true

]]></Node>
<StgValue><ssdm name="xor_ln585_10"/></StgValue>
</operation>

<operation id="1513" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:39  %and_ln585_20 = and i1 %and_ln581_10, %xor_ln585_10

]]></Node>
<StgValue><ssdm name="and_ln585_20"/></StgValue>
</operation>

<operation id="1514" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:40  %select_ln585_20 = select i1 %and_ln585_20, i12 %select_ln588_10, i12 %select_ln582_10

]]></Node>
<StgValue><ssdm name="select_ln585_20"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1515" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:20  %sext_ln581_10 = sext i12 %select_ln581_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_10"/></StgValue>
</operation>

<operation id="1516" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:24  %icmp_ln603_10 = icmp ult i12 %select_ln581_10, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_10"/></StgValue>
</operation>

<operation id="1517" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.4_ifconv:25  %zext_ln586_10 = zext i32 %sext_ln581_10 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_10"/></StgValue>
</operation>

<operation id="1518" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.4_ifconv:26  %ashr_ln586_10 = ashr i54 %select_ln570_10, %zext_ln586_10

]]></Node>
<StgValue><ssdm name="ashr_ln586_10"/></StgValue>
</operation>

<operation id="1519" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.4_ifconv:27  %trunc_ln586_10 = trunc i54 %ashr_ln586_10 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_10"/></StgValue>
</operation>

<operation id="1520" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:31  %shl_ln604_10 = shl i12 %trunc_ln583_10, %select_ln581_10

]]></Node>
<StgValue><ssdm name="shl_ln604_10"/></StgValue>
</operation>

<operation id="1521" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:41  %and_ln585_21 = and i1 %and_ln581_10, %icmp_ln585_10

]]></Node>
<StgValue><ssdm name="and_ln585_21"/></StgValue>
</operation>

<operation id="1522" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:42  %select_ln585_21 = select i1 %and_ln585_21, i12 %trunc_ln586_10, i12 %select_ln585_20

]]></Node>
<StgValue><ssdm name="select_ln585_21"/></StgValue>
</operation>

<operation id="1523" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:43  %or_ln581_10 = or i1 %or_ln582_10, %icmp_ln581_10

]]></Node>
<StgValue><ssdm name="or_ln581_10"/></StgValue>
</operation>

<operation id="1524" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:44  %xor_ln581_10 = xor i1 %or_ln581_10, true

]]></Node>
<StgValue><ssdm name="xor_ln581_10"/></StgValue>
</operation>

<operation id="1525" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.4_ifconv:45  %and_ln603_10 = and i1 %icmp_ln603_10, %xor_ln581_10

]]></Node>
<StgValue><ssdm name="and_ln603_10"/></StgValue>
</operation>

<operation id="1526" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.4_ifconv:46  %select_ln603_10 = select i1 %and_ln603_10, i12 %shl_ln604_10, i12 %select_ln585_21

]]></Node>
<StgValue><ssdm name="select_ln603_10"/></StgValue>
</operation>

<operation id="1527" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1.4_ifconv:47  br i1 %and_ln71_4, label %11, label %._crit_edge.0.1.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1528" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_11 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_11"/></StgValue>
</operation>

<operation id="1529" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_1_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %zext_ln73_11, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_0_1_5"/></StgValue>
</operation>

<operation id="1530" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_1_5)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1531" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.1.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1532" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.1.5_ifconv:0  %has_hit_0_0_1_5 = phi i1 [ %tmp_65, %11 ], [ false, %._crit_edge.0.1.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_1_5"/></StgValue>
</operation>

<operation id="1533" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:1  %zext_ln76_11 = zext i1 %has_hit_0_0_1_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_11"/></StgValue>
</operation>

<operation id="1534" st_id="60" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.5_ifconv:2  %v_assign_0_1_5 = uitofp i32 %zext_ln76_11 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1535" st_id="61" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.5_ifconv:2  %v_assign_0_1_5 = uitofp i32 %zext_ln76_11 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_1_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1536" st_id="62" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.5_ifconv:3  %d_assign_0_1_5 = fpext float %v_assign_0_1_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1537" st_id="63" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.5_ifconv:3  %d_assign_0_1_5 = fpext float %v_assign_0_1_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_5"/></StgValue>
</operation>

<operation id="1538" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.5_ifconv:4  %bitcast_ln696_22 = bitcast double %d_assign_0_1_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_22"/></StgValue>
</operation>

<operation id="1539" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.5_ifconv:5  %trunc_ln557_11 = trunc i64 %bitcast_ln696_22 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_11"/></StgValue>
</operation>

<operation id="1540" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.5_ifconv:6  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_22, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1541" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.5_ifconv:7  %p_Result_0_1_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_22, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_5"/></StgValue>
</operation>

<operation id="1542" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.1.5_ifconv:8  %zext_ln461_11 = zext i11 %p_Result_0_1_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_11"/></StgValue>
</operation>

<operation id="1543" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.1.5_ifconv:9  %trunc_ln565_11 = trunc i64 %bitcast_ln696_22 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_11"/></StgValue>
</operation>

<operation id="1544" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.1.5_ifconv:10  %tmp_22 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_11)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1545" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.1.5_ifconv:11  %zext_ln569_11 = zext i53 %tmp_22 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_11"/></StgValue>
</operation>

<operation id="1546" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.5_ifconv:12  %sub_ln461_11 = sub i54 0, %zext_ln569_11

]]></Node>
<StgValue><ssdm name="sub_ln461_11"/></StgValue>
</operation>

<operation id="1547" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.1.5_ifconv:13  %select_ln570_11 = select i1 %tmp_67, i54 %sub_ln461_11, i54 %zext_ln569_11

]]></Node>
<StgValue><ssdm name="select_ln570_11"/></StgValue>
</operation>

<operation id="1548" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.1.5_ifconv:14  %icmp_ln571_11 = icmp eq i63 %trunc_ln557_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_11"/></StgValue>
</operation>

<operation id="1549" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:15  %sub_ln575_11 = sub i12 1075, %zext_ln461_11

]]></Node>
<StgValue><ssdm name="sub_ln575_11"/></StgValue>
</operation>

<operation id="1550" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:16  %icmp_ln581_11 = icmp sgt i12 %sub_ln575_11, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_11"/></StgValue>
</operation>

<operation id="1551" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:17  %add_ln581_11 = add i12 -4, %sub_ln575_11

]]></Node>
<StgValue><ssdm name="add_ln581_11"/></StgValue>
</operation>

<operation id="1552" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:18  %sub_ln581_11 = sub i12 4, %sub_ln575_11

]]></Node>
<StgValue><ssdm name="sub_ln581_11"/></StgValue>
</operation>

<operation id="1553" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:19  %select_ln581_11 = select i1 %icmp_ln581_11, i12 %add_ln581_11, i12 %sub_ln581_11

]]></Node>
<StgValue><ssdm name="select_ln581_11"/></StgValue>
</operation>

<operation id="1554" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:21  %icmp_ln582_11 = icmp eq i12 %sub_ln575_11, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_11"/></StgValue>
</operation>

<operation id="1555" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.5_ifconv:22  %trunc_ln583_11 = trunc i54 %select_ln570_11 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_11"/></StgValue>
</operation>

<operation id="1556" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:23  %icmp_ln585_11 = icmp ult i12 %select_ln581_11, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_11"/></StgValue>
</operation>

<operation id="1557" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.5_ifconv:28  %bitcast_ln696_23 = bitcast float %v_assign_0_1_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_23"/></StgValue>
</operation>

<operation id="1558" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.5_ifconv:29  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1559" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:30  %select_ln588_11 = select i1 %tmp_69, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_11"/></StgValue>
</operation>

<operation id="1560" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:32  %xor_ln571_11 = xor i1 %icmp_ln571_11, true

]]></Node>
<StgValue><ssdm name="xor_ln571_11"/></StgValue>
</operation>

<operation id="1561" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:33  %and_ln582_11 = and i1 %icmp_ln582_11, %xor_ln571_11

]]></Node>
<StgValue><ssdm name="and_ln582_11"/></StgValue>
</operation>

<operation id="1562" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:34  %select_ln582_11 = select i1 %and_ln582_11, i12 %trunc_ln583_11, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_11"/></StgValue>
</operation>

<operation id="1563" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:35  %or_ln582_11 = or i1 %icmp_ln571_11, %icmp_ln582_11

]]></Node>
<StgValue><ssdm name="or_ln582_11"/></StgValue>
</operation>

<operation id="1564" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:36  %xor_ln582_11 = xor i1 %or_ln582_11, true

]]></Node>
<StgValue><ssdm name="xor_ln582_11"/></StgValue>
</operation>

<operation id="1565" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:37  %and_ln581_11 = and i1 %icmp_ln581_11, %xor_ln582_11

]]></Node>
<StgValue><ssdm name="and_ln581_11"/></StgValue>
</operation>

<operation id="1566" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:38  %xor_ln585_11 = xor i1 %icmp_ln585_11, true

]]></Node>
<StgValue><ssdm name="xor_ln585_11"/></StgValue>
</operation>

<operation id="1567" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:39  %and_ln585_22 = and i1 %and_ln581_11, %xor_ln585_11

]]></Node>
<StgValue><ssdm name="and_ln585_22"/></StgValue>
</operation>

<operation id="1568" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:40  %select_ln585_22 = select i1 %and_ln585_22, i12 %select_ln588_11, i12 %select_ln582_11

]]></Node>
<StgValue><ssdm name="select_ln585_22"/></StgValue>
</operation>

<operation id="1569" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.1.5_ifconv:47  %add_ln68_2 = add i11 -2, %extLd_cast

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1570" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:20  %sext_ln581_11 = sext i12 %select_ln581_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_11"/></StgValue>
</operation>

<operation id="1571" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:24  %icmp_ln603_11 = icmp ult i12 %select_ln581_11, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_11"/></StgValue>
</operation>

<operation id="1572" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.5_ifconv:25  %zext_ln586_11 = zext i32 %sext_ln581_11 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_11"/></StgValue>
</operation>

<operation id="1573" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.1.5_ifconv:26  %ashr_ln586_11 = ashr i54 %select_ln570_11, %zext_ln586_11

]]></Node>
<StgValue><ssdm name="ashr_ln586_11"/></StgValue>
</operation>

<operation id="1574" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.1.5_ifconv:27  %trunc_ln586_11 = trunc i54 %ashr_ln586_11 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_11"/></StgValue>
</operation>

<operation id="1575" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:31  %shl_ln604_11 = shl i12 %trunc_ln583_11, %select_ln581_11

]]></Node>
<StgValue><ssdm name="shl_ln604_11"/></StgValue>
</operation>

<operation id="1576" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:41  %and_ln585_23 = and i1 %and_ln581_11, %icmp_ln585_11

]]></Node>
<StgValue><ssdm name="and_ln585_23"/></StgValue>
</operation>

<operation id="1577" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:42  %select_ln585_23 = select i1 %and_ln585_23, i12 %trunc_ln586_11, i12 %select_ln585_22

]]></Node>
<StgValue><ssdm name="select_ln585_23"/></StgValue>
</operation>

<operation id="1578" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:43  %or_ln581_11 = or i1 %or_ln582_11, %icmp_ln581_11

]]></Node>
<StgValue><ssdm name="or_ln581_11"/></StgValue>
</operation>

<operation id="1579" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:44  %xor_ln581_11 = xor i1 %or_ln581_11, true

]]></Node>
<StgValue><ssdm name="xor_ln581_11"/></StgValue>
</operation>

<operation id="1580" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:45  %and_ln603_11 = and i1 %icmp_ln603_11, %xor_ln581_11

]]></Node>
<StgValue><ssdm name="and_ln603_11"/></StgValue>
</operation>

<operation id="1581" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.1.5_ifconv:46  %select_ln603_11 = select i1 %and_ln603_11, i12 %shl_ln604_11, i12 %select_ln585_23

]]></Node>
<StgValue><ssdm name="select_ln603_11"/></StgValue>
</operation>

<operation id="1582" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.1.5_ifconv:48  %icmp_ln71_6 = icmp sgt i11 %add_ln68_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_6"/></StgValue>
</operation>

<operation id="1583" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.1.5_ifconv:49  %icmp_ln71_7 = icmp slt i11 %add_ln68_2, 385

]]></Node>
<StgValue><ssdm name="icmp_ln71_7"/></StgValue>
</operation>

<operation id="1584" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:50  %and_ln71_5 = and i1 %icmp_ln71_6, %icmp_ln71_7

]]></Node>
<StgValue><ssdm name="and_ln71_5"/></StgValue>
</operation>

<operation id="1585" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.5_ifconv:51  %and_ln71_6 = and i1 %and_ln71_5, %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_6"/></StgValue>
</operation>

<operation id="1586" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1.5_ifconv:52  br i1 %and_ln71_6, label %12, label %._crit_edge.0.2.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1587" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_12 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_12"/></StgValue>
</operation>

<operation id="1588" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_2 = call fastcc i16 @get3DImageIndex(i4 1, i11 %zext_ln73_12, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_0_2"/></StgValue>
</operation>

<operation id="1589" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_2)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1590" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.2.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1591" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.2.0_ifconv:0  %has_hit_0_0_2_0 = phi i1 [ %tmp_71, %12 ], [ false, %._crit_edge.0.1.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_2_0"/></StgValue>
</operation>

<operation id="1592" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:1  %zext_ln76_12 = zext i1 %has_hit_0_0_2_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_12"/></StgValue>
</operation>

<operation id="1593" st_id="65" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.0_ifconv:2  %v_assign_0_2 = uitofp i32 %zext_ln76_12 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1594" st_id="66" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.0_ifconv:2  %v_assign_0_2 = uitofp i32 %zext_ln76_12 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1595" st_id="67" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.0_ifconv:3  %d_assign_0_2 = fpext float %v_assign_0_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1596" st_id="68" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.0_ifconv:3  %d_assign_0_2 = fpext float %v_assign_0_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2"/></StgValue>
</operation>

<operation id="1597" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.0_ifconv:4  %bitcast_ln696_24 = bitcast double %d_assign_0_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_24"/></StgValue>
</operation>

<operation id="1598" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.0_ifconv:5  %trunc_ln557_12 = trunc i64 %bitcast_ln696_24 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_12"/></StgValue>
</operation>

<operation id="1599" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.0_ifconv:6  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_24, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1600" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.2.0_ifconv:7  %p_Result_0_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_24, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_2"/></StgValue>
</operation>

<operation id="1601" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.2.0_ifconv:8  %zext_ln461_12 = zext i11 %p_Result_0_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_12"/></StgValue>
</operation>

<operation id="1602" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.0_ifconv:9  %trunc_ln565_12 = trunc i64 %bitcast_ln696_24 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_12"/></StgValue>
</operation>

<operation id="1603" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.2.0_ifconv:10  %tmp_24 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_12)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1604" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.2.0_ifconv:11  %zext_ln569_12 = zext i53 %tmp_24 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_12"/></StgValue>
</operation>

<operation id="1605" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.0_ifconv:12  %sub_ln461_12 = sub i54 0, %zext_ln569_12

]]></Node>
<StgValue><ssdm name="sub_ln461_12"/></StgValue>
</operation>

<operation id="1606" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.2.0_ifconv:13  %select_ln570_12 = select i1 %tmp_73, i54 %sub_ln461_12, i54 %zext_ln569_12

]]></Node>
<StgValue><ssdm name="select_ln570_12"/></StgValue>
</operation>

<operation id="1607" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.2.0_ifconv:14  %icmp_ln571_12 = icmp eq i63 %trunc_ln557_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_12"/></StgValue>
</operation>

<operation id="1608" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:15  %sub_ln575_12 = sub i12 1075, %zext_ln461_12

]]></Node>
<StgValue><ssdm name="sub_ln575_12"/></StgValue>
</operation>

<operation id="1609" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:16  %icmp_ln581_12 = icmp sgt i12 %sub_ln575_12, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_12"/></StgValue>
</operation>

<operation id="1610" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:17  %add_ln581_12 = add i12 -4, %sub_ln575_12

]]></Node>
<StgValue><ssdm name="add_ln581_12"/></StgValue>
</operation>

<operation id="1611" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:18  %sub_ln581_12 = sub i12 4, %sub_ln575_12

]]></Node>
<StgValue><ssdm name="sub_ln581_12"/></StgValue>
</operation>

<operation id="1612" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:19  %select_ln581_12 = select i1 %icmp_ln581_12, i12 %add_ln581_12, i12 %sub_ln581_12

]]></Node>
<StgValue><ssdm name="select_ln581_12"/></StgValue>
</operation>

<operation id="1613" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:21  %icmp_ln582_12 = icmp eq i12 %sub_ln575_12, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_12"/></StgValue>
</operation>

<operation id="1614" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.0_ifconv:22  %trunc_ln583_12 = trunc i54 %select_ln570_12 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_12"/></StgValue>
</operation>

<operation id="1615" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:23  %icmp_ln585_12 = icmp ult i12 %select_ln581_12, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_12"/></StgValue>
</operation>

<operation id="1616" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:24  %icmp_ln603_12 = icmp ult i12 %select_ln581_12, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_12"/></StgValue>
</operation>

<operation id="1617" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.0_ifconv:28  %bitcast_ln696_25 = bitcast float %v_assign_0_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_25"/></StgValue>
</operation>

<operation id="1618" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.0_ifconv:29  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1619" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:30  %select_ln588_12 = select i1 %tmp_75, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_12"/></StgValue>
</operation>

<operation id="1620" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:32  %xor_ln571_12 = xor i1 %icmp_ln571_12, true

]]></Node>
<StgValue><ssdm name="xor_ln571_12"/></StgValue>
</operation>

<operation id="1621" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:33  %and_ln582_12 = and i1 %icmp_ln582_12, %xor_ln571_12

]]></Node>
<StgValue><ssdm name="and_ln582_12"/></StgValue>
</operation>

<operation id="1622" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:34  %select_ln582_12 = select i1 %and_ln582_12, i12 %trunc_ln583_12, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_12"/></StgValue>
</operation>

<operation id="1623" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:35  %or_ln582_12 = or i1 %icmp_ln571_12, %icmp_ln582_12

]]></Node>
<StgValue><ssdm name="or_ln582_12"/></StgValue>
</operation>

<operation id="1624" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:36  %xor_ln582_12 = xor i1 %or_ln582_12, true

]]></Node>
<StgValue><ssdm name="xor_ln582_12"/></StgValue>
</operation>

<operation id="1625" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:37  %and_ln581_12 = and i1 %icmp_ln581_12, %xor_ln582_12

]]></Node>
<StgValue><ssdm name="and_ln581_12"/></StgValue>
</operation>

<operation id="1626" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:38  %xor_ln585_12 = xor i1 %icmp_ln585_12, true

]]></Node>
<StgValue><ssdm name="xor_ln585_12"/></StgValue>
</operation>

<operation id="1627" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:39  %and_ln585_24 = and i1 %and_ln581_12, %xor_ln585_12

]]></Node>
<StgValue><ssdm name="and_ln585_24"/></StgValue>
</operation>

<operation id="1628" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:40  %select_ln585_24 = select i1 %and_ln585_24, i12 %select_ln588_12, i12 %select_ln582_12

]]></Node>
<StgValue><ssdm name="select_ln585_24"/></StgValue>
</operation>

<operation id="1629" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:43  %or_ln581_12 = or i1 %or_ln582_12, %icmp_ln581_12

]]></Node>
<StgValue><ssdm name="or_ln581_12"/></StgValue>
</operation>

<operation id="1630" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:44  %xor_ln581_12 = xor i1 %or_ln581_12, true

]]></Node>
<StgValue><ssdm name="xor_ln581_12"/></StgValue>
</operation>

<operation id="1631" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:45  %and_ln603_12 = and i1 %icmp_ln603_12, %xor_ln581_12

]]></Node>
<StgValue><ssdm name="and_ln603_12"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1632" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:20  %sext_ln581_12 = sext i12 %select_ln581_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_12"/></StgValue>
</operation>

<operation id="1633" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.0_ifconv:25  %zext_ln586_12 = zext i32 %sext_ln581_12 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_12"/></StgValue>
</operation>

<operation id="1634" st_id="69" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.0_ifconv:26  %ashr_ln586_12 = ashr i54 %select_ln570_12, %zext_ln586_12

]]></Node>
<StgValue><ssdm name="ashr_ln586_12"/></StgValue>
</operation>

<operation id="1635" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.0_ifconv:27  %trunc_ln586_12 = trunc i54 %ashr_ln586_12 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_12"/></StgValue>
</operation>

<operation id="1636" st_id="69" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:31  %shl_ln604_12 = shl i12 %trunc_ln583_12, %select_ln581_12

]]></Node>
<StgValue><ssdm name="shl_ln604_12"/></StgValue>
</operation>

<operation id="1637" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.0_ifconv:41  %and_ln585_25 = and i1 %and_ln581_12, %icmp_ln585_12

]]></Node>
<StgValue><ssdm name="and_ln585_25"/></StgValue>
</operation>

<operation id="1638" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:42  %select_ln585_25 = select i1 %and_ln585_25, i12 %trunc_ln586_12, i12 %select_ln585_24

]]></Node>
<StgValue><ssdm name="select_ln585_25"/></StgValue>
</operation>

<operation id="1639" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.0_ifconv:46  %select_ln603_12 = select i1 %and_ln603_12, i12 %shl_ln604_12, i12 %select_ln585_25

]]></Node>
<StgValue><ssdm name="select_ln603_12"/></StgValue>
</operation>

<operation id="1640" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2.0_ifconv:47  br i1 %and_ln71_6, label %13, label %._crit_edge.0.2.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1641" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_13 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_13"/></StgValue>
</operation>

<operation id="1642" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_2_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %zext_ln73_13, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_0_2_1"/></StgValue>
</operation>

<operation id="1643" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1644" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.2.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1645" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.2.1_ifconv:0  %has_hit_0_0_2_1 = phi i1 [ %tmp_77, %13 ], [ false, %._crit_edge.0.2.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_2_1"/></StgValue>
</operation>

<operation id="1646" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:1  %zext_ln76_13 = zext i1 %has_hit_0_0_2_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_13"/></StgValue>
</operation>

<operation id="1647" st_id="70" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.1_ifconv:2  %v_assign_0_2_1 = uitofp i32 %zext_ln76_13 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1648" st_id="71" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.1_ifconv:2  %v_assign_0_2_1 = uitofp i32 %zext_ln76_13 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1649" st_id="72" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.1_ifconv:3  %d_assign_0_2_1 = fpext float %v_assign_0_2_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1650" st_id="73" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.1_ifconv:3  %d_assign_0_2_1 = fpext float %v_assign_0_2_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_1"/></StgValue>
</operation>

<operation id="1651" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.1_ifconv:4  %bitcast_ln696_26 = bitcast double %d_assign_0_2_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_26"/></StgValue>
</operation>

<operation id="1652" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.1_ifconv:5  %trunc_ln557_13 = trunc i64 %bitcast_ln696_26 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_13"/></StgValue>
</operation>

<operation id="1653" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.1_ifconv:6  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_26, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1654" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.2.1_ifconv:7  %p_Result_0_2_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_26, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_1"/></StgValue>
</operation>

<operation id="1655" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.2.1_ifconv:8  %zext_ln461_13 = zext i11 %p_Result_0_2_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_13"/></StgValue>
</operation>

<operation id="1656" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.1_ifconv:9  %trunc_ln565_13 = trunc i64 %bitcast_ln696_26 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_13"/></StgValue>
</operation>

<operation id="1657" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.2.1_ifconv:10  %tmp_26 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_13)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1658" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.2.1_ifconv:11  %zext_ln569_13 = zext i53 %tmp_26 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_13"/></StgValue>
</operation>

<operation id="1659" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.1_ifconv:12  %sub_ln461_13 = sub i54 0, %zext_ln569_13

]]></Node>
<StgValue><ssdm name="sub_ln461_13"/></StgValue>
</operation>

<operation id="1660" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.2.1_ifconv:13  %select_ln570_13 = select i1 %tmp_79, i54 %sub_ln461_13, i54 %zext_ln569_13

]]></Node>
<StgValue><ssdm name="select_ln570_13"/></StgValue>
</operation>

<operation id="1661" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.2.1_ifconv:14  %icmp_ln571_13 = icmp eq i63 %trunc_ln557_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_13"/></StgValue>
</operation>

<operation id="1662" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:15  %sub_ln575_13 = sub i12 1075, %zext_ln461_13

]]></Node>
<StgValue><ssdm name="sub_ln575_13"/></StgValue>
</operation>

<operation id="1663" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:16  %icmp_ln581_13 = icmp sgt i12 %sub_ln575_13, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_13"/></StgValue>
</operation>

<operation id="1664" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:17  %add_ln581_13 = add i12 -4, %sub_ln575_13

]]></Node>
<StgValue><ssdm name="add_ln581_13"/></StgValue>
</operation>

<operation id="1665" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:18  %sub_ln581_13 = sub i12 4, %sub_ln575_13

]]></Node>
<StgValue><ssdm name="sub_ln581_13"/></StgValue>
</operation>

<operation id="1666" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:19  %select_ln581_13 = select i1 %icmp_ln581_13, i12 %add_ln581_13, i12 %sub_ln581_13

]]></Node>
<StgValue><ssdm name="select_ln581_13"/></StgValue>
</operation>

<operation id="1667" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:21  %icmp_ln582_13 = icmp eq i12 %sub_ln575_13, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_13"/></StgValue>
</operation>

<operation id="1668" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.1_ifconv:22  %trunc_ln583_13 = trunc i54 %select_ln570_13 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_13"/></StgValue>
</operation>

<operation id="1669" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:23  %icmp_ln585_13 = icmp ult i12 %select_ln581_13, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_13"/></StgValue>
</operation>

<operation id="1670" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.1_ifconv:28  %bitcast_ln696_27 = bitcast float %v_assign_0_2_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_27"/></StgValue>
</operation>

<operation id="1671" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.1_ifconv:29  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1672" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:30  %select_ln588_13 = select i1 %tmp_81, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_13"/></StgValue>
</operation>

<operation id="1673" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:32  %xor_ln571_13 = xor i1 %icmp_ln571_13, true

]]></Node>
<StgValue><ssdm name="xor_ln571_13"/></StgValue>
</operation>

<operation id="1674" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:33  %and_ln582_13 = and i1 %icmp_ln582_13, %xor_ln571_13

]]></Node>
<StgValue><ssdm name="and_ln582_13"/></StgValue>
</operation>

<operation id="1675" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:34  %select_ln582_13 = select i1 %and_ln582_13, i12 %trunc_ln583_13, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_13"/></StgValue>
</operation>

<operation id="1676" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:35  %or_ln582_13 = or i1 %icmp_ln571_13, %icmp_ln582_13

]]></Node>
<StgValue><ssdm name="or_ln582_13"/></StgValue>
</operation>

<operation id="1677" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:36  %xor_ln582_13 = xor i1 %or_ln582_13, true

]]></Node>
<StgValue><ssdm name="xor_ln582_13"/></StgValue>
</operation>

<operation id="1678" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:37  %and_ln581_13 = and i1 %icmp_ln581_13, %xor_ln582_13

]]></Node>
<StgValue><ssdm name="and_ln581_13"/></StgValue>
</operation>

<operation id="1679" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:38  %xor_ln585_13 = xor i1 %icmp_ln585_13, true

]]></Node>
<StgValue><ssdm name="xor_ln585_13"/></StgValue>
</operation>

<operation id="1680" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:39  %and_ln585_26 = and i1 %and_ln581_13, %xor_ln585_13

]]></Node>
<StgValue><ssdm name="and_ln585_26"/></StgValue>
</operation>

<operation id="1681" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:40  %select_ln585_26 = select i1 %and_ln585_26, i12 %select_ln588_13, i12 %select_ln582_13

]]></Node>
<StgValue><ssdm name="select_ln585_26"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1682" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:20  %sext_ln581_13 = sext i12 %select_ln581_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_13"/></StgValue>
</operation>

<operation id="1683" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:24  %icmp_ln603_13 = icmp ult i12 %select_ln581_13, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_13"/></StgValue>
</operation>

<operation id="1684" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.1_ifconv:25  %zext_ln586_13 = zext i32 %sext_ln581_13 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_13"/></StgValue>
</operation>

<operation id="1685" st_id="74" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.1_ifconv:26  %ashr_ln586_13 = ashr i54 %select_ln570_13, %zext_ln586_13

]]></Node>
<StgValue><ssdm name="ashr_ln586_13"/></StgValue>
</operation>

<operation id="1686" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.1_ifconv:27  %trunc_ln586_13 = trunc i54 %ashr_ln586_13 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_13"/></StgValue>
</operation>

<operation id="1687" st_id="74" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:31  %shl_ln604_13 = shl i12 %trunc_ln583_13, %select_ln581_13

]]></Node>
<StgValue><ssdm name="shl_ln604_13"/></StgValue>
</operation>

<operation id="1688" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:41  %and_ln585_27 = and i1 %and_ln581_13, %icmp_ln585_13

]]></Node>
<StgValue><ssdm name="and_ln585_27"/></StgValue>
</operation>

<operation id="1689" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:42  %select_ln585_27 = select i1 %and_ln585_27, i12 %trunc_ln586_13, i12 %select_ln585_26

]]></Node>
<StgValue><ssdm name="select_ln585_27"/></StgValue>
</operation>

<operation id="1690" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:43  %or_ln581_13 = or i1 %or_ln582_13, %icmp_ln581_13

]]></Node>
<StgValue><ssdm name="or_ln581_13"/></StgValue>
</operation>

<operation id="1691" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:44  %xor_ln581_13 = xor i1 %or_ln581_13, true

]]></Node>
<StgValue><ssdm name="xor_ln581_13"/></StgValue>
</operation>

<operation id="1692" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.1_ifconv:45  %and_ln603_13 = and i1 %icmp_ln603_13, %xor_ln581_13

]]></Node>
<StgValue><ssdm name="and_ln603_13"/></StgValue>
</operation>

<operation id="1693" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.1_ifconv:46  %select_ln603_13 = select i1 %and_ln603_13, i12 %shl_ln604_13, i12 %select_ln585_27

]]></Node>
<StgValue><ssdm name="select_ln603_13"/></StgValue>
</operation>

<operation id="1694" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2.1_ifconv:47  br i1 %and_ln71_6, label %14, label %._crit_edge.0.2.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1695" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_14 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_14"/></StgValue>
</operation>

<operation id="1696" st_id="74" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_2_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %zext_ln73_14, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_0_2_2"/></StgValue>
</operation>

<operation id="1697" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_2_2)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1698" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.2.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1699" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.2.2_ifconv:0  %has_hit_0_0_2_2 = phi i1 [ %tmp_83, %14 ], [ false, %._crit_edge.0.2.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_2_2"/></StgValue>
</operation>

<operation id="1700" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:1  %zext_ln76_14 = zext i1 %has_hit_0_0_2_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_14"/></StgValue>
</operation>

<operation id="1701" st_id="75" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.2_ifconv:2  %v_assign_0_2_2 = uitofp i32 %zext_ln76_14 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1702" st_id="76" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.2_ifconv:2  %v_assign_0_2_2 = uitofp i32 %zext_ln76_14 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2_2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1703" st_id="77" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.2_ifconv:3  %d_assign_0_2_2 = fpext float %v_assign_0_2_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1704" st_id="78" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.2_ifconv:3  %d_assign_0_2_2 = fpext float %v_assign_0_2_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_2"/></StgValue>
</operation>

<operation id="1705" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.2_ifconv:4  %bitcast_ln696_28 = bitcast double %d_assign_0_2_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_28"/></StgValue>
</operation>

<operation id="1706" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.2_ifconv:5  %trunc_ln557_14 = trunc i64 %bitcast_ln696_28 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_14"/></StgValue>
</operation>

<operation id="1707" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.2_ifconv:6  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1708" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.2.2_ifconv:7  %p_Result_0_2_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_28, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_2"/></StgValue>
</operation>

<operation id="1709" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.2.2_ifconv:8  %zext_ln461_14 = zext i11 %p_Result_0_2_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_14"/></StgValue>
</operation>

<operation id="1710" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.2_ifconv:9  %trunc_ln565_14 = trunc i64 %bitcast_ln696_28 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_14"/></StgValue>
</operation>

<operation id="1711" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.2.2_ifconv:10  %tmp_28 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_14)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1712" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.2.2_ifconv:11  %zext_ln569_14 = zext i53 %tmp_28 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_14"/></StgValue>
</operation>

<operation id="1713" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.2_ifconv:12  %sub_ln461_14 = sub i54 0, %zext_ln569_14

]]></Node>
<StgValue><ssdm name="sub_ln461_14"/></StgValue>
</operation>

<operation id="1714" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.2.2_ifconv:13  %select_ln570_14 = select i1 %tmp_85, i54 %sub_ln461_14, i54 %zext_ln569_14

]]></Node>
<StgValue><ssdm name="select_ln570_14"/></StgValue>
</operation>

<operation id="1715" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.2.2_ifconv:14  %icmp_ln571_14 = icmp eq i63 %trunc_ln557_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_14"/></StgValue>
</operation>

<operation id="1716" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:15  %sub_ln575_14 = sub i12 1075, %zext_ln461_14

]]></Node>
<StgValue><ssdm name="sub_ln575_14"/></StgValue>
</operation>

<operation id="1717" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:16  %icmp_ln581_14 = icmp sgt i12 %sub_ln575_14, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_14"/></StgValue>
</operation>

<operation id="1718" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:17  %add_ln581_14 = add i12 -4, %sub_ln575_14

]]></Node>
<StgValue><ssdm name="add_ln581_14"/></StgValue>
</operation>

<operation id="1719" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:18  %sub_ln581_14 = sub i12 4, %sub_ln575_14

]]></Node>
<StgValue><ssdm name="sub_ln581_14"/></StgValue>
</operation>

<operation id="1720" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:19  %select_ln581_14 = select i1 %icmp_ln581_14, i12 %add_ln581_14, i12 %sub_ln581_14

]]></Node>
<StgValue><ssdm name="select_ln581_14"/></StgValue>
</operation>

<operation id="1721" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:21  %icmp_ln582_14 = icmp eq i12 %sub_ln575_14, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_14"/></StgValue>
</operation>

<operation id="1722" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.2_ifconv:22  %trunc_ln583_14 = trunc i54 %select_ln570_14 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_14"/></StgValue>
</operation>

<operation id="1723" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:23  %icmp_ln585_14 = icmp ult i12 %select_ln581_14, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_14"/></StgValue>
</operation>

<operation id="1724" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.2_ifconv:28  %bitcast_ln696_29 = bitcast float %v_assign_0_2_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_29"/></StgValue>
</operation>

<operation id="1725" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.2_ifconv:29  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1726" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:30  %select_ln588_14 = select i1 %tmp_87, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_14"/></StgValue>
</operation>

<operation id="1727" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:32  %xor_ln571_14 = xor i1 %icmp_ln571_14, true

]]></Node>
<StgValue><ssdm name="xor_ln571_14"/></StgValue>
</operation>

<operation id="1728" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:33  %and_ln582_14 = and i1 %icmp_ln582_14, %xor_ln571_14

]]></Node>
<StgValue><ssdm name="and_ln582_14"/></StgValue>
</operation>

<operation id="1729" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:34  %select_ln582_14 = select i1 %and_ln582_14, i12 %trunc_ln583_14, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_14"/></StgValue>
</operation>

<operation id="1730" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:35  %or_ln582_14 = or i1 %icmp_ln571_14, %icmp_ln582_14

]]></Node>
<StgValue><ssdm name="or_ln582_14"/></StgValue>
</operation>

<operation id="1731" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:36  %xor_ln582_14 = xor i1 %or_ln582_14, true

]]></Node>
<StgValue><ssdm name="xor_ln582_14"/></StgValue>
</operation>

<operation id="1732" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:37  %and_ln581_14 = and i1 %icmp_ln581_14, %xor_ln582_14

]]></Node>
<StgValue><ssdm name="and_ln581_14"/></StgValue>
</operation>

<operation id="1733" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:38  %xor_ln585_14 = xor i1 %icmp_ln585_14, true

]]></Node>
<StgValue><ssdm name="xor_ln585_14"/></StgValue>
</operation>

<operation id="1734" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:39  %and_ln585_28 = and i1 %and_ln581_14, %xor_ln585_14

]]></Node>
<StgValue><ssdm name="and_ln585_28"/></StgValue>
</operation>

<operation id="1735" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:40  %select_ln585_28 = select i1 %and_ln585_28, i12 %select_ln588_14, i12 %select_ln582_14

]]></Node>
<StgValue><ssdm name="select_ln585_28"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1736" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:20  %sext_ln581_14 = sext i12 %select_ln581_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_14"/></StgValue>
</operation>

<operation id="1737" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:24  %icmp_ln603_14 = icmp ult i12 %select_ln581_14, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_14"/></StgValue>
</operation>

<operation id="1738" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.2_ifconv:25  %zext_ln586_14 = zext i32 %sext_ln581_14 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_14"/></StgValue>
</operation>

<operation id="1739" st_id="79" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.2_ifconv:26  %ashr_ln586_14 = ashr i54 %select_ln570_14, %zext_ln586_14

]]></Node>
<StgValue><ssdm name="ashr_ln586_14"/></StgValue>
</operation>

<operation id="1740" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.2_ifconv:27  %trunc_ln586_14 = trunc i54 %ashr_ln586_14 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_14"/></StgValue>
</operation>

<operation id="1741" st_id="79" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:31  %shl_ln604_14 = shl i12 %trunc_ln583_14, %select_ln581_14

]]></Node>
<StgValue><ssdm name="shl_ln604_14"/></StgValue>
</operation>

<operation id="1742" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:41  %and_ln585_29 = and i1 %and_ln581_14, %icmp_ln585_14

]]></Node>
<StgValue><ssdm name="and_ln585_29"/></StgValue>
</operation>

<operation id="1743" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:42  %select_ln585_29 = select i1 %and_ln585_29, i12 %trunc_ln586_14, i12 %select_ln585_28

]]></Node>
<StgValue><ssdm name="select_ln585_29"/></StgValue>
</operation>

<operation id="1744" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:43  %or_ln581_14 = or i1 %or_ln582_14, %icmp_ln581_14

]]></Node>
<StgValue><ssdm name="or_ln581_14"/></StgValue>
</operation>

<operation id="1745" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:44  %xor_ln581_14 = xor i1 %or_ln581_14, true

]]></Node>
<StgValue><ssdm name="xor_ln581_14"/></StgValue>
</operation>

<operation id="1746" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.2_ifconv:45  %and_ln603_14 = and i1 %icmp_ln603_14, %xor_ln581_14

]]></Node>
<StgValue><ssdm name="and_ln603_14"/></StgValue>
</operation>

<operation id="1747" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.2_ifconv:46  %select_ln603_14 = select i1 %and_ln603_14, i12 %shl_ln604_14, i12 %select_ln585_29

]]></Node>
<StgValue><ssdm name="select_ln603_14"/></StgValue>
</operation>

<operation id="1748" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2.2_ifconv:47  br i1 %and_ln71_6, label %15, label %._crit_edge.0.2.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1749" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_15 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_15"/></StgValue>
</operation>

<operation id="1750" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_2_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %zext_ln73_15, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_0_2_3"/></StgValue>
</operation>

<operation id="1751" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_2_3)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1752" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.2.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1753" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.2.3_ifconv:0  %has_hit_0_0_2_3 = phi i1 [ %tmp_89, %15 ], [ false, %._crit_edge.0.2.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_2_3"/></StgValue>
</operation>

<operation id="1754" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:1  %zext_ln76_15 = zext i1 %has_hit_0_0_2_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_15"/></StgValue>
</operation>

<operation id="1755" st_id="80" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.3_ifconv:2  %v_assign_0_2_3 = uitofp i32 %zext_ln76_15 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1756" st_id="81" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.3_ifconv:2  %v_assign_0_2_3 = uitofp i32 %zext_ln76_15 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1757" st_id="82" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.3_ifconv:3  %d_assign_0_2_3 = fpext float %v_assign_0_2_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_3"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1758" st_id="83" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.3_ifconv:3  %d_assign_0_2_3 = fpext float %v_assign_0_2_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_3"/></StgValue>
</operation>

<operation id="1759" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.3_ifconv:4  %bitcast_ln696_30 = bitcast double %d_assign_0_2_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_30"/></StgValue>
</operation>

<operation id="1760" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.3_ifconv:5  %trunc_ln557_15 = trunc i64 %bitcast_ln696_30 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_15"/></StgValue>
</operation>

<operation id="1761" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.3_ifconv:6  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_30, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1762" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.2.3_ifconv:7  %p_Result_0_2_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_30, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_3"/></StgValue>
</operation>

<operation id="1763" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.2.3_ifconv:8  %zext_ln461_15 = zext i11 %p_Result_0_2_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_15"/></StgValue>
</operation>

<operation id="1764" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.3_ifconv:9  %trunc_ln565_15 = trunc i64 %bitcast_ln696_30 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_15"/></StgValue>
</operation>

<operation id="1765" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.2.3_ifconv:10  %tmp_30 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_15)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1766" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.2.3_ifconv:11  %zext_ln569_15 = zext i53 %tmp_30 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_15"/></StgValue>
</operation>

<operation id="1767" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.3_ifconv:12  %sub_ln461_15 = sub i54 0, %zext_ln569_15

]]></Node>
<StgValue><ssdm name="sub_ln461_15"/></StgValue>
</operation>

<operation id="1768" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.2.3_ifconv:13  %select_ln570_15 = select i1 %tmp_91, i54 %sub_ln461_15, i54 %zext_ln569_15

]]></Node>
<StgValue><ssdm name="select_ln570_15"/></StgValue>
</operation>

<operation id="1769" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.2.3_ifconv:14  %icmp_ln571_15 = icmp eq i63 %trunc_ln557_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_15"/></StgValue>
</operation>

<operation id="1770" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:15  %sub_ln575_15 = sub i12 1075, %zext_ln461_15

]]></Node>
<StgValue><ssdm name="sub_ln575_15"/></StgValue>
</operation>

<operation id="1771" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:16  %icmp_ln581_15 = icmp sgt i12 %sub_ln575_15, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_15"/></StgValue>
</operation>

<operation id="1772" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:17  %add_ln581_15 = add i12 -4, %sub_ln575_15

]]></Node>
<StgValue><ssdm name="add_ln581_15"/></StgValue>
</operation>

<operation id="1773" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:18  %sub_ln581_15 = sub i12 4, %sub_ln575_15

]]></Node>
<StgValue><ssdm name="sub_ln581_15"/></StgValue>
</operation>

<operation id="1774" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:19  %select_ln581_15 = select i1 %icmp_ln581_15, i12 %add_ln581_15, i12 %sub_ln581_15

]]></Node>
<StgValue><ssdm name="select_ln581_15"/></StgValue>
</operation>

<operation id="1775" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:21  %icmp_ln582_15 = icmp eq i12 %sub_ln575_15, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_15"/></StgValue>
</operation>

<operation id="1776" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.3_ifconv:22  %trunc_ln583_15 = trunc i54 %select_ln570_15 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_15"/></StgValue>
</operation>

<operation id="1777" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:23  %icmp_ln585_15 = icmp ult i12 %select_ln581_15, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_15"/></StgValue>
</operation>

<operation id="1778" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.3_ifconv:28  %bitcast_ln696_31 = bitcast float %v_assign_0_2_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_31"/></StgValue>
</operation>

<operation id="1779" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.3_ifconv:29  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_31, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1780" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:30  %select_ln588_15 = select i1 %tmp_93, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_15"/></StgValue>
</operation>

<operation id="1781" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:32  %xor_ln571_15 = xor i1 %icmp_ln571_15, true

]]></Node>
<StgValue><ssdm name="xor_ln571_15"/></StgValue>
</operation>

<operation id="1782" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:33  %and_ln582_15 = and i1 %icmp_ln582_15, %xor_ln571_15

]]></Node>
<StgValue><ssdm name="and_ln582_15"/></StgValue>
</operation>

<operation id="1783" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:34  %select_ln582_15 = select i1 %and_ln582_15, i12 %trunc_ln583_15, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_15"/></StgValue>
</operation>

<operation id="1784" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:35  %or_ln582_15 = or i1 %icmp_ln571_15, %icmp_ln582_15

]]></Node>
<StgValue><ssdm name="or_ln582_15"/></StgValue>
</operation>

<operation id="1785" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:36  %xor_ln582_15 = xor i1 %or_ln582_15, true

]]></Node>
<StgValue><ssdm name="xor_ln582_15"/></StgValue>
</operation>

<operation id="1786" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:37  %and_ln581_15 = and i1 %icmp_ln581_15, %xor_ln582_15

]]></Node>
<StgValue><ssdm name="and_ln581_15"/></StgValue>
</operation>

<operation id="1787" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:38  %xor_ln585_15 = xor i1 %icmp_ln585_15, true

]]></Node>
<StgValue><ssdm name="xor_ln585_15"/></StgValue>
</operation>

<operation id="1788" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:39  %and_ln585_30 = and i1 %and_ln581_15, %xor_ln585_15

]]></Node>
<StgValue><ssdm name="and_ln585_30"/></StgValue>
</operation>

<operation id="1789" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:40  %select_ln585_30 = select i1 %and_ln585_30, i12 %select_ln588_15, i12 %select_ln582_15

]]></Node>
<StgValue><ssdm name="select_ln585_30"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1790" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:20  %sext_ln581_15 = sext i12 %select_ln581_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_15"/></StgValue>
</operation>

<operation id="1791" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:24  %icmp_ln603_15 = icmp ult i12 %select_ln581_15, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_15"/></StgValue>
</operation>

<operation id="1792" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.3_ifconv:25  %zext_ln586_15 = zext i32 %sext_ln581_15 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_15"/></StgValue>
</operation>

<operation id="1793" st_id="84" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.3_ifconv:26  %ashr_ln586_15 = ashr i54 %select_ln570_15, %zext_ln586_15

]]></Node>
<StgValue><ssdm name="ashr_ln586_15"/></StgValue>
</operation>

<operation id="1794" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.3_ifconv:27  %trunc_ln586_15 = trunc i54 %ashr_ln586_15 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_15"/></StgValue>
</operation>

<operation id="1795" st_id="84" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:31  %shl_ln604_15 = shl i12 %trunc_ln583_15, %select_ln581_15

]]></Node>
<StgValue><ssdm name="shl_ln604_15"/></StgValue>
</operation>

<operation id="1796" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:41  %and_ln585_31 = and i1 %and_ln581_15, %icmp_ln585_15

]]></Node>
<StgValue><ssdm name="and_ln585_31"/></StgValue>
</operation>

<operation id="1797" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:42  %select_ln585_31 = select i1 %and_ln585_31, i12 %trunc_ln586_15, i12 %select_ln585_30

]]></Node>
<StgValue><ssdm name="select_ln585_31"/></StgValue>
</operation>

<operation id="1798" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:43  %or_ln581_15 = or i1 %or_ln582_15, %icmp_ln581_15

]]></Node>
<StgValue><ssdm name="or_ln581_15"/></StgValue>
</operation>

<operation id="1799" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:44  %xor_ln581_15 = xor i1 %or_ln581_15, true

]]></Node>
<StgValue><ssdm name="xor_ln581_15"/></StgValue>
</operation>

<operation id="1800" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.3_ifconv:45  %and_ln603_15 = and i1 %icmp_ln603_15, %xor_ln581_15

]]></Node>
<StgValue><ssdm name="and_ln603_15"/></StgValue>
</operation>

<operation id="1801" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.3_ifconv:46  %select_ln603_15 = select i1 %and_ln603_15, i12 %shl_ln604_15, i12 %select_ln585_31

]]></Node>
<StgValue><ssdm name="select_ln603_15"/></StgValue>
</operation>

<operation id="1802" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2.3_ifconv:47  br i1 %and_ln71_6, label %16, label %._crit_edge.0.2.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1803" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_16 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_16"/></StgValue>
</operation>

<operation id="1804" st_id="84" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_2_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %zext_ln73_16, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_0_2_4"/></StgValue>
</operation>

<operation id="1805" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_2_4)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1806" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.2.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1807" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.2.4_ifconv:0  %has_hit_0_0_2_4 = phi i1 [ %tmp_95, %16 ], [ false, %._crit_edge.0.2.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_2_4"/></StgValue>
</operation>

<operation id="1808" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:1  %zext_ln76_16 = zext i1 %has_hit_0_0_2_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_16"/></StgValue>
</operation>

<operation id="1809" st_id="85" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.4_ifconv:2  %v_assign_0_2_4 = uitofp i32 %zext_ln76_16 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2_4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1810" st_id="86" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.4_ifconv:2  %v_assign_0_2_4 = uitofp i32 %zext_ln76_16 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2_4"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1811" st_id="87" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.4_ifconv:3  %d_assign_0_2_4 = fpext float %v_assign_0_2_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1812" st_id="88" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.4_ifconv:3  %d_assign_0_2_4 = fpext float %v_assign_0_2_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_4"/></StgValue>
</operation>

<operation id="1813" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.4_ifconv:4  %bitcast_ln696_32 = bitcast double %d_assign_0_2_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_32"/></StgValue>
</operation>

<operation id="1814" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.4_ifconv:5  %trunc_ln557_16 = trunc i64 %bitcast_ln696_32 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_16"/></StgValue>
</operation>

<operation id="1815" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.4_ifconv:6  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1816" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.2.4_ifconv:7  %p_Result_0_2_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_32, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_4"/></StgValue>
</operation>

<operation id="1817" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.2.4_ifconv:8  %zext_ln461_16 = zext i11 %p_Result_0_2_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_16"/></StgValue>
</operation>

<operation id="1818" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.4_ifconv:9  %trunc_ln565_16 = trunc i64 %bitcast_ln696_32 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_16"/></StgValue>
</operation>

<operation id="1819" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.2.4_ifconv:10  %tmp_32 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_16)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1820" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.2.4_ifconv:11  %zext_ln569_16 = zext i53 %tmp_32 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_16"/></StgValue>
</operation>

<operation id="1821" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.4_ifconv:12  %sub_ln461_16 = sub i54 0, %zext_ln569_16

]]></Node>
<StgValue><ssdm name="sub_ln461_16"/></StgValue>
</operation>

<operation id="1822" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.2.4_ifconv:13  %select_ln570_16 = select i1 %tmp_97, i54 %sub_ln461_16, i54 %zext_ln569_16

]]></Node>
<StgValue><ssdm name="select_ln570_16"/></StgValue>
</operation>

<operation id="1823" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.2.4_ifconv:14  %icmp_ln571_16 = icmp eq i63 %trunc_ln557_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_16"/></StgValue>
</operation>

<operation id="1824" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:15  %sub_ln575_16 = sub i12 1075, %zext_ln461_16

]]></Node>
<StgValue><ssdm name="sub_ln575_16"/></StgValue>
</operation>

<operation id="1825" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:16  %icmp_ln581_16 = icmp sgt i12 %sub_ln575_16, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_16"/></StgValue>
</operation>

<operation id="1826" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:17  %add_ln581_16 = add i12 -4, %sub_ln575_16

]]></Node>
<StgValue><ssdm name="add_ln581_16"/></StgValue>
</operation>

<operation id="1827" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:18  %sub_ln581_16 = sub i12 4, %sub_ln575_16

]]></Node>
<StgValue><ssdm name="sub_ln581_16"/></StgValue>
</operation>

<operation id="1828" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:19  %select_ln581_16 = select i1 %icmp_ln581_16, i12 %add_ln581_16, i12 %sub_ln581_16

]]></Node>
<StgValue><ssdm name="select_ln581_16"/></StgValue>
</operation>

<operation id="1829" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:21  %icmp_ln582_16 = icmp eq i12 %sub_ln575_16, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_16"/></StgValue>
</operation>

<operation id="1830" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.4_ifconv:22  %trunc_ln583_16 = trunc i54 %select_ln570_16 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_16"/></StgValue>
</operation>

<operation id="1831" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:23  %icmp_ln585_16 = icmp ult i12 %select_ln581_16, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_16"/></StgValue>
</operation>

<operation id="1832" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.4_ifconv:28  %bitcast_ln696_33 = bitcast float %v_assign_0_2_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_33"/></StgValue>
</operation>

<operation id="1833" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.4_ifconv:29  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_33, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1834" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:30  %select_ln588_16 = select i1 %tmp_99, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_16"/></StgValue>
</operation>

<operation id="1835" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:32  %xor_ln571_16 = xor i1 %icmp_ln571_16, true

]]></Node>
<StgValue><ssdm name="xor_ln571_16"/></StgValue>
</operation>

<operation id="1836" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:33  %and_ln582_16 = and i1 %icmp_ln582_16, %xor_ln571_16

]]></Node>
<StgValue><ssdm name="and_ln582_16"/></StgValue>
</operation>

<operation id="1837" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:34  %select_ln582_16 = select i1 %and_ln582_16, i12 %trunc_ln583_16, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_16"/></StgValue>
</operation>

<operation id="1838" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:35  %or_ln582_16 = or i1 %icmp_ln571_16, %icmp_ln582_16

]]></Node>
<StgValue><ssdm name="or_ln582_16"/></StgValue>
</operation>

<operation id="1839" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:36  %xor_ln582_16 = xor i1 %or_ln582_16, true

]]></Node>
<StgValue><ssdm name="xor_ln582_16"/></StgValue>
</operation>

<operation id="1840" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:37  %and_ln581_16 = and i1 %icmp_ln581_16, %xor_ln582_16

]]></Node>
<StgValue><ssdm name="and_ln581_16"/></StgValue>
</operation>

<operation id="1841" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:38  %xor_ln585_16 = xor i1 %icmp_ln585_16, true

]]></Node>
<StgValue><ssdm name="xor_ln585_16"/></StgValue>
</operation>

<operation id="1842" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:39  %and_ln585_32 = and i1 %and_ln581_16, %xor_ln585_16

]]></Node>
<StgValue><ssdm name="and_ln585_32"/></StgValue>
</operation>

<operation id="1843" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:40  %select_ln585_32 = select i1 %and_ln585_32, i12 %select_ln588_16, i12 %select_ln582_16

]]></Node>
<StgValue><ssdm name="select_ln585_32"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1844" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:20  %sext_ln581_16 = sext i12 %select_ln581_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_16"/></StgValue>
</operation>

<operation id="1845" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:24  %icmp_ln603_16 = icmp ult i12 %select_ln581_16, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_16"/></StgValue>
</operation>

<operation id="1846" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.4_ifconv:25  %zext_ln586_16 = zext i32 %sext_ln581_16 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_16"/></StgValue>
</operation>

<operation id="1847" st_id="89" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.4_ifconv:26  %ashr_ln586_16 = ashr i54 %select_ln570_16, %zext_ln586_16

]]></Node>
<StgValue><ssdm name="ashr_ln586_16"/></StgValue>
</operation>

<operation id="1848" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.4_ifconv:27  %trunc_ln586_16 = trunc i54 %ashr_ln586_16 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_16"/></StgValue>
</operation>

<operation id="1849" st_id="89" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:31  %shl_ln604_16 = shl i12 %trunc_ln583_16, %select_ln581_16

]]></Node>
<StgValue><ssdm name="shl_ln604_16"/></StgValue>
</operation>

<operation id="1850" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:41  %and_ln585_33 = and i1 %and_ln581_16, %icmp_ln585_16

]]></Node>
<StgValue><ssdm name="and_ln585_33"/></StgValue>
</operation>

<operation id="1851" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:42  %select_ln585_33 = select i1 %and_ln585_33, i12 %trunc_ln586_16, i12 %select_ln585_32

]]></Node>
<StgValue><ssdm name="select_ln585_33"/></StgValue>
</operation>

<operation id="1852" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:43  %or_ln581_16 = or i1 %or_ln582_16, %icmp_ln581_16

]]></Node>
<StgValue><ssdm name="or_ln581_16"/></StgValue>
</operation>

<operation id="1853" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:44  %xor_ln581_16 = xor i1 %or_ln581_16, true

]]></Node>
<StgValue><ssdm name="xor_ln581_16"/></StgValue>
</operation>

<operation id="1854" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.4_ifconv:45  %and_ln603_16 = and i1 %icmp_ln603_16, %xor_ln581_16

]]></Node>
<StgValue><ssdm name="and_ln603_16"/></StgValue>
</operation>

<operation id="1855" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.4_ifconv:46  %select_ln603_16 = select i1 %and_ln603_16, i12 %shl_ln604_16, i12 %select_ln585_33

]]></Node>
<StgValue><ssdm name="select_ln603_16"/></StgValue>
</operation>

<operation id="1856" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2.4_ifconv:47  br i1 %and_ln71_6, label %17, label %._crit_edge.0.2.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1857" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_17 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_17"/></StgValue>
</operation>

<operation id="1858" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_2_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %zext_ln73_17, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_0_2_5"/></StgValue>
</operation>

<operation id="1859" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_2_5)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1860" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.2.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1861" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.2.5_ifconv:0  %has_hit_0_0_2_5 = phi i1 [ %tmp_101, %17 ], [ false, %._crit_edge.0.2.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_2_5"/></StgValue>
</operation>

<operation id="1862" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:1  %zext_ln76_17 = zext i1 %has_hit_0_0_2_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_17"/></StgValue>
</operation>

<operation id="1863" st_id="90" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.5_ifconv:2  %v_assign_0_2_5 = uitofp i32 %zext_ln76_17 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2_5"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1864" st_id="91" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.5_ifconv:2  %v_assign_0_2_5 = uitofp i32 %zext_ln76_17 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_2_5"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1865" st_id="92" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.5_ifconv:3  %d_assign_0_2_5 = fpext float %v_assign_0_2_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_5"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1866" st_id="93" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.5_ifconv:3  %d_assign_0_2_5 = fpext float %v_assign_0_2_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_5"/></StgValue>
</operation>

<operation id="1867" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.5_ifconv:4  %bitcast_ln696_34 = bitcast double %d_assign_0_2_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_34"/></StgValue>
</operation>

<operation id="1868" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.5_ifconv:5  %trunc_ln557_17 = trunc i64 %bitcast_ln696_34 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_17"/></StgValue>
</operation>

<operation id="1869" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.5_ifconv:6  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_34, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1870" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.2.5_ifconv:7  %p_Result_0_2_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_34, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_5"/></StgValue>
</operation>

<operation id="1871" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.2.5_ifconv:8  %zext_ln461_17 = zext i11 %p_Result_0_2_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_17"/></StgValue>
</operation>

<operation id="1872" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.2.5_ifconv:9  %trunc_ln565_17 = trunc i64 %bitcast_ln696_34 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_17"/></StgValue>
</operation>

<operation id="1873" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.2.5_ifconv:10  %tmp_34 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_17)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1874" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.2.5_ifconv:11  %zext_ln569_17 = zext i53 %tmp_34 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_17"/></StgValue>
</operation>

<operation id="1875" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.5_ifconv:12  %sub_ln461_17 = sub i54 0, %zext_ln569_17

]]></Node>
<StgValue><ssdm name="sub_ln461_17"/></StgValue>
</operation>

<operation id="1876" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.2.5_ifconv:13  %select_ln570_17 = select i1 %tmp_103, i54 %sub_ln461_17, i54 %zext_ln569_17

]]></Node>
<StgValue><ssdm name="select_ln570_17"/></StgValue>
</operation>

<operation id="1877" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.2.5_ifconv:14  %icmp_ln571_17 = icmp eq i63 %trunc_ln557_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_17"/></StgValue>
</operation>

<operation id="1878" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:15  %sub_ln575_17 = sub i12 1075, %zext_ln461_17

]]></Node>
<StgValue><ssdm name="sub_ln575_17"/></StgValue>
</operation>

<operation id="1879" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:16  %icmp_ln581_17 = icmp sgt i12 %sub_ln575_17, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_17"/></StgValue>
</operation>

<operation id="1880" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:17  %add_ln581_17 = add i12 -4, %sub_ln575_17

]]></Node>
<StgValue><ssdm name="add_ln581_17"/></StgValue>
</operation>

<operation id="1881" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:18  %sub_ln581_17 = sub i12 4, %sub_ln575_17

]]></Node>
<StgValue><ssdm name="sub_ln581_17"/></StgValue>
</operation>

<operation id="1882" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:19  %select_ln581_17 = select i1 %icmp_ln581_17, i12 %add_ln581_17, i12 %sub_ln581_17

]]></Node>
<StgValue><ssdm name="select_ln581_17"/></StgValue>
</operation>

<operation id="1883" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:21  %icmp_ln582_17 = icmp eq i12 %sub_ln575_17, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_17"/></StgValue>
</operation>

<operation id="1884" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.5_ifconv:22  %trunc_ln583_17 = trunc i54 %select_ln570_17 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_17"/></StgValue>
</operation>

<operation id="1885" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:23  %icmp_ln585_17 = icmp ult i12 %select_ln581_17, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_17"/></StgValue>
</operation>

<operation id="1886" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:24  %icmp_ln603_17 = icmp ult i12 %select_ln581_17, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_17"/></StgValue>
</operation>

<operation id="1887" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.5_ifconv:28  %bitcast_ln696_35 = bitcast float %v_assign_0_2_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_35"/></StgValue>
</operation>

<operation id="1888" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.2.5_ifconv:29  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_35, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1889" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:30  %select_ln588_17 = select i1 %tmp_105, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_17"/></StgValue>
</operation>

<operation id="1890" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:32  %xor_ln571_17 = xor i1 %icmp_ln571_17, true

]]></Node>
<StgValue><ssdm name="xor_ln571_17"/></StgValue>
</operation>

<operation id="1891" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:33  %and_ln582_17 = and i1 %icmp_ln582_17, %xor_ln571_17

]]></Node>
<StgValue><ssdm name="and_ln582_17"/></StgValue>
</operation>

<operation id="1892" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:34  %select_ln582_17 = select i1 %and_ln582_17, i12 %trunc_ln583_17, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_17"/></StgValue>
</operation>

<operation id="1893" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:35  %or_ln582_17 = or i1 %icmp_ln571_17, %icmp_ln582_17

]]></Node>
<StgValue><ssdm name="or_ln582_17"/></StgValue>
</operation>

<operation id="1894" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:36  %xor_ln582_17 = xor i1 %or_ln582_17, true

]]></Node>
<StgValue><ssdm name="xor_ln582_17"/></StgValue>
</operation>

<operation id="1895" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:37  %and_ln581_17 = and i1 %icmp_ln581_17, %xor_ln582_17

]]></Node>
<StgValue><ssdm name="and_ln581_17"/></StgValue>
</operation>

<operation id="1896" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:38  %xor_ln585_17 = xor i1 %icmp_ln585_17, true

]]></Node>
<StgValue><ssdm name="xor_ln585_17"/></StgValue>
</operation>

<operation id="1897" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:39  %and_ln585_34 = and i1 %and_ln581_17, %xor_ln585_17

]]></Node>
<StgValue><ssdm name="and_ln585_34"/></StgValue>
</operation>

<operation id="1898" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:40  %select_ln585_34 = select i1 %and_ln585_34, i12 %select_ln588_17, i12 %select_ln582_17

]]></Node>
<StgValue><ssdm name="select_ln585_34"/></StgValue>
</operation>

<operation id="1899" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:43  %or_ln581_17 = or i1 %or_ln582_17, %icmp_ln581_17

]]></Node>
<StgValue><ssdm name="or_ln581_17"/></StgValue>
</operation>

<operation id="1900" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:44  %xor_ln581_17 = xor i1 %or_ln581_17, true

]]></Node>
<StgValue><ssdm name="xor_ln581_17"/></StgValue>
</operation>

<operation id="1901" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:45  %and_ln603_17 = and i1 %icmp_ln603_17, %xor_ln581_17

]]></Node>
<StgValue><ssdm name="and_ln603_17"/></StgValue>
</operation>

<operation id="1902" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.2.5_ifconv:47  %add_ln68_3 = add i11 -1, %extLd_cast

]]></Node>
<StgValue><ssdm name="add_ln68_3"/></StgValue>
</operation>

<operation id="1903" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.2.5_ifconv:48  %icmp_ln71_8 = icmp sgt i11 %add_ln68_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_8"/></StgValue>
</operation>

<operation id="1904" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.2.5_ifconv:49  %icmp_ln71_9 = icmp slt i11 %add_ln68_3, 385

]]></Node>
<StgValue><ssdm name="icmp_ln71_9"/></StgValue>
</operation>

<operation id="1905" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:50  %and_ln71_7 = and i1 %icmp_ln71_8, %icmp_ln71_9

]]></Node>
<StgValue><ssdm name="and_ln71_7"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1906" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:20  %sext_ln581_17 = sext i12 %select_ln581_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_17"/></StgValue>
</operation>

<operation id="1907" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.2.5_ifconv:25  %zext_ln586_17 = zext i32 %sext_ln581_17 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_17"/></StgValue>
</operation>

<operation id="1908" st_id="94" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.2.5_ifconv:26  %ashr_ln586_17 = ashr i54 %select_ln570_17, %zext_ln586_17

]]></Node>
<StgValue><ssdm name="ashr_ln586_17"/></StgValue>
</operation>

<operation id="1909" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.2.5_ifconv:27  %trunc_ln586_17 = trunc i54 %ashr_ln586_17 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_17"/></StgValue>
</operation>

<operation id="1910" st_id="94" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:31  %shl_ln604_17 = shl i12 %trunc_ln583_17, %select_ln581_17

]]></Node>
<StgValue><ssdm name="shl_ln604_17"/></StgValue>
</operation>

<operation id="1911" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:41  %and_ln585_35 = and i1 %and_ln581_17, %icmp_ln585_17

]]></Node>
<StgValue><ssdm name="and_ln585_35"/></StgValue>
</operation>

<operation id="1912" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:42  %select_ln585_35 = select i1 %and_ln585_35, i12 %trunc_ln586_17, i12 %select_ln585_34

]]></Node>
<StgValue><ssdm name="select_ln585_35"/></StgValue>
</operation>

<operation id="1913" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.2.5_ifconv:46  %select_ln603_17 = select i1 %and_ln603_17, i12 %shl_ln604_17, i12 %select_ln585_35

]]></Node>
<StgValue><ssdm name="select_ln603_17"/></StgValue>
</operation>

<operation id="1914" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2.5_ifconv:51  %and_ln71_8 = and i1 %and_ln71_7, %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_8"/></StgValue>
</operation>

<operation id="1915" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2.5_ifconv:52  br i1 %and_ln71_8, label %18, label %._crit_edge.0.3.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1916" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_18 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_18"/></StgValue>
</operation>

<operation id="1917" st_id="94" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_3 = call fastcc i16 @get3DImageIndex(i4 1, i11 %zext_ln73_18, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_0_3"/></StgValue>
</operation>

<operation id="1918" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_3)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1919" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.3.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1920" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.3.0_ifconv:0  %has_hit_0_0_3_0 = phi i1 [ %tmp_107, %18 ], [ false, %._crit_edge.0.2.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_3_0"/></StgValue>
</operation>

<operation id="1921" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:1  %zext_ln76_18 = zext i1 %has_hit_0_0_3_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_18"/></StgValue>
</operation>

<operation id="1922" st_id="95" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.0_ifconv:2  %v_assign_0_3 = uitofp i32 %zext_ln76_18 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1923" st_id="96" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.0_ifconv:2  %v_assign_0_3 = uitofp i32 %zext_ln76_18 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1924" st_id="97" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.0_ifconv:3  %d_assign_0_3 = fpext float %v_assign_0_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1925" st_id="98" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.0_ifconv:3  %d_assign_0_3 = fpext float %v_assign_0_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3"/></StgValue>
</operation>

<operation id="1926" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.0_ifconv:4  %bitcast_ln696_36 = bitcast double %d_assign_0_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_36"/></StgValue>
</operation>

<operation id="1927" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.0_ifconv:5  %trunc_ln557_18 = trunc i64 %bitcast_ln696_36 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_18"/></StgValue>
</operation>

<operation id="1928" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.0_ifconv:6  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_36, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1929" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.3.0_ifconv:7  %p_Result_0_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_36, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_3"/></StgValue>
</operation>

<operation id="1930" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.3.0_ifconv:8  %zext_ln461_18 = zext i11 %p_Result_0_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_18"/></StgValue>
</operation>

<operation id="1931" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.0_ifconv:9  %trunc_ln565_18 = trunc i64 %bitcast_ln696_36 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_18"/></StgValue>
</operation>

<operation id="1932" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.3.0_ifconv:10  %tmp_36 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_18)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1933" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.3.0_ifconv:11  %zext_ln569_18 = zext i53 %tmp_36 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_18"/></StgValue>
</operation>

<operation id="1934" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.0_ifconv:12  %sub_ln461_18 = sub i54 0, %zext_ln569_18

]]></Node>
<StgValue><ssdm name="sub_ln461_18"/></StgValue>
</operation>

<operation id="1935" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.3.0_ifconv:13  %select_ln570_18 = select i1 %tmp_109, i54 %sub_ln461_18, i54 %zext_ln569_18

]]></Node>
<StgValue><ssdm name="select_ln570_18"/></StgValue>
</operation>

<operation id="1936" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.3.0_ifconv:14  %icmp_ln571_18 = icmp eq i63 %trunc_ln557_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_18"/></StgValue>
</operation>

<operation id="1937" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:15  %sub_ln575_18 = sub i12 1075, %zext_ln461_18

]]></Node>
<StgValue><ssdm name="sub_ln575_18"/></StgValue>
</operation>

<operation id="1938" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:16  %icmp_ln581_18 = icmp sgt i12 %sub_ln575_18, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_18"/></StgValue>
</operation>

<operation id="1939" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:17  %add_ln581_18 = add i12 -4, %sub_ln575_18

]]></Node>
<StgValue><ssdm name="add_ln581_18"/></StgValue>
</operation>

<operation id="1940" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:18  %sub_ln581_18 = sub i12 4, %sub_ln575_18

]]></Node>
<StgValue><ssdm name="sub_ln581_18"/></StgValue>
</operation>

<operation id="1941" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:19  %select_ln581_18 = select i1 %icmp_ln581_18, i12 %add_ln581_18, i12 %sub_ln581_18

]]></Node>
<StgValue><ssdm name="select_ln581_18"/></StgValue>
</operation>

<operation id="1942" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:21  %icmp_ln582_18 = icmp eq i12 %sub_ln575_18, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_18"/></StgValue>
</operation>

<operation id="1943" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.0_ifconv:22  %trunc_ln583_18 = trunc i54 %select_ln570_18 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_18"/></StgValue>
</operation>

<operation id="1944" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:23  %icmp_ln585_18 = icmp ult i12 %select_ln581_18, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_18"/></StgValue>
</operation>

<operation id="1945" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.0_ifconv:28  %bitcast_ln696_37 = bitcast float %v_assign_0_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_37"/></StgValue>
</operation>

<operation id="1946" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.0_ifconv:29  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_37, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1947" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:30  %select_ln588_18 = select i1 %tmp_111, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_18"/></StgValue>
</operation>

<operation id="1948" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:32  %xor_ln571_18 = xor i1 %icmp_ln571_18, true

]]></Node>
<StgValue><ssdm name="xor_ln571_18"/></StgValue>
</operation>

<operation id="1949" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:33  %and_ln582_18 = and i1 %icmp_ln582_18, %xor_ln571_18

]]></Node>
<StgValue><ssdm name="and_ln582_18"/></StgValue>
</operation>

<operation id="1950" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:34  %select_ln582_18 = select i1 %and_ln582_18, i12 %trunc_ln583_18, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_18"/></StgValue>
</operation>

<operation id="1951" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:35  %or_ln582_18 = or i1 %icmp_ln571_18, %icmp_ln582_18

]]></Node>
<StgValue><ssdm name="or_ln582_18"/></StgValue>
</operation>

<operation id="1952" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:36  %xor_ln582_18 = xor i1 %or_ln582_18, true

]]></Node>
<StgValue><ssdm name="xor_ln582_18"/></StgValue>
</operation>

<operation id="1953" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:37  %and_ln581_18 = and i1 %icmp_ln581_18, %xor_ln582_18

]]></Node>
<StgValue><ssdm name="and_ln581_18"/></StgValue>
</operation>

<operation id="1954" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:38  %xor_ln585_18 = xor i1 %icmp_ln585_18, true

]]></Node>
<StgValue><ssdm name="xor_ln585_18"/></StgValue>
</operation>

<operation id="1955" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:39  %and_ln585_36 = and i1 %and_ln581_18, %xor_ln585_18

]]></Node>
<StgValue><ssdm name="and_ln585_36"/></StgValue>
</operation>

<operation id="1956" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:40  %select_ln585_36 = select i1 %and_ln585_36, i12 %select_ln588_18, i12 %select_ln582_18

]]></Node>
<StgValue><ssdm name="select_ln585_36"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1957" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:20  %sext_ln581_18 = sext i12 %select_ln581_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_18"/></StgValue>
</operation>

<operation id="1958" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:24  %icmp_ln603_18 = icmp ult i12 %select_ln581_18, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_18"/></StgValue>
</operation>

<operation id="1959" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.0_ifconv:25  %zext_ln586_18 = zext i32 %sext_ln581_18 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_18"/></StgValue>
</operation>

<operation id="1960" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.0_ifconv:26  %ashr_ln586_18 = ashr i54 %select_ln570_18, %zext_ln586_18

]]></Node>
<StgValue><ssdm name="ashr_ln586_18"/></StgValue>
</operation>

<operation id="1961" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.0_ifconv:27  %trunc_ln586_18 = trunc i54 %ashr_ln586_18 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_18"/></StgValue>
</operation>

<operation id="1962" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:31  %shl_ln604_18 = shl i12 %trunc_ln583_18, %select_ln581_18

]]></Node>
<StgValue><ssdm name="shl_ln604_18"/></StgValue>
</operation>

<operation id="1963" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:41  %and_ln585_37 = and i1 %and_ln581_18, %icmp_ln585_18

]]></Node>
<StgValue><ssdm name="and_ln585_37"/></StgValue>
</operation>

<operation id="1964" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:42  %select_ln585_37 = select i1 %and_ln585_37, i12 %trunc_ln586_18, i12 %select_ln585_36

]]></Node>
<StgValue><ssdm name="select_ln585_37"/></StgValue>
</operation>

<operation id="1965" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:43  %or_ln581_18 = or i1 %or_ln582_18, %icmp_ln581_18

]]></Node>
<StgValue><ssdm name="or_ln581_18"/></StgValue>
</operation>

<operation id="1966" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:44  %xor_ln581_18 = xor i1 %or_ln581_18, true

]]></Node>
<StgValue><ssdm name="xor_ln581_18"/></StgValue>
</operation>

<operation id="1967" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.0_ifconv:45  %and_ln603_18 = and i1 %icmp_ln603_18, %xor_ln581_18

]]></Node>
<StgValue><ssdm name="and_ln603_18"/></StgValue>
</operation>

<operation id="1968" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.0_ifconv:46  %select_ln603_18 = select i1 %and_ln603_18, i12 %shl_ln604_18, i12 %select_ln585_37

]]></Node>
<StgValue><ssdm name="select_ln603_18"/></StgValue>
</operation>

<operation id="1969" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.3.0_ifconv:47  br i1 %and_ln71_8, label %19, label %._crit_edge.0.3.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1970" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_19 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_19"/></StgValue>
</operation>

<operation id="1971" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_3_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %zext_ln73_19, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_0_3_1"/></StgValue>
</operation>

<operation id="1972" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_3_1)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1973" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.3.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1974" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.3.1_ifconv:0  %has_hit_0_0_3_1 = phi i1 [ %tmp_113, %19 ], [ false, %._crit_edge.0.3.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_3_1"/></StgValue>
</operation>

<operation id="1975" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:1  %zext_ln76_19 = zext i1 %has_hit_0_0_3_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_19"/></StgValue>
</operation>

<operation id="1976" st_id="100" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.1_ifconv:2  %v_assign_0_3_1 = uitofp i32 %zext_ln76_19 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1977" st_id="101" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.1_ifconv:2  %v_assign_0_3_1 = uitofp i32 %zext_ln76_19 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1978" st_id="102" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.1_ifconv:3  %d_assign_0_3_1 = fpext float %v_assign_0_3_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1979" st_id="103" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.1_ifconv:3  %d_assign_0_3_1 = fpext float %v_assign_0_3_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3_1"/></StgValue>
</operation>

<operation id="1980" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.1_ifconv:4  %bitcast_ln696_38 = bitcast double %d_assign_0_3_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_38"/></StgValue>
</operation>

<operation id="1981" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.1_ifconv:5  %trunc_ln557_19 = trunc i64 %bitcast_ln696_38 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_19"/></StgValue>
</operation>

<operation id="1982" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.1_ifconv:6  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_38, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1983" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.3.1_ifconv:7  %p_Result_0_3_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_38, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_3_1"/></StgValue>
</operation>

<operation id="1984" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.3.1_ifconv:8  %zext_ln461_19 = zext i11 %p_Result_0_3_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_19"/></StgValue>
</operation>

<operation id="1985" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.1_ifconv:9  %trunc_ln565_19 = trunc i64 %bitcast_ln696_38 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_19"/></StgValue>
</operation>

<operation id="1986" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.3.1_ifconv:10  %tmp_38 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_19)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1987" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.3.1_ifconv:11  %zext_ln569_19 = zext i53 %tmp_38 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_19"/></StgValue>
</operation>

<operation id="1988" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.1_ifconv:12  %sub_ln461_19 = sub i54 0, %zext_ln569_19

]]></Node>
<StgValue><ssdm name="sub_ln461_19"/></StgValue>
</operation>

<operation id="1989" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.3.1_ifconv:13  %select_ln570_19 = select i1 %tmp_115, i54 %sub_ln461_19, i54 %zext_ln569_19

]]></Node>
<StgValue><ssdm name="select_ln570_19"/></StgValue>
</operation>

<operation id="1990" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.3.1_ifconv:14  %icmp_ln571_19 = icmp eq i63 %trunc_ln557_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_19"/></StgValue>
</operation>

<operation id="1991" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:15  %sub_ln575_19 = sub i12 1075, %zext_ln461_19

]]></Node>
<StgValue><ssdm name="sub_ln575_19"/></StgValue>
</operation>

<operation id="1992" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:16  %icmp_ln581_19 = icmp sgt i12 %sub_ln575_19, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_19"/></StgValue>
</operation>

<operation id="1993" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:17  %add_ln581_19 = add i12 -4, %sub_ln575_19

]]></Node>
<StgValue><ssdm name="add_ln581_19"/></StgValue>
</operation>

<operation id="1994" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:18  %sub_ln581_19 = sub i12 4, %sub_ln575_19

]]></Node>
<StgValue><ssdm name="sub_ln581_19"/></StgValue>
</operation>

<operation id="1995" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:19  %select_ln581_19 = select i1 %icmp_ln581_19, i12 %add_ln581_19, i12 %sub_ln581_19

]]></Node>
<StgValue><ssdm name="select_ln581_19"/></StgValue>
</operation>

<operation id="1996" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:21  %icmp_ln582_19 = icmp eq i12 %sub_ln575_19, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_19"/></StgValue>
</operation>

<operation id="1997" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.1_ifconv:22  %trunc_ln583_19 = trunc i54 %select_ln570_19 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_19"/></StgValue>
</operation>

<operation id="1998" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:23  %icmp_ln585_19 = icmp ult i12 %select_ln581_19, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_19"/></StgValue>
</operation>

<operation id="1999" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.1_ifconv:28  %bitcast_ln696_39 = bitcast float %v_assign_0_3_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_39"/></StgValue>
</operation>

<operation id="2000" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.1_ifconv:29  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_39, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2001" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:30  %select_ln588_19 = select i1 %tmp_117, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_19"/></StgValue>
</operation>

<operation id="2002" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:32  %xor_ln571_19 = xor i1 %icmp_ln571_19, true

]]></Node>
<StgValue><ssdm name="xor_ln571_19"/></StgValue>
</operation>

<operation id="2003" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:33  %and_ln582_19 = and i1 %icmp_ln582_19, %xor_ln571_19

]]></Node>
<StgValue><ssdm name="and_ln582_19"/></StgValue>
</operation>

<operation id="2004" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:34  %select_ln582_19 = select i1 %and_ln582_19, i12 %trunc_ln583_19, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_19"/></StgValue>
</operation>

<operation id="2005" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:35  %or_ln582_19 = or i1 %icmp_ln571_19, %icmp_ln582_19

]]></Node>
<StgValue><ssdm name="or_ln582_19"/></StgValue>
</operation>

<operation id="2006" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:36  %xor_ln582_19 = xor i1 %or_ln582_19, true

]]></Node>
<StgValue><ssdm name="xor_ln582_19"/></StgValue>
</operation>

<operation id="2007" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:37  %and_ln581_19 = and i1 %icmp_ln581_19, %xor_ln582_19

]]></Node>
<StgValue><ssdm name="and_ln581_19"/></StgValue>
</operation>

<operation id="2008" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:38  %xor_ln585_19 = xor i1 %icmp_ln585_19, true

]]></Node>
<StgValue><ssdm name="xor_ln585_19"/></StgValue>
</operation>

<operation id="2009" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:39  %and_ln585_38 = and i1 %and_ln581_19, %xor_ln585_19

]]></Node>
<StgValue><ssdm name="and_ln585_38"/></StgValue>
</operation>

<operation id="2010" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:40  %select_ln585_38 = select i1 %and_ln585_38, i12 %select_ln588_19, i12 %select_ln582_19

]]></Node>
<StgValue><ssdm name="select_ln585_38"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2011" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:20  %sext_ln581_19 = sext i12 %select_ln581_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_19"/></StgValue>
</operation>

<operation id="2012" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:24  %icmp_ln603_19 = icmp ult i12 %select_ln581_19, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_19"/></StgValue>
</operation>

<operation id="2013" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.1_ifconv:25  %zext_ln586_19 = zext i32 %sext_ln581_19 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_19"/></StgValue>
</operation>

<operation id="2014" st_id="104" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.1_ifconv:26  %ashr_ln586_19 = ashr i54 %select_ln570_19, %zext_ln586_19

]]></Node>
<StgValue><ssdm name="ashr_ln586_19"/></StgValue>
</operation>

<operation id="2015" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.1_ifconv:27  %trunc_ln586_19 = trunc i54 %ashr_ln586_19 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_19"/></StgValue>
</operation>

<operation id="2016" st_id="104" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:31  %shl_ln604_19 = shl i12 %trunc_ln583_19, %select_ln581_19

]]></Node>
<StgValue><ssdm name="shl_ln604_19"/></StgValue>
</operation>

<operation id="2017" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:41  %and_ln585_39 = and i1 %and_ln581_19, %icmp_ln585_19

]]></Node>
<StgValue><ssdm name="and_ln585_39"/></StgValue>
</operation>

<operation id="2018" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:42  %select_ln585_39 = select i1 %and_ln585_39, i12 %trunc_ln586_19, i12 %select_ln585_38

]]></Node>
<StgValue><ssdm name="select_ln585_39"/></StgValue>
</operation>

<operation id="2019" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:43  %or_ln581_19 = or i1 %or_ln582_19, %icmp_ln581_19

]]></Node>
<StgValue><ssdm name="or_ln581_19"/></StgValue>
</operation>

<operation id="2020" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:44  %xor_ln581_19 = xor i1 %or_ln581_19, true

]]></Node>
<StgValue><ssdm name="xor_ln581_19"/></StgValue>
</operation>

<operation id="2021" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.1_ifconv:45  %and_ln603_19 = and i1 %icmp_ln603_19, %xor_ln581_19

]]></Node>
<StgValue><ssdm name="and_ln603_19"/></StgValue>
</operation>

<operation id="2022" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.1_ifconv:46  %select_ln603_19 = select i1 %and_ln603_19, i12 %shl_ln604_19, i12 %select_ln585_39

]]></Node>
<StgValue><ssdm name="select_ln603_19"/></StgValue>
</operation>

<operation id="2023" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.3.1_ifconv:47  br i1 %and_ln71_8, label %20, label %._crit_edge.0.3.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2024" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_20 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_20"/></StgValue>
</operation>

<operation id="2025" st_id="104" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_3_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %zext_ln73_20, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_0_3_2"/></StgValue>
</operation>

<operation id="2026" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_3_2)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2027" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.3.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2028" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.3.2_ifconv:0  %has_hit_0_0_3_2 = phi i1 [ %tmp_119, %20 ], [ false, %._crit_edge.0.3.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_3_2"/></StgValue>
</operation>

<operation id="2029" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:1  %zext_ln76_20 = zext i1 %has_hit_0_0_3_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_20"/></StgValue>
</operation>

<operation id="2030" st_id="105" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.2_ifconv:2  %v_assign_0_3_2 = uitofp i32 %zext_ln76_20 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2031" st_id="106" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.2_ifconv:2  %v_assign_0_3_2 = uitofp i32 %zext_ln76_20 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3_2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2032" st_id="107" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.2_ifconv:3  %d_assign_0_3_2 = fpext float %v_assign_0_3_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3_2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2033" st_id="108" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.2_ifconv:3  %d_assign_0_3_2 = fpext float %v_assign_0_3_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3_2"/></StgValue>
</operation>

<operation id="2034" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.2_ifconv:4  %bitcast_ln696_40 = bitcast double %d_assign_0_3_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_40"/></StgValue>
</operation>

<operation id="2035" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.2_ifconv:5  %trunc_ln557_20 = trunc i64 %bitcast_ln696_40 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_20"/></StgValue>
</operation>

<operation id="2036" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.2_ifconv:6  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_40, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2037" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.3.2_ifconv:7  %p_Result_0_3_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_40, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_3_2"/></StgValue>
</operation>

<operation id="2038" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.3.2_ifconv:8  %zext_ln461_20 = zext i11 %p_Result_0_3_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_20"/></StgValue>
</operation>

<operation id="2039" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.2_ifconv:9  %trunc_ln565_20 = trunc i64 %bitcast_ln696_40 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_20"/></StgValue>
</operation>

<operation id="2040" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.3.2_ifconv:10  %tmp_40 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_20)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2041" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.3.2_ifconv:11  %zext_ln569_20 = zext i53 %tmp_40 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_20"/></StgValue>
</operation>

<operation id="2042" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.2_ifconv:12  %sub_ln461_20 = sub i54 0, %zext_ln569_20

]]></Node>
<StgValue><ssdm name="sub_ln461_20"/></StgValue>
</operation>

<operation id="2043" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.3.2_ifconv:13  %select_ln570_20 = select i1 %tmp_121, i54 %sub_ln461_20, i54 %zext_ln569_20

]]></Node>
<StgValue><ssdm name="select_ln570_20"/></StgValue>
</operation>

<operation id="2044" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.3.2_ifconv:14  %icmp_ln571_20 = icmp eq i63 %trunc_ln557_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_20"/></StgValue>
</operation>

<operation id="2045" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:15  %sub_ln575_20 = sub i12 1075, %zext_ln461_20

]]></Node>
<StgValue><ssdm name="sub_ln575_20"/></StgValue>
</operation>

<operation id="2046" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:16  %icmp_ln581_20 = icmp sgt i12 %sub_ln575_20, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_20"/></StgValue>
</operation>

<operation id="2047" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:17  %add_ln581_20 = add i12 -4, %sub_ln575_20

]]></Node>
<StgValue><ssdm name="add_ln581_20"/></StgValue>
</operation>

<operation id="2048" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:18  %sub_ln581_20 = sub i12 4, %sub_ln575_20

]]></Node>
<StgValue><ssdm name="sub_ln581_20"/></StgValue>
</operation>

<operation id="2049" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:19  %select_ln581_20 = select i1 %icmp_ln581_20, i12 %add_ln581_20, i12 %sub_ln581_20

]]></Node>
<StgValue><ssdm name="select_ln581_20"/></StgValue>
</operation>

<operation id="2050" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:21  %icmp_ln582_20 = icmp eq i12 %sub_ln575_20, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_20"/></StgValue>
</operation>

<operation id="2051" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.2_ifconv:22  %trunc_ln583_20 = trunc i54 %select_ln570_20 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_20"/></StgValue>
</operation>

<operation id="2052" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:23  %icmp_ln585_20 = icmp ult i12 %select_ln581_20, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_20"/></StgValue>
</operation>

<operation id="2053" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.2_ifconv:28  %bitcast_ln696_41 = bitcast float %v_assign_0_3_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_41"/></StgValue>
</operation>

<operation id="2054" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.2_ifconv:29  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_41, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2055" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:30  %select_ln588_20 = select i1 %tmp_123, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_20"/></StgValue>
</operation>

<operation id="2056" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:32  %xor_ln571_20 = xor i1 %icmp_ln571_20, true

]]></Node>
<StgValue><ssdm name="xor_ln571_20"/></StgValue>
</operation>

<operation id="2057" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:33  %and_ln582_20 = and i1 %icmp_ln582_20, %xor_ln571_20

]]></Node>
<StgValue><ssdm name="and_ln582_20"/></StgValue>
</operation>

<operation id="2058" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:34  %select_ln582_20 = select i1 %and_ln582_20, i12 %trunc_ln583_20, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_20"/></StgValue>
</operation>

<operation id="2059" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:35  %or_ln582_20 = or i1 %icmp_ln571_20, %icmp_ln582_20

]]></Node>
<StgValue><ssdm name="or_ln582_20"/></StgValue>
</operation>

<operation id="2060" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:36  %xor_ln582_20 = xor i1 %or_ln582_20, true

]]></Node>
<StgValue><ssdm name="xor_ln582_20"/></StgValue>
</operation>

<operation id="2061" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:37  %and_ln581_20 = and i1 %icmp_ln581_20, %xor_ln582_20

]]></Node>
<StgValue><ssdm name="and_ln581_20"/></StgValue>
</operation>

<operation id="2062" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:38  %xor_ln585_20 = xor i1 %icmp_ln585_20, true

]]></Node>
<StgValue><ssdm name="xor_ln585_20"/></StgValue>
</operation>

<operation id="2063" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:39  %and_ln585_40 = and i1 %and_ln581_20, %xor_ln585_20

]]></Node>
<StgValue><ssdm name="and_ln585_40"/></StgValue>
</operation>

<operation id="2064" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:40  %select_ln585_40 = select i1 %and_ln585_40, i12 %select_ln588_20, i12 %select_ln582_20

]]></Node>
<StgValue><ssdm name="select_ln585_40"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2065" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:20  %sext_ln581_20 = sext i12 %select_ln581_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_20"/></StgValue>
</operation>

<operation id="2066" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:24  %icmp_ln603_20 = icmp ult i12 %select_ln581_20, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_20"/></StgValue>
</operation>

<operation id="2067" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.2_ifconv:25  %zext_ln586_20 = zext i32 %sext_ln581_20 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_20"/></StgValue>
</operation>

<operation id="2068" st_id="109" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.2_ifconv:26  %ashr_ln586_20 = ashr i54 %select_ln570_20, %zext_ln586_20

]]></Node>
<StgValue><ssdm name="ashr_ln586_20"/></StgValue>
</operation>

<operation id="2069" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.2_ifconv:27  %trunc_ln586_20 = trunc i54 %ashr_ln586_20 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_20"/></StgValue>
</operation>

<operation id="2070" st_id="109" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:31  %shl_ln604_20 = shl i12 %trunc_ln583_20, %select_ln581_20

]]></Node>
<StgValue><ssdm name="shl_ln604_20"/></StgValue>
</operation>

<operation id="2071" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:41  %and_ln585_41 = and i1 %and_ln581_20, %icmp_ln585_20

]]></Node>
<StgValue><ssdm name="and_ln585_41"/></StgValue>
</operation>

<operation id="2072" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:42  %select_ln585_41 = select i1 %and_ln585_41, i12 %trunc_ln586_20, i12 %select_ln585_40

]]></Node>
<StgValue><ssdm name="select_ln585_41"/></StgValue>
</operation>

<operation id="2073" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:43  %or_ln581_20 = or i1 %or_ln582_20, %icmp_ln581_20

]]></Node>
<StgValue><ssdm name="or_ln581_20"/></StgValue>
</operation>

<operation id="2074" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:44  %xor_ln581_20 = xor i1 %or_ln581_20, true

]]></Node>
<StgValue><ssdm name="xor_ln581_20"/></StgValue>
</operation>

<operation id="2075" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.2_ifconv:45  %and_ln603_20 = and i1 %icmp_ln603_20, %xor_ln581_20

]]></Node>
<StgValue><ssdm name="and_ln603_20"/></StgValue>
</operation>

<operation id="2076" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.2_ifconv:46  %select_ln603_20 = select i1 %and_ln603_20, i12 %shl_ln604_20, i12 %select_ln585_41

]]></Node>
<StgValue><ssdm name="select_ln603_20"/></StgValue>
</operation>

<operation id="2077" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.3.2_ifconv:47  br i1 %and_ln71_8, label %21, label %._crit_edge.0.3.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2078" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_21 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_21"/></StgValue>
</operation>

<operation id="2079" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_3_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %zext_ln73_21, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_0_3_3"/></StgValue>
</operation>

<operation id="2080" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_3_3)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2081" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.3.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2082" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.3.3_ifconv:0  %has_hit_0_0_3_3 = phi i1 [ %tmp_125, %21 ], [ false, %._crit_edge.0.3.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_3_3"/></StgValue>
</operation>

<operation id="2083" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:1  %zext_ln76_21 = zext i1 %has_hit_0_0_3_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_21"/></StgValue>
</operation>

<operation id="2084" st_id="110" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.3_ifconv:2  %v_assign_0_3_3 = uitofp i32 %zext_ln76_21 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3_3"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2085" st_id="111" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.3_ifconv:2  %v_assign_0_3_3 = uitofp i32 %zext_ln76_21 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3_3"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2086" st_id="112" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.3_ifconv:3  %d_assign_0_3_3 = fpext float %v_assign_0_3_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3_3"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2087" st_id="113" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.3_ifconv:3  %d_assign_0_3_3 = fpext float %v_assign_0_3_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3_3"/></StgValue>
</operation>

<operation id="2088" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.3_ifconv:4  %bitcast_ln696_42 = bitcast double %d_assign_0_3_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_42"/></StgValue>
</operation>

<operation id="2089" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.3_ifconv:5  %trunc_ln557_21 = trunc i64 %bitcast_ln696_42 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_21"/></StgValue>
</operation>

<operation id="2090" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.3_ifconv:6  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_42, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2091" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.3.3_ifconv:7  %p_Result_0_3_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_42, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_3_3"/></StgValue>
</operation>

<operation id="2092" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.3.3_ifconv:8  %zext_ln461_21 = zext i11 %p_Result_0_3_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_21"/></StgValue>
</operation>

<operation id="2093" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.3_ifconv:9  %trunc_ln565_21 = trunc i64 %bitcast_ln696_42 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_21"/></StgValue>
</operation>

<operation id="2094" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.3.3_ifconv:10  %tmp_42 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_21)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2095" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.3.3_ifconv:11  %zext_ln569_21 = zext i53 %tmp_42 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_21"/></StgValue>
</operation>

<operation id="2096" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.3_ifconv:12  %sub_ln461_21 = sub i54 0, %zext_ln569_21

]]></Node>
<StgValue><ssdm name="sub_ln461_21"/></StgValue>
</operation>

<operation id="2097" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.3.3_ifconv:13  %select_ln570_21 = select i1 %tmp_127, i54 %sub_ln461_21, i54 %zext_ln569_21

]]></Node>
<StgValue><ssdm name="select_ln570_21"/></StgValue>
</operation>

<operation id="2098" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.3.3_ifconv:14  %icmp_ln571_21 = icmp eq i63 %trunc_ln557_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_21"/></StgValue>
</operation>

<operation id="2099" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:15  %sub_ln575_21 = sub i12 1075, %zext_ln461_21

]]></Node>
<StgValue><ssdm name="sub_ln575_21"/></StgValue>
</operation>

<operation id="2100" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:16  %icmp_ln581_21 = icmp sgt i12 %sub_ln575_21, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_21"/></StgValue>
</operation>

<operation id="2101" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:17  %add_ln581_21 = add i12 -4, %sub_ln575_21

]]></Node>
<StgValue><ssdm name="add_ln581_21"/></StgValue>
</operation>

<operation id="2102" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:18  %sub_ln581_21 = sub i12 4, %sub_ln575_21

]]></Node>
<StgValue><ssdm name="sub_ln581_21"/></StgValue>
</operation>

<operation id="2103" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:19  %select_ln581_21 = select i1 %icmp_ln581_21, i12 %add_ln581_21, i12 %sub_ln581_21

]]></Node>
<StgValue><ssdm name="select_ln581_21"/></StgValue>
</operation>

<operation id="2104" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:21  %icmp_ln582_21 = icmp eq i12 %sub_ln575_21, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_21"/></StgValue>
</operation>

<operation id="2105" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.3_ifconv:22  %trunc_ln583_21 = trunc i54 %select_ln570_21 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_21"/></StgValue>
</operation>

<operation id="2106" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:23  %icmp_ln585_21 = icmp ult i12 %select_ln581_21, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_21"/></StgValue>
</operation>

<operation id="2107" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.3_ifconv:28  %bitcast_ln696_43 = bitcast float %v_assign_0_3_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_43"/></StgValue>
</operation>

<operation id="2108" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.3_ifconv:29  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_43, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2109" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:30  %select_ln588_21 = select i1 %tmp_129, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_21"/></StgValue>
</operation>

<operation id="2110" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:32  %xor_ln571_21 = xor i1 %icmp_ln571_21, true

]]></Node>
<StgValue><ssdm name="xor_ln571_21"/></StgValue>
</operation>

<operation id="2111" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:33  %and_ln582_21 = and i1 %icmp_ln582_21, %xor_ln571_21

]]></Node>
<StgValue><ssdm name="and_ln582_21"/></StgValue>
</operation>

<operation id="2112" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:34  %select_ln582_21 = select i1 %and_ln582_21, i12 %trunc_ln583_21, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_21"/></StgValue>
</operation>

<operation id="2113" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:35  %or_ln582_21 = or i1 %icmp_ln571_21, %icmp_ln582_21

]]></Node>
<StgValue><ssdm name="or_ln582_21"/></StgValue>
</operation>

<operation id="2114" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:36  %xor_ln582_21 = xor i1 %or_ln582_21, true

]]></Node>
<StgValue><ssdm name="xor_ln582_21"/></StgValue>
</operation>

<operation id="2115" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:37  %and_ln581_21 = and i1 %icmp_ln581_21, %xor_ln582_21

]]></Node>
<StgValue><ssdm name="and_ln581_21"/></StgValue>
</operation>

<operation id="2116" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:38  %xor_ln585_21 = xor i1 %icmp_ln585_21, true

]]></Node>
<StgValue><ssdm name="xor_ln585_21"/></StgValue>
</operation>

<operation id="2117" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:39  %and_ln585_42 = and i1 %and_ln581_21, %xor_ln585_21

]]></Node>
<StgValue><ssdm name="and_ln585_42"/></StgValue>
</operation>

<operation id="2118" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:40  %select_ln585_42 = select i1 %and_ln585_42, i12 %select_ln588_21, i12 %select_ln582_21

]]></Node>
<StgValue><ssdm name="select_ln585_42"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2119" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:20  %sext_ln581_21 = sext i12 %select_ln581_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_21"/></StgValue>
</operation>

<operation id="2120" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:24  %icmp_ln603_21 = icmp ult i12 %select_ln581_21, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_21"/></StgValue>
</operation>

<operation id="2121" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.3_ifconv:25  %zext_ln586_21 = zext i32 %sext_ln581_21 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_21"/></StgValue>
</operation>

<operation id="2122" st_id="114" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.3_ifconv:26  %ashr_ln586_21 = ashr i54 %select_ln570_21, %zext_ln586_21

]]></Node>
<StgValue><ssdm name="ashr_ln586_21"/></StgValue>
</operation>

<operation id="2123" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.3_ifconv:27  %trunc_ln586_21 = trunc i54 %ashr_ln586_21 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_21"/></StgValue>
</operation>

<operation id="2124" st_id="114" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:31  %shl_ln604_21 = shl i12 %trunc_ln583_21, %select_ln581_21

]]></Node>
<StgValue><ssdm name="shl_ln604_21"/></StgValue>
</operation>

<operation id="2125" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:41  %and_ln585_43 = and i1 %and_ln581_21, %icmp_ln585_21

]]></Node>
<StgValue><ssdm name="and_ln585_43"/></StgValue>
</operation>

<operation id="2126" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:42  %select_ln585_43 = select i1 %and_ln585_43, i12 %trunc_ln586_21, i12 %select_ln585_42

]]></Node>
<StgValue><ssdm name="select_ln585_43"/></StgValue>
</operation>

<operation id="2127" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:43  %or_ln581_21 = or i1 %or_ln582_21, %icmp_ln581_21

]]></Node>
<StgValue><ssdm name="or_ln581_21"/></StgValue>
</operation>

<operation id="2128" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:44  %xor_ln581_21 = xor i1 %or_ln581_21, true

]]></Node>
<StgValue><ssdm name="xor_ln581_21"/></StgValue>
</operation>

<operation id="2129" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.3_ifconv:45  %and_ln603_21 = and i1 %icmp_ln603_21, %xor_ln581_21

]]></Node>
<StgValue><ssdm name="and_ln603_21"/></StgValue>
</operation>

<operation id="2130" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.3_ifconv:46  %select_ln603_21 = select i1 %and_ln603_21, i12 %shl_ln604_21, i12 %select_ln585_43

]]></Node>
<StgValue><ssdm name="select_ln603_21"/></StgValue>
</operation>

<operation id="2131" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.3.3_ifconv:47  br i1 %and_ln71_8, label %22, label %._crit_edge.0.3.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2132" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_22 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_22"/></StgValue>
</operation>

<operation id="2133" st_id="114" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_3_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %zext_ln73_22, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_0_3_4"/></StgValue>
</operation>

<operation id="2134" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_3_4)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2135" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.3.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2136" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.3.4_ifconv:0  %has_hit_0_0_3_4 = phi i1 [ %tmp_131, %22 ], [ false, %._crit_edge.0.3.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_3_4"/></StgValue>
</operation>

<operation id="2137" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:1  %zext_ln76_22 = zext i1 %has_hit_0_0_3_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_22"/></StgValue>
</operation>

<operation id="2138" st_id="115" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.4_ifconv:2  %v_assign_0_3_4 = uitofp i32 %zext_ln76_22 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3_4"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2139" st_id="116" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.4_ifconv:2  %v_assign_0_3_4 = uitofp i32 %zext_ln76_22 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2140" st_id="117" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.4_ifconv:3  %d_assign_0_3_4 = fpext float %v_assign_0_3_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3_4"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2141" st_id="118" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.4_ifconv:3  %d_assign_0_3_4 = fpext float %v_assign_0_3_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3_4"/></StgValue>
</operation>

<operation id="2142" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.4_ifconv:4  %bitcast_ln696_44 = bitcast double %d_assign_0_3_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_44"/></StgValue>
</operation>

<operation id="2143" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.4_ifconv:5  %trunc_ln557_22 = trunc i64 %bitcast_ln696_44 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_22"/></StgValue>
</operation>

<operation id="2144" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.4_ifconv:6  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_44, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2145" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.3.4_ifconv:7  %p_Result_0_3_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_44, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_3_4"/></StgValue>
</operation>

<operation id="2146" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.3.4_ifconv:8  %zext_ln461_22 = zext i11 %p_Result_0_3_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_22"/></StgValue>
</operation>

<operation id="2147" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.4_ifconv:9  %trunc_ln565_22 = trunc i64 %bitcast_ln696_44 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_22"/></StgValue>
</operation>

<operation id="2148" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.3.4_ifconv:10  %tmp_44 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_22)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2149" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.3.4_ifconv:11  %zext_ln569_22 = zext i53 %tmp_44 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_22"/></StgValue>
</operation>

<operation id="2150" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.4_ifconv:12  %sub_ln461_22 = sub i54 0, %zext_ln569_22

]]></Node>
<StgValue><ssdm name="sub_ln461_22"/></StgValue>
</operation>

<operation id="2151" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.3.4_ifconv:13  %select_ln570_22 = select i1 %tmp_133, i54 %sub_ln461_22, i54 %zext_ln569_22

]]></Node>
<StgValue><ssdm name="select_ln570_22"/></StgValue>
</operation>

<operation id="2152" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.3.4_ifconv:14  %icmp_ln571_22 = icmp eq i63 %trunc_ln557_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_22"/></StgValue>
</operation>

<operation id="2153" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:15  %sub_ln575_22 = sub i12 1075, %zext_ln461_22

]]></Node>
<StgValue><ssdm name="sub_ln575_22"/></StgValue>
</operation>

<operation id="2154" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:16  %icmp_ln581_22 = icmp sgt i12 %sub_ln575_22, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_22"/></StgValue>
</operation>

<operation id="2155" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:17  %add_ln581_22 = add i12 -4, %sub_ln575_22

]]></Node>
<StgValue><ssdm name="add_ln581_22"/></StgValue>
</operation>

<operation id="2156" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:18  %sub_ln581_22 = sub i12 4, %sub_ln575_22

]]></Node>
<StgValue><ssdm name="sub_ln581_22"/></StgValue>
</operation>

<operation id="2157" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:19  %select_ln581_22 = select i1 %icmp_ln581_22, i12 %add_ln581_22, i12 %sub_ln581_22

]]></Node>
<StgValue><ssdm name="select_ln581_22"/></StgValue>
</operation>

<operation id="2158" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:21  %icmp_ln582_22 = icmp eq i12 %sub_ln575_22, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_22"/></StgValue>
</operation>

<operation id="2159" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.4_ifconv:22  %trunc_ln583_22 = trunc i54 %select_ln570_22 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_22"/></StgValue>
</operation>

<operation id="2160" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:23  %icmp_ln585_22 = icmp ult i12 %select_ln581_22, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_22"/></StgValue>
</operation>

<operation id="2161" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.4_ifconv:28  %bitcast_ln696_45 = bitcast float %v_assign_0_3_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_45"/></StgValue>
</operation>

<operation id="2162" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.4_ifconv:29  %tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_45, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2163" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:30  %select_ln588_22 = select i1 %tmp_135, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_22"/></StgValue>
</operation>

<operation id="2164" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:32  %xor_ln571_22 = xor i1 %icmp_ln571_22, true

]]></Node>
<StgValue><ssdm name="xor_ln571_22"/></StgValue>
</operation>

<operation id="2165" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:33  %and_ln582_22 = and i1 %icmp_ln582_22, %xor_ln571_22

]]></Node>
<StgValue><ssdm name="and_ln582_22"/></StgValue>
</operation>

<operation id="2166" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:34  %select_ln582_22 = select i1 %and_ln582_22, i12 %trunc_ln583_22, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_22"/></StgValue>
</operation>

<operation id="2167" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:35  %or_ln582_22 = or i1 %icmp_ln571_22, %icmp_ln582_22

]]></Node>
<StgValue><ssdm name="or_ln582_22"/></StgValue>
</operation>

<operation id="2168" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:36  %xor_ln582_22 = xor i1 %or_ln582_22, true

]]></Node>
<StgValue><ssdm name="xor_ln582_22"/></StgValue>
</operation>

<operation id="2169" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:37  %and_ln581_22 = and i1 %icmp_ln581_22, %xor_ln582_22

]]></Node>
<StgValue><ssdm name="and_ln581_22"/></StgValue>
</operation>

<operation id="2170" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:38  %xor_ln585_22 = xor i1 %icmp_ln585_22, true

]]></Node>
<StgValue><ssdm name="xor_ln585_22"/></StgValue>
</operation>

<operation id="2171" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:39  %and_ln585_44 = and i1 %and_ln581_22, %xor_ln585_22

]]></Node>
<StgValue><ssdm name="and_ln585_44"/></StgValue>
</operation>

<operation id="2172" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:40  %select_ln585_44 = select i1 %and_ln585_44, i12 %select_ln588_22, i12 %select_ln582_22

]]></Node>
<StgValue><ssdm name="select_ln585_44"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2173" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:20  %sext_ln581_22 = sext i12 %select_ln581_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_22"/></StgValue>
</operation>

<operation id="2174" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:24  %icmp_ln603_22 = icmp ult i12 %select_ln581_22, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_22"/></StgValue>
</operation>

<operation id="2175" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.4_ifconv:25  %zext_ln586_22 = zext i32 %sext_ln581_22 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_22"/></StgValue>
</operation>

<operation id="2176" st_id="119" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.4_ifconv:26  %ashr_ln586_22 = ashr i54 %select_ln570_22, %zext_ln586_22

]]></Node>
<StgValue><ssdm name="ashr_ln586_22"/></StgValue>
</operation>

<operation id="2177" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.4_ifconv:27  %trunc_ln586_22 = trunc i54 %ashr_ln586_22 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_22"/></StgValue>
</operation>

<operation id="2178" st_id="119" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:31  %shl_ln604_22 = shl i12 %trunc_ln583_22, %select_ln581_22

]]></Node>
<StgValue><ssdm name="shl_ln604_22"/></StgValue>
</operation>

<operation id="2179" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:41  %and_ln585_45 = and i1 %and_ln581_22, %icmp_ln585_22

]]></Node>
<StgValue><ssdm name="and_ln585_45"/></StgValue>
</operation>

<operation id="2180" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:42  %select_ln585_45 = select i1 %and_ln585_45, i12 %trunc_ln586_22, i12 %select_ln585_44

]]></Node>
<StgValue><ssdm name="select_ln585_45"/></StgValue>
</operation>

<operation id="2181" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:43  %or_ln581_22 = or i1 %or_ln582_22, %icmp_ln581_22

]]></Node>
<StgValue><ssdm name="or_ln581_22"/></StgValue>
</operation>

<operation id="2182" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:44  %xor_ln581_22 = xor i1 %or_ln581_22, true

]]></Node>
<StgValue><ssdm name="xor_ln581_22"/></StgValue>
</operation>

<operation id="2183" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.4_ifconv:45  %and_ln603_22 = and i1 %icmp_ln603_22, %xor_ln581_22

]]></Node>
<StgValue><ssdm name="and_ln603_22"/></StgValue>
</operation>

<operation id="2184" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.4_ifconv:46  %select_ln603_22 = select i1 %and_ln603_22, i12 %shl_ln604_22, i12 %select_ln585_45

]]></Node>
<StgValue><ssdm name="select_ln603_22"/></StgValue>
</operation>

<operation id="2185" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.3.4_ifconv:47  br i1 %and_ln71_8, label %23, label %._crit_edge.0.3.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2186" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_23 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_23"/></StgValue>
</operation>

<operation id="2187" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_3_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %zext_ln73_23, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_0_3_5"/></StgValue>
</operation>

<operation id="2188" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_3_5)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="2189" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.3.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2190" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.3.5_ifconv:0  %has_hit_0_0_3_5 = phi i1 [ %tmp_137, %23 ], [ false, %._crit_edge.0.3.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_3_5"/></StgValue>
</operation>

<operation id="2191" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:1  %zext_ln76_23 = zext i1 %has_hit_0_0_3_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_23"/></StgValue>
</operation>

<operation id="2192" st_id="120" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.5_ifconv:2  %v_assign_0_3_5 = uitofp i32 %zext_ln76_23 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3_5"/></StgValue>
</operation>

<operation id="2193" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.3.5_ifconv:47  %icmp_ln71_10 = icmp sgt i10 %max_coor_load_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_10"/></StgValue>
</operation>

<operation id="2194" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.3.5_ifconv:48  %icmp_ln71_11 = icmp slt i10 %max_coor_load_2, 385

]]></Node>
<StgValue><ssdm name="icmp_ln71_11"/></StgValue>
</operation>

<operation id="2195" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:49  %and_ln71_9 = and i1 %icmp_ln71_10, %icmp_ln71_11

]]></Node>
<StgValue><ssdm name="and_ln71_9"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2196" st_id="121" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.5_ifconv:2  %v_assign_0_3_5 = uitofp i32 %zext_ln76_23 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_3_5"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2197" st_id="122" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.5_ifconv:3  %d_assign_0_3_5 = fpext float %v_assign_0_3_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3_5"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2198" st_id="123" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.5_ifconv:3  %d_assign_0_3_5 = fpext float %v_assign_0_3_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_3_5"/></StgValue>
</operation>

<operation id="2199" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.5_ifconv:4  %bitcast_ln696_46 = bitcast double %d_assign_0_3_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_46"/></StgValue>
</operation>

<operation id="2200" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.5_ifconv:5  %trunc_ln557_23 = trunc i64 %bitcast_ln696_46 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_23"/></StgValue>
</operation>

<operation id="2201" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.5_ifconv:6  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_46, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2202" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.3.5_ifconv:7  %p_Result_0_3_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_46, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_3_5"/></StgValue>
</operation>

<operation id="2203" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.3.5_ifconv:8  %zext_ln461_23 = zext i11 %p_Result_0_3_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_23"/></StgValue>
</operation>

<operation id="2204" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.3.5_ifconv:9  %trunc_ln565_23 = trunc i64 %bitcast_ln696_46 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_23"/></StgValue>
</operation>

<operation id="2205" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.3.5_ifconv:10  %tmp_46 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_23)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2206" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.3.5_ifconv:11  %zext_ln569_23 = zext i53 %tmp_46 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_23"/></StgValue>
</operation>

<operation id="2207" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.5_ifconv:12  %sub_ln461_23 = sub i54 0, %zext_ln569_23

]]></Node>
<StgValue><ssdm name="sub_ln461_23"/></StgValue>
</operation>

<operation id="2208" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.3.5_ifconv:13  %select_ln570_23 = select i1 %tmp_139, i54 %sub_ln461_23, i54 %zext_ln569_23

]]></Node>
<StgValue><ssdm name="select_ln570_23"/></StgValue>
</operation>

<operation id="2209" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.3.5_ifconv:14  %icmp_ln571_23 = icmp eq i63 %trunc_ln557_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_23"/></StgValue>
</operation>

<operation id="2210" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:15  %sub_ln575_23 = sub i12 1075, %zext_ln461_23

]]></Node>
<StgValue><ssdm name="sub_ln575_23"/></StgValue>
</operation>

<operation id="2211" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:16  %icmp_ln581_23 = icmp sgt i12 %sub_ln575_23, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_23"/></StgValue>
</operation>

<operation id="2212" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:17  %add_ln581_23 = add i12 -4, %sub_ln575_23

]]></Node>
<StgValue><ssdm name="add_ln581_23"/></StgValue>
</operation>

<operation id="2213" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:18  %sub_ln581_23 = sub i12 4, %sub_ln575_23

]]></Node>
<StgValue><ssdm name="sub_ln581_23"/></StgValue>
</operation>

<operation id="2214" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:19  %select_ln581_23 = select i1 %icmp_ln581_23, i12 %add_ln581_23, i12 %sub_ln581_23

]]></Node>
<StgValue><ssdm name="select_ln581_23"/></StgValue>
</operation>

<operation id="2215" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:21  %icmp_ln582_23 = icmp eq i12 %sub_ln575_23, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_23"/></StgValue>
</operation>

<operation id="2216" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.5_ifconv:22  %trunc_ln583_23 = trunc i54 %select_ln570_23 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_23"/></StgValue>
</operation>

<operation id="2217" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:23  %icmp_ln585_23 = icmp ult i12 %select_ln581_23, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_23"/></StgValue>
</operation>

<operation id="2218" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.5_ifconv:28  %bitcast_ln696_47 = bitcast float %v_assign_0_3_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_47"/></StgValue>
</operation>

<operation id="2219" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.3.5_ifconv:29  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_47, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2220" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:30  %select_ln588_23 = select i1 %tmp_141, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_23"/></StgValue>
</operation>

<operation id="2221" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:32  %xor_ln571_23 = xor i1 %icmp_ln571_23, true

]]></Node>
<StgValue><ssdm name="xor_ln571_23"/></StgValue>
</operation>

<operation id="2222" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:33  %and_ln582_23 = and i1 %icmp_ln582_23, %xor_ln571_23

]]></Node>
<StgValue><ssdm name="and_ln582_23"/></StgValue>
</operation>

<operation id="2223" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:34  %select_ln582_23 = select i1 %and_ln582_23, i12 %trunc_ln583_23, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_23"/></StgValue>
</operation>

<operation id="2224" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:35  %or_ln582_23 = or i1 %icmp_ln571_23, %icmp_ln582_23

]]></Node>
<StgValue><ssdm name="or_ln582_23"/></StgValue>
</operation>

<operation id="2225" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:36  %xor_ln582_23 = xor i1 %or_ln582_23, true

]]></Node>
<StgValue><ssdm name="xor_ln582_23"/></StgValue>
</operation>

<operation id="2226" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:37  %and_ln581_23 = and i1 %icmp_ln581_23, %xor_ln582_23

]]></Node>
<StgValue><ssdm name="and_ln581_23"/></StgValue>
</operation>

<operation id="2227" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:38  %xor_ln585_23 = xor i1 %icmp_ln585_23, true

]]></Node>
<StgValue><ssdm name="xor_ln585_23"/></StgValue>
</operation>

<operation id="2228" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:39  %and_ln585_46 = and i1 %and_ln581_23, %xor_ln585_23

]]></Node>
<StgValue><ssdm name="and_ln585_46"/></StgValue>
</operation>

<operation id="2229" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:40  %select_ln585_46 = select i1 %and_ln585_46, i12 %select_ln588_23, i12 %select_ln582_23

]]></Node>
<StgValue><ssdm name="select_ln585_46"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2230" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:20  %sext_ln581_23 = sext i12 %select_ln581_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_23"/></StgValue>
</operation>

<operation id="2231" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:24  %icmp_ln603_23 = icmp ult i12 %select_ln581_23, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_23"/></StgValue>
</operation>

<operation id="2232" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.3.5_ifconv:25  %zext_ln586_23 = zext i32 %sext_ln581_23 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_23"/></StgValue>
</operation>

<operation id="2233" st_id="124" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.3.5_ifconv:26  %ashr_ln586_23 = ashr i54 %select_ln570_23, %zext_ln586_23

]]></Node>
<StgValue><ssdm name="ashr_ln586_23"/></StgValue>
</operation>

<operation id="2234" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.3.5_ifconv:27  %trunc_ln586_23 = trunc i54 %ashr_ln586_23 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_23"/></StgValue>
</operation>

<operation id="2235" st_id="124" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:31  %shl_ln604_23 = shl i12 %trunc_ln583_23, %select_ln581_23

]]></Node>
<StgValue><ssdm name="shl_ln604_23"/></StgValue>
</operation>

<operation id="2236" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:41  %and_ln585_47 = and i1 %and_ln581_23, %icmp_ln585_23

]]></Node>
<StgValue><ssdm name="and_ln585_47"/></StgValue>
</operation>

<operation id="2237" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:42  %select_ln585_47 = select i1 %and_ln585_47, i12 %trunc_ln586_23, i12 %select_ln585_46

]]></Node>
<StgValue><ssdm name="select_ln585_47"/></StgValue>
</operation>

<operation id="2238" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:43  %or_ln581_23 = or i1 %or_ln582_23, %icmp_ln581_23

]]></Node>
<StgValue><ssdm name="or_ln581_23"/></StgValue>
</operation>

<operation id="2239" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:44  %xor_ln581_23 = xor i1 %or_ln581_23, true

]]></Node>
<StgValue><ssdm name="xor_ln581_23"/></StgValue>
</operation>

<operation id="2240" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:45  %and_ln603_23 = and i1 %icmp_ln603_23, %xor_ln581_23

]]></Node>
<StgValue><ssdm name="and_ln603_23"/></StgValue>
</operation>

<operation id="2241" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.3.5_ifconv:46  %select_ln603_23 = select i1 %and_ln603_23, i12 %shl_ln604_23, i12 %select_ln585_47

]]></Node>
<StgValue><ssdm name="select_ln603_23"/></StgValue>
</operation>

<operation id="2242" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3.5_ifconv:50  %and_ln71_10 = and i1 %and_ln71_9, %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_10"/></StgValue>
</operation>

<operation id="2243" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.3.5_ifconv:51  br i1 %and_ln71_10, label %24, label %._crit_edge.0.4.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2244" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_24 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_24"/></StgValue>
</operation>

<operation id="2245" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="11" op_0_bw="10">
<![CDATA[
:1  %zext_ln73_25 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_25"/></StgValue>
</operation>

<operation id="2246" st_id="124" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:2  %index_0_4 = call fastcc i16 @get3DImageIndex(i4 1, i11 %zext_ln73_24, i11 %zext_ln73_25)

]]></Node>
<StgValue><ssdm name="index_0_4"/></StgValue>
</operation>

<operation id="2247" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:3  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_4)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2248" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge.0.4.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2249" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.4.0_ifconv:0  %has_hit_0_0_4_0 = phi i1 [ %tmp_143, %24 ], [ false, %._crit_edge.0.3.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_4_0"/></StgValue>
</operation>

<operation id="2250" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:1  %zext_ln76_24 = zext i1 %has_hit_0_0_4_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_24"/></StgValue>
</operation>

<operation id="2251" st_id="125" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.0_ifconv:2  %v_assign_0_4 = uitofp i32 %zext_ln76_24 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2252" st_id="126" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.0_ifconv:2  %v_assign_0_4 = uitofp i32 %zext_ln76_24 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2253" st_id="127" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.0_ifconv:3  %d_assign_0_4 = fpext float %v_assign_0_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2254" st_id="128" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.0_ifconv:3  %d_assign_0_4 = fpext float %v_assign_0_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4"/></StgValue>
</operation>

<operation id="2255" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.0_ifconv:4  %bitcast_ln696_48 = bitcast double %d_assign_0_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_48"/></StgValue>
</operation>

<operation id="2256" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.0_ifconv:5  %trunc_ln557_24 = trunc i64 %bitcast_ln696_48 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_24"/></StgValue>
</operation>

<operation id="2257" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.0_ifconv:6  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2258" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.4.0_ifconv:7  %p_Result_0_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_48, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_4"/></StgValue>
</operation>

<operation id="2259" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.4.0_ifconv:8  %zext_ln461_24 = zext i11 %p_Result_0_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_24"/></StgValue>
</operation>

<operation id="2260" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.0_ifconv:9  %trunc_ln565_24 = trunc i64 %bitcast_ln696_48 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_24"/></StgValue>
</operation>

<operation id="2261" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.4.0_ifconv:10  %tmp_48 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_24)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2262" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.4.0_ifconv:11  %zext_ln569_24 = zext i53 %tmp_48 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_24"/></StgValue>
</operation>

<operation id="2263" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.0_ifconv:12  %sub_ln461_24 = sub i54 0, %zext_ln569_24

]]></Node>
<StgValue><ssdm name="sub_ln461_24"/></StgValue>
</operation>

<operation id="2264" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.4.0_ifconv:13  %select_ln570_24 = select i1 %tmp_145, i54 %sub_ln461_24, i54 %zext_ln569_24

]]></Node>
<StgValue><ssdm name="select_ln570_24"/></StgValue>
</operation>

<operation id="2265" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.4.0_ifconv:14  %icmp_ln571_24 = icmp eq i63 %trunc_ln557_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_24"/></StgValue>
</operation>

<operation id="2266" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:15  %sub_ln575_24 = sub i12 1075, %zext_ln461_24

]]></Node>
<StgValue><ssdm name="sub_ln575_24"/></StgValue>
</operation>

<operation id="2267" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:16  %icmp_ln581_24 = icmp sgt i12 %sub_ln575_24, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_24"/></StgValue>
</operation>

<operation id="2268" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:17  %add_ln581_24 = add i12 -4, %sub_ln575_24

]]></Node>
<StgValue><ssdm name="add_ln581_24"/></StgValue>
</operation>

<operation id="2269" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:18  %sub_ln581_24 = sub i12 4, %sub_ln575_24

]]></Node>
<StgValue><ssdm name="sub_ln581_24"/></StgValue>
</operation>

<operation id="2270" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:19  %select_ln581_24 = select i1 %icmp_ln581_24, i12 %add_ln581_24, i12 %sub_ln581_24

]]></Node>
<StgValue><ssdm name="select_ln581_24"/></StgValue>
</operation>

<operation id="2271" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:21  %icmp_ln582_24 = icmp eq i12 %sub_ln575_24, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_24"/></StgValue>
</operation>

<operation id="2272" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.0_ifconv:22  %trunc_ln583_24 = trunc i54 %select_ln570_24 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_24"/></StgValue>
</operation>

<operation id="2273" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:23  %icmp_ln585_24 = icmp ult i12 %select_ln581_24, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_24"/></StgValue>
</operation>

<operation id="2274" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.0_ifconv:28  %bitcast_ln696_49 = bitcast float %v_assign_0_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_49"/></StgValue>
</operation>

<operation id="2275" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.0_ifconv:29  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_49, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2276" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:30  %select_ln588_24 = select i1 %tmp_147, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_24"/></StgValue>
</operation>

<operation id="2277" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:32  %xor_ln571_24 = xor i1 %icmp_ln571_24, true

]]></Node>
<StgValue><ssdm name="xor_ln571_24"/></StgValue>
</operation>

<operation id="2278" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:33  %and_ln582_24 = and i1 %icmp_ln582_24, %xor_ln571_24

]]></Node>
<StgValue><ssdm name="and_ln582_24"/></StgValue>
</operation>

<operation id="2279" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:34  %select_ln582_24 = select i1 %and_ln582_24, i12 %trunc_ln583_24, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_24"/></StgValue>
</operation>

<operation id="2280" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:35  %or_ln582_24 = or i1 %icmp_ln571_24, %icmp_ln582_24

]]></Node>
<StgValue><ssdm name="or_ln582_24"/></StgValue>
</operation>

<operation id="2281" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:36  %xor_ln582_24 = xor i1 %or_ln582_24, true

]]></Node>
<StgValue><ssdm name="xor_ln582_24"/></StgValue>
</operation>

<operation id="2282" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:37  %and_ln581_24 = and i1 %icmp_ln581_24, %xor_ln582_24

]]></Node>
<StgValue><ssdm name="and_ln581_24"/></StgValue>
</operation>

<operation id="2283" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:38  %xor_ln585_24 = xor i1 %icmp_ln585_24, true

]]></Node>
<StgValue><ssdm name="xor_ln585_24"/></StgValue>
</operation>

<operation id="2284" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:39  %and_ln585_48 = and i1 %and_ln581_24, %xor_ln585_24

]]></Node>
<StgValue><ssdm name="and_ln585_48"/></StgValue>
</operation>

<operation id="2285" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:40  %select_ln585_48 = select i1 %and_ln585_48, i12 %select_ln588_24, i12 %select_ln582_24

]]></Node>
<StgValue><ssdm name="select_ln585_48"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2286" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:20  %sext_ln581_24 = sext i12 %select_ln581_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_24"/></StgValue>
</operation>

<operation id="2287" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:24  %icmp_ln603_24 = icmp ult i12 %select_ln581_24, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_24"/></StgValue>
</operation>

<operation id="2288" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.0_ifconv:25  %zext_ln586_24 = zext i32 %sext_ln581_24 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_24"/></StgValue>
</operation>

<operation id="2289" st_id="129" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.0_ifconv:26  %ashr_ln586_24 = ashr i54 %select_ln570_24, %zext_ln586_24

]]></Node>
<StgValue><ssdm name="ashr_ln586_24"/></StgValue>
</operation>

<operation id="2290" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.0_ifconv:27  %trunc_ln586_24 = trunc i54 %ashr_ln586_24 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_24"/></StgValue>
</operation>

<operation id="2291" st_id="129" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:31  %shl_ln604_24 = shl i12 %trunc_ln583_24, %select_ln581_24

]]></Node>
<StgValue><ssdm name="shl_ln604_24"/></StgValue>
</operation>

<operation id="2292" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:41  %and_ln585_49 = and i1 %and_ln581_24, %icmp_ln585_24

]]></Node>
<StgValue><ssdm name="and_ln585_49"/></StgValue>
</operation>

<operation id="2293" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:42  %select_ln585_49 = select i1 %and_ln585_49, i12 %trunc_ln586_24, i12 %select_ln585_48

]]></Node>
<StgValue><ssdm name="select_ln585_49"/></StgValue>
</operation>

<operation id="2294" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:43  %or_ln581_24 = or i1 %or_ln582_24, %icmp_ln581_24

]]></Node>
<StgValue><ssdm name="or_ln581_24"/></StgValue>
</operation>

<operation id="2295" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:44  %xor_ln581_24 = xor i1 %or_ln581_24, true

]]></Node>
<StgValue><ssdm name="xor_ln581_24"/></StgValue>
</operation>

<operation id="2296" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.0_ifconv:45  %and_ln603_24 = and i1 %icmp_ln603_24, %xor_ln581_24

]]></Node>
<StgValue><ssdm name="and_ln603_24"/></StgValue>
</operation>

<operation id="2297" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.0_ifconv:46  %select_ln603_24 = select i1 %and_ln603_24, i12 %shl_ln604_24, i12 %select_ln585_49

]]></Node>
<StgValue><ssdm name="select_ln603_24"/></StgValue>
</operation>

<operation id="2298" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.4.0_ifconv:47  br i1 %and_ln71_10, label %25, label %._crit_edge.0.4.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2299" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_26 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_26"/></StgValue>
</operation>

<operation id="2300" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="11" op_0_bw="10">
<![CDATA[
:1  %zext_ln73_27 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_27"/></StgValue>
</operation>

<operation id="2301" st_id="129" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:2  %index_0_4_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %zext_ln73_26, i11 %zext_ln73_27)

]]></Node>
<StgValue><ssdm name="index_0_4_1"/></StgValue>
</operation>

<operation id="2302" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:3  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_4_1)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2303" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge.0.4.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2304" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.4.1_ifconv:0  %has_hit_0_0_4_1 = phi i1 [ %tmp_149, %25 ], [ false, %._crit_edge.0.4.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_4_1"/></StgValue>
</operation>

<operation id="2305" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:1  %zext_ln76_25 = zext i1 %has_hit_0_0_4_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_25"/></StgValue>
</operation>

<operation id="2306" st_id="130" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.1_ifconv:2  %v_assign_0_4_1 = uitofp i32 %zext_ln76_25 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4_1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2307" st_id="131" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.1_ifconv:2  %v_assign_0_4_1 = uitofp i32 %zext_ln76_25 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2308" st_id="132" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.1_ifconv:3  %d_assign_0_4_1 = fpext float %v_assign_0_4_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4_1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2309" st_id="133" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.1_ifconv:3  %d_assign_0_4_1 = fpext float %v_assign_0_4_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4_1"/></StgValue>
</operation>

<operation id="2310" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.1_ifconv:4  %bitcast_ln696_50 = bitcast double %d_assign_0_4_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_50"/></StgValue>
</operation>

<operation id="2311" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.1_ifconv:5  %trunc_ln557_25 = trunc i64 %bitcast_ln696_50 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_25"/></StgValue>
</operation>

<operation id="2312" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.1_ifconv:6  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_50, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2313" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.4.1_ifconv:7  %p_Result_0_4_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_50, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_4_1"/></StgValue>
</operation>

<operation id="2314" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.4.1_ifconv:8  %zext_ln461_25 = zext i11 %p_Result_0_4_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_25"/></StgValue>
</operation>

<operation id="2315" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.1_ifconv:9  %trunc_ln565_25 = trunc i64 %bitcast_ln696_50 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_25"/></StgValue>
</operation>

<operation id="2316" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.4.1_ifconv:10  %tmp_50 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_25)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="2317" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.4.1_ifconv:11  %zext_ln569_25 = zext i53 %tmp_50 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_25"/></StgValue>
</operation>

<operation id="2318" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.1_ifconv:12  %sub_ln461_25 = sub i54 0, %zext_ln569_25

]]></Node>
<StgValue><ssdm name="sub_ln461_25"/></StgValue>
</operation>

<operation id="2319" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.4.1_ifconv:13  %select_ln570_25 = select i1 %tmp_151, i54 %sub_ln461_25, i54 %zext_ln569_25

]]></Node>
<StgValue><ssdm name="select_ln570_25"/></StgValue>
</operation>

<operation id="2320" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.4.1_ifconv:14  %icmp_ln571_25 = icmp eq i63 %trunc_ln557_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_25"/></StgValue>
</operation>

<operation id="2321" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:15  %sub_ln575_25 = sub i12 1075, %zext_ln461_25

]]></Node>
<StgValue><ssdm name="sub_ln575_25"/></StgValue>
</operation>

<operation id="2322" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:16  %icmp_ln581_25 = icmp sgt i12 %sub_ln575_25, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_25"/></StgValue>
</operation>

<operation id="2323" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:17  %add_ln581_25 = add i12 -4, %sub_ln575_25

]]></Node>
<StgValue><ssdm name="add_ln581_25"/></StgValue>
</operation>

<operation id="2324" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:18  %sub_ln581_25 = sub i12 4, %sub_ln575_25

]]></Node>
<StgValue><ssdm name="sub_ln581_25"/></StgValue>
</operation>

<operation id="2325" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:19  %select_ln581_25 = select i1 %icmp_ln581_25, i12 %add_ln581_25, i12 %sub_ln581_25

]]></Node>
<StgValue><ssdm name="select_ln581_25"/></StgValue>
</operation>

<operation id="2326" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:21  %icmp_ln582_25 = icmp eq i12 %sub_ln575_25, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_25"/></StgValue>
</operation>

<operation id="2327" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.1_ifconv:22  %trunc_ln583_25 = trunc i54 %select_ln570_25 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_25"/></StgValue>
</operation>

<operation id="2328" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:23  %icmp_ln585_25 = icmp ult i12 %select_ln581_25, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_25"/></StgValue>
</operation>

<operation id="2329" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.1_ifconv:28  %bitcast_ln696_51 = bitcast float %v_assign_0_4_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_51"/></StgValue>
</operation>

<operation id="2330" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.1_ifconv:29  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_51, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2331" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:30  %select_ln588_25 = select i1 %tmp_153, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_25"/></StgValue>
</operation>

<operation id="2332" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:32  %xor_ln571_25 = xor i1 %icmp_ln571_25, true

]]></Node>
<StgValue><ssdm name="xor_ln571_25"/></StgValue>
</operation>

<operation id="2333" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:33  %and_ln582_25 = and i1 %icmp_ln582_25, %xor_ln571_25

]]></Node>
<StgValue><ssdm name="and_ln582_25"/></StgValue>
</operation>

<operation id="2334" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:34  %select_ln582_25 = select i1 %and_ln582_25, i12 %trunc_ln583_25, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_25"/></StgValue>
</operation>

<operation id="2335" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:35  %or_ln582_25 = or i1 %icmp_ln571_25, %icmp_ln582_25

]]></Node>
<StgValue><ssdm name="or_ln582_25"/></StgValue>
</operation>

<operation id="2336" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:36  %xor_ln582_25 = xor i1 %or_ln582_25, true

]]></Node>
<StgValue><ssdm name="xor_ln582_25"/></StgValue>
</operation>

<operation id="2337" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:37  %and_ln581_25 = and i1 %icmp_ln581_25, %xor_ln582_25

]]></Node>
<StgValue><ssdm name="and_ln581_25"/></StgValue>
</operation>

<operation id="2338" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:38  %xor_ln585_25 = xor i1 %icmp_ln585_25, true

]]></Node>
<StgValue><ssdm name="xor_ln585_25"/></StgValue>
</operation>

<operation id="2339" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:39  %and_ln585_50 = and i1 %and_ln581_25, %xor_ln585_25

]]></Node>
<StgValue><ssdm name="and_ln585_50"/></StgValue>
</operation>

<operation id="2340" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:40  %select_ln585_50 = select i1 %and_ln585_50, i12 %select_ln588_25, i12 %select_ln582_25

]]></Node>
<StgValue><ssdm name="select_ln585_50"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2341" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:20  %sext_ln581_25 = sext i12 %select_ln581_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_25"/></StgValue>
</operation>

<operation id="2342" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:24  %icmp_ln603_25 = icmp ult i12 %select_ln581_25, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_25"/></StgValue>
</operation>

<operation id="2343" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.1_ifconv:25  %zext_ln586_25 = zext i32 %sext_ln581_25 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_25"/></StgValue>
</operation>

<operation id="2344" st_id="134" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.1_ifconv:26  %ashr_ln586_25 = ashr i54 %select_ln570_25, %zext_ln586_25

]]></Node>
<StgValue><ssdm name="ashr_ln586_25"/></StgValue>
</operation>

<operation id="2345" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.1_ifconv:27  %trunc_ln586_25 = trunc i54 %ashr_ln586_25 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_25"/></StgValue>
</operation>

<operation id="2346" st_id="134" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:31  %shl_ln604_25 = shl i12 %trunc_ln583_25, %select_ln581_25

]]></Node>
<StgValue><ssdm name="shl_ln604_25"/></StgValue>
</operation>

<operation id="2347" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:41  %and_ln585_51 = and i1 %and_ln581_25, %icmp_ln585_25

]]></Node>
<StgValue><ssdm name="and_ln585_51"/></StgValue>
</operation>

<operation id="2348" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:42  %select_ln585_51 = select i1 %and_ln585_51, i12 %trunc_ln586_25, i12 %select_ln585_50

]]></Node>
<StgValue><ssdm name="select_ln585_51"/></StgValue>
</operation>

<operation id="2349" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:43  %or_ln581_25 = or i1 %or_ln582_25, %icmp_ln581_25

]]></Node>
<StgValue><ssdm name="or_ln581_25"/></StgValue>
</operation>

<operation id="2350" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:44  %xor_ln581_25 = xor i1 %or_ln581_25, true

]]></Node>
<StgValue><ssdm name="xor_ln581_25"/></StgValue>
</operation>

<operation id="2351" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.1_ifconv:45  %and_ln603_25 = and i1 %icmp_ln603_25, %xor_ln581_25

]]></Node>
<StgValue><ssdm name="and_ln603_25"/></StgValue>
</operation>

<operation id="2352" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.1_ifconv:46  %select_ln603_25 = select i1 %and_ln603_25, i12 %shl_ln604_25, i12 %select_ln585_51

]]></Node>
<StgValue><ssdm name="select_ln603_25"/></StgValue>
</operation>

<operation id="2353" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.4.1_ifconv:47  br i1 %and_ln71_10, label %26, label %._crit_edge.0.4.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2354" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_28 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_28"/></StgValue>
</operation>

<operation id="2355" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="11" op_0_bw="10">
<![CDATA[
:1  %zext_ln73_29 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_29"/></StgValue>
</operation>

<operation id="2356" st_id="134" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:2  %index_0_4_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %zext_ln73_28, i11 %zext_ln73_29)

]]></Node>
<StgValue><ssdm name="index_0_4_2"/></StgValue>
</operation>

<operation id="2357" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:3  %tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_4_2)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2358" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge.0.4.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2359" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.4.2_ifconv:0  %has_hit_0_0_4_2 = phi i1 [ %tmp_155, %26 ], [ false, %._crit_edge.0.4.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_4_2"/></StgValue>
</operation>

<operation id="2360" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:1  %zext_ln76_26 = zext i1 %has_hit_0_0_4_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_26"/></StgValue>
</operation>

<operation id="2361" st_id="135" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.2_ifconv:2  %v_assign_0_4_2 = uitofp i32 %zext_ln76_26 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4_2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2362" st_id="136" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.2_ifconv:2  %v_assign_0_4_2 = uitofp i32 %zext_ln76_26 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4_2"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2363" st_id="137" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.2_ifconv:3  %d_assign_0_4_2 = fpext float %v_assign_0_4_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4_2"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2364" st_id="138" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.2_ifconv:3  %d_assign_0_4_2 = fpext float %v_assign_0_4_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4_2"/></StgValue>
</operation>

<operation id="2365" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.2_ifconv:4  %bitcast_ln696_52 = bitcast double %d_assign_0_4_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_52"/></StgValue>
</operation>

<operation id="2366" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.2_ifconv:5  %trunc_ln557_26 = trunc i64 %bitcast_ln696_52 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_26"/></StgValue>
</operation>

<operation id="2367" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.2_ifconv:6  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_52, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2368" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.4.2_ifconv:7  %p_Result_0_4_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_52, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_4_2"/></StgValue>
</operation>

<operation id="2369" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.4.2_ifconv:8  %zext_ln461_26 = zext i11 %p_Result_0_4_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_26"/></StgValue>
</operation>

<operation id="2370" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.2_ifconv:9  %trunc_ln565_26 = trunc i64 %bitcast_ln696_52 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_26"/></StgValue>
</operation>

<operation id="2371" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.4.2_ifconv:10  %tmp_52 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_26)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2372" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.4.2_ifconv:11  %zext_ln569_26 = zext i53 %tmp_52 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_26"/></StgValue>
</operation>

<operation id="2373" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.2_ifconv:12  %sub_ln461_26 = sub i54 0, %zext_ln569_26

]]></Node>
<StgValue><ssdm name="sub_ln461_26"/></StgValue>
</operation>

<operation id="2374" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.4.2_ifconv:13  %select_ln570_26 = select i1 %tmp_157, i54 %sub_ln461_26, i54 %zext_ln569_26

]]></Node>
<StgValue><ssdm name="select_ln570_26"/></StgValue>
</operation>

<operation id="2375" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.4.2_ifconv:14  %icmp_ln571_26 = icmp eq i63 %trunc_ln557_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_26"/></StgValue>
</operation>

<operation id="2376" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:15  %sub_ln575_26 = sub i12 1075, %zext_ln461_26

]]></Node>
<StgValue><ssdm name="sub_ln575_26"/></StgValue>
</operation>

<operation id="2377" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:16  %icmp_ln581_26 = icmp sgt i12 %sub_ln575_26, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_26"/></StgValue>
</operation>

<operation id="2378" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:17  %add_ln581_26 = add i12 -4, %sub_ln575_26

]]></Node>
<StgValue><ssdm name="add_ln581_26"/></StgValue>
</operation>

<operation id="2379" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:18  %sub_ln581_26 = sub i12 4, %sub_ln575_26

]]></Node>
<StgValue><ssdm name="sub_ln581_26"/></StgValue>
</operation>

<operation id="2380" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:19  %select_ln581_26 = select i1 %icmp_ln581_26, i12 %add_ln581_26, i12 %sub_ln581_26

]]></Node>
<StgValue><ssdm name="select_ln581_26"/></StgValue>
</operation>

<operation id="2381" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:21  %icmp_ln582_26 = icmp eq i12 %sub_ln575_26, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_26"/></StgValue>
</operation>

<operation id="2382" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.2_ifconv:22  %trunc_ln583_26 = trunc i54 %select_ln570_26 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_26"/></StgValue>
</operation>

<operation id="2383" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:23  %icmp_ln585_26 = icmp ult i12 %select_ln581_26, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_26"/></StgValue>
</operation>

<operation id="2384" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.2_ifconv:28  %bitcast_ln696_53 = bitcast float %v_assign_0_4_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_53"/></StgValue>
</operation>

<operation id="2385" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.2_ifconv:29  %tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_53, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2386" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:30  %select_ln588_26 = select i1 %tmp_159, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_26"/></StgValue>
</operation>

<operation id="2387" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:32  %xor_ln571_26 = xor i1 %icmp_ln571_26, true

]]></Node>
<StgValue><ssdm name="xor_ln571_26"/></StgValue>
</operation>

<operation id="2388" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:33  %and_ln582_26 = and i1 %icmp_ln582_26, %xor_ln571_26

]]></Node>
<StgValue><ssdm name="and_ln582_26"/></StgValue>
</operation>

<operation id="2389" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:34  %select_ln582_26 = select i1 %and_ln582_26, i12 %trunc_ln583_26, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_26"/></StgValue>
</operation>

<operation id="2390" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:35  %or_ln582_26 = or i1 %icmp_ln571_26, %icmp_ln582_26

]]></Node>
<StgValue><ssdm name="or_ln582_26"/></StgValue>
</operation>

<operation id="2391" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:36  %xor_ln582_26 = xor i1 %or_ln582_26, true

]]></Node>
<StgValue><ssdm name="xor_ln582_26"/></StgValue>
</operation>

<operation id="2392" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:37  %and_ln581_26 = and i1 %icmp_ln581_26, %xor_ln582_26

]]></Node>
<StgValue><ssdm name="and_ln581_26"/></StgValue>
</operation>

<operation id="2393" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:38  %xor_ln585_26 = xor i1 %icmp_ln585_26, true

]]></Node>
<StgValue><ssdm name="xor_ln585_26"/></StgValue>
</operation>

<operation id="2394" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:39  %and_ln585_52 = and i1 %and_ln581_26, %xor_ln585_26

]]></Node>
<StgValue><ssdm name="and_ln585_52"/></StgValue>
</operation>

<operation id="2395" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:40  %select_ln585_52 = select i1 %and_ln585_52, i12 %select_ln588_26, i12 %select_ln582_26

]]></Node>
<StgValue><ssdm name="select_ln585_52"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2396" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:20  %sext_ln581_26 = sext i12 %select_ln581_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_26"/></StgValue>
</operation>

<operation id="2397" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:24  %icmp_ln603_26 = icmp ult i12 %select_ln581_26, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_26"/></StgValue>
</operation>

<operation id="2398" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.2_ifconv:25  %zext_ln586_26 = zext i32 %sext_ln581_26 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_26"/></StgValue>
</operation>

<operation id="2399" st_id="139" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.2_ifconv:26  %ashr_ln586_26 = ashr i54 %select_ln570_26, %zext_ln586_26

]]></Node>
<StgValue><ssdm name="ashr_ln586_26"/></StgValue>
</operation>

<operation id="2400" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.2_ifconv:27  %trunc_ln586_26 = trunc i54 %ashr_ln586_26 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_26"/></StgValue>
</operation>

<operation id="2401" st_id="139" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:31  %shl_ln604_26 = shl i12 %trunc_ln583_26, %select_ln581_26

]]></Node>
<StgValue><ssdm name="shl_ln604_26"/></StgValue>
</operation>

<operation id="2402" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:41  %and_ln585_53 = and i1 %and_ln581_26, %icmp_ln585_26

]]></Node>
<StgValue><ssdm name="and_ln585_53"/></StgValue>
</operation>

<operation id="2403" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:42  %select_ln585_53 = select i1 %and_ln585_53, i12 %trunc_ln586_26, i12 %select_ln585_52

]]></Node>
<StgValue><ssdm name="select_ln585_53"/></StgValue>
</operation>

<operation id="2404" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:43  %or_ln581_26 = or i1 %or_ln582_26, %icmp_ln581_26

]]></Node>
<StgValue><ssdm name="or_ln581_26"/></StgValue>
</operation>

<operation id="2405" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:44  %xor_ln581_26 = xor i1 %or_ln581_26, true

]]></Node>
<StgValue><ssdm name="xor_ln581_26"/></StgValue>
</operation>

<operation id="2406" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.2_ifconv:45  %and_ln603_26 = and i1 %icmp_ln603_26, %xor_ln581_26

]]></Node>
<StgValue><ssdm name="and_ln603_26"/></StgValue>
</operation>

<operation id="2407" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.2_ifconv:46  %select_ln603_26 = select i1 %and_ln603_26, i12 %shl_ln604_26, i12 %select_ln585_53

]]></Node>
<StgValue><ssdm name="select_ln603_26"/></StgValue>
</operation>

<operation id="2408" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.4.2_ifconv:47  br i1 %and_ln71_10, label %27, label %._crit_edge.0.4.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2409" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_30 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_30"/></StgValue>
</operation>

<operation id="2410" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="11" op_0_bw="10">
<![CDATA[
:1  %zext_ln73_31 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_31"/></StgValue>
</operation>

<operation id="2411" st_id="139" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:2  %index_0_4_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %zext_ln73_30, i11 %zext_ln73_31)

]]></Node>
<StgValue><ssdm name="index_0_4_3"/></StgValue>
</operation>

<operation id="2412" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:3  %tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_4_3)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2413" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge.0.4.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2414" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.4.3_ifconv:0  %has_hit_0_0_4_3 = phi i1 [ %tmp_161, %27 ], [ false, %._crit_edge.0.4.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_4_3"/></StgValue>
</operation>

<operation id="2415" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:1  %zext_ln76_27 = zext i1 %has_hit_0_0_4_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_27"/></StgValue>
</operation>

<operation id="2416" st_id="140" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.3_ifconv:2  %v_assign_0_4_3 = uitofp i32 %zext_ln76_27 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4_3"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2417" st_id="141" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.3_ifconv:2  %v_assign_0_4_3 = uitofp i32 %zext_ln76_27 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4_3"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2418" st_id="142" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.3_ifconv:3  %d_assign_0_4_3 = fpext float %v_assign_0_4_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4_3"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2419" st_id="143" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.3_ifconv:3  %d_assign_0_4_3 = fpext float %v_assign_0_4_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4_3"/></StgValue>
</operation>

<operation id="2420" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.3_ifconv:4  %bitcast_ln696_54 = bitcast double %d_assign_0_4_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_54"/></StgValue>
</operation>

<operation id="2421" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.3_ifconv:5  %trunc_ln557_27 = trunc i64 %bitcast_ln696_54 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_27"/></StgValue>
</operation>

<operation id="2422" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.3_ifconv:6  %tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_54, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2423" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.4.3_ifconv:7  %p_Result_0_4_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_54, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_4_3"/></StgValue>
</operation>

<operation id="2424" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.4.3_ifconv:8  %zext_ln461_27 = zext i11 %p_Result_0_4_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_27"/></StgValue>
</operation>

<operation id="2425" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.3_ifconv:9  %trunc_ln565_27 = trunc i64 %bitcast_ln696_54 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_27"/></StgValue>
</operation>

<operation id="2426" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.4.3_ifconv:10  %tmp_54 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_27)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2427" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.4.3_ifconv:11  %zext_ln569_27 = zext i53 %tmp_54 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_27"/></StgValue>
</operation>

<operation id="2428" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.3_ifconv:12  %sub_ln461_27 = sub i54 0, %zext_ln569_27

]]></Node>
<StgValue><ssdm name="sub_ln461_27"/></StgValue>
</operation>

<operation id="2429" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.4.3_ifconv:13  %select_ln570_27 = select i1 %tmp_163, i54 %sub_ln461_27, i54 %zext_ln569_27

]]></Node>
<StgValue><ssdm name="select_ln570_27"/></StgValue>
</operation>

<operation id="2430" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.4.3_ifconv:14  %icmp_ln571_27 = icmp eq i63 %trunc_ln557_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_27"/></StgValue>
</operation>

<operation id="2431" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:15  %sub_ln575_27 = sub i12 1075, %zext_ln461_27

]]></Node>
<StgValue><ssdm name="sub_ln575_27"/></StgValue>
</operation>

<operation id="2432" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:16  %icmp_ln581_27 = icmp sgt i12 %sub_ln575_27, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_27"/></StgValue>
</operation>

<operation id="2433" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:17  %add_ln581_27 = add i12 -4, %sub_ln575_27

]]></Node>
<StgValue><ssdm name="add_ln581_27"/></StgValue>
</operation>

<operation id="2434" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:18  %sub_ln581_27 = sub i12 4, %sub_ln575_27

]]></Node>
<StgValue><ssdm name="sub_ln581_27"/></StgValue>
</operation>

<operation id="2435" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:19  %select_ln581_27 = select i1 %icmp_ln581_27, i12 %add_ln581_27, i12 %sub_ln581_27

]]></Node>
<StgValue><ssdm name="select_ln581_27"/></StgValue>
</operation>

<operation id="2436" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:21  %icmp_ln582_27 = icmp eq i12 %sub_ln575_27, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_27"/></StgValue>
</operation>

<operation id="2437" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.3_ifconv:22  %trunc_ln583_27 = trunc i54 %select_ln570_27 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_27"/></StgValue>
</operation>

<operation id="2438" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:23  %icmp_ln585_27 = icmp ult i12 %select_ln581_27, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_27"/></StgValue>
</operation>

<operation id="2439" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:24  %icmp_ln603_27 = icmp ult i12 %select_ln581_27, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_27"/></StgValue>
</operation>

<operation id="2440" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.3_ifconv:28  %bitcast_ln696_55 = bitcast float %v_assign_0_4_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_55"/></StgValue>
</operation>

<operation id="2441" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.3_ifconv:29  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_55, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2442" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:30  %select_ln588_27 = select i1 %tmp_165, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_27"/></StgValue>
</operation>

<operation id="2443" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:32  %xor_ln571_27 = xor i1 %icmp_ln571_27, true

]]></Node>
<StgValue><ssdm name="xor_ln571_27"/></StgValue>
</operation>

<operation id="2444" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:33  %and_ln582_27 = and i1 %icmp_ln582_27, %xor_ln571_27

]]></Node>
<StgValue><ssdm name="and_ln582_27"/></StgValue>
</operation>

<operation id="2445" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:34  %select_ln582_27 = select i1 %and_ln582_27, i12 %trunc_ln583_27, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_27"/></StgValue>
</operation>

<operation id="2446" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:35  %or_ln582_27 = or i1 %icmp_ln571_27, %icmp_ln582_27

]]></Node>
<StgValue><ssdm name="or_ln582_27"/></StgValue>
</operation>

<operation id="2447" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:36  %xor_ln582_27 = xor i1 %or_ln582_27, true

]]></Node>
<StgValue><ssdm name="xor_ln582_27"/></StgValue>
</operation>

<operation id="2448" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:37  %and_ln581_27 = and i1 %icmp_ln581_27, %xor_ln582_27

]]></Node>
<StgValue><ssdm name="and_ln581_27"/></StgValue>
</operation>

<operation id="2449" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:38  %xor_ln585_27 = xor i1 %icmp_ln585_27, true

]]></Node>
<StgValue><ssdm name="xor_ln585_27"/></StgValue>
</operation>

<operation id="2450" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:39  %and_ln585_54 = and i1 %and_ln581_27, %xor_ln585_27

]]></Node>
<StgValue><ssdm name="and_ln585_54"/></StgValue>
</operation>

<operation id="2451" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:40  %select_ln585_54 = select i1 %and_ln585_54, i12 %select_ln588_27, i12 %select_ln582_27

]]></Node>
<StgValue><ssdm name="select_ln585_54"/></StgValue>
</operation>

<operation id="2452" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:43  %or_ln581_27 = or i1 %or_ln582_27, %icmp_ln581_27

]]></Node>
<StgValue><ssdm name="or_ln581_27"/></StgValue>
</operation>

<operation id="2453" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:44  %xor_ln581_27 = xor i1 %or_ln581_27, true

]]></Node>
<StgValue><ssdm name="xor_ln581_27"/></StgValue>
</operation>

<operation id="2454" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:45  %and_ln603_27 = and i1 %icmp_ln603_27, %xor_ln581_27

]]></Node>
<StgValue><ssdm name="and_ln603_27"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2455" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:20  %sext_ln581_27 = sext i12 %select_ln581_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_27"/></StgValue>
</operation>

<operation id="2456" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.3_ifconv:25  %zext_ln586_27 = zext i32 %sext_ln581_27 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_27"/></StgValue>
</operation>

<operation id="2457" st_id="144" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.3_ifconv:26  %ashr_ln586_27 = ashr i54 %select_ln570_27, %zext_ln586_27

]]></Node>
<StgValue><ssdm name="ashr_ln586_27"/></StgValue>
</operation>

<operation id="2458" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.3_ifconv:27  %trunc_ln586_27 = trunc i54 %ashr_ln586_27 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_27"/></StgValue>
</operation>

<operation id="2459" st_id="144" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:31  %shl_ln604_27 = shl i12 %trunc_ln583_27, %select_ln581_27

]]></Node>
<StgValue><ssdm name="shl_ln604_27"/></StgValue>
</operation>

<operation id="2460" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.3_ifconv:41  %and_ln585_55 = and i1 %and_ln581_27, %icmp_ln585_27

]]></Node>
<StgValue><ssdm name="and_ln585_55"/></StgValue>
</operation>

<operation id="2461" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:42  %select_ln585_55 = select i1 %and_ln585_55, i12 %trunc_ln586_27, i12 %select_ln585_54

]]></Node>
<StgValue><ssdm name="select_ln585_55"/></StgValue>
</operation>

<operation id="2462" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.3_ifconv:46  %select_ln603_27 = select i1 %and_ln603_27, i12 %shl_ln604_27, i12 %select_ln585_55

]]></Node>
<StgValue><ssdm name="select_ln603_27"/></StgValue>
</operation>

<operation id="2463" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.4.3_ifconv:47  br i1 %and_ln71_10, label %28, label %._crit_edge.0.4.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2464" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_32 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_32"/></StgValue>
</operation>

<operation id="2465" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="11" op_0_bw="10">
<![CDATA[
:1  %zext_ln73_33 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_33"/></StgValue>
</operation>

<operation id="2466" st_id="144" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:2  %index_0_4_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %zext_ln73_32, i11 %zext_ln73_33)

]]></Node>
<StgValue><ssdm name="index_0_4_4"/></StgValue>
</operation>

<operation id="2467" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:3  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_4_4)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2468" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge.0.4.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2469" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.4.4_ifconv:0  %has_hit_0_0_4_4 = phi i1 [ %tmp_167, %28 ], [ false, %._crit_edge.0.4.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_4_4"/></StgValue>
</operation>

<operation id="2470" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:1  %zext_ln76_28 = zext i1 %has_hit_0_0_4_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_28"/></StgValue>
</operation>

<operation id="2471" st_id="145" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.4_ifconv:2  %v_assign_0_4_4 = uitofp i32 %zext_ln76_28 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4_4"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2472" st_id="146" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.4_ifconv:2  %v_assign_0_4_4 = uitofp i32 %zext_ln76_28 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4_4"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2473" st_id="147" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.4_ifconv:3  %d_assign_0_4_4 = fpext float %v_assign_0_4_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4_4"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2474" st_id="148" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.4_ifconv:3  %d_assign_0_4_4 = fpext float %v_assign_0_4_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4_4"/></StgValue>
</operation>

<operation id="2475" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.4_ifconv:4  %bitcast_ln696_56 = bitcast double %d_assign_0_4_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_56"/></StgValue>
</operation>

<operation id="2476" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.4_ifconv:5  %trunc_ln557_28 = trunc i64 %bitcast_ln696_56 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_28"/></StgValue>
</operation>

<operation id="2477" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.4_ifconv:6  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_56, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2478" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.4.4_ifconv:7  %p_Result_0_4_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_56, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_4_4"/></StgValue>
</operation>

<operation id="2479" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.4.4_ifconv:8  %zext_ln461_28 = zext i11 %p_Result_0_4_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_28"/></StgValue>
</operation>

<operation id="2480" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.4_ifconv:9  %trunc_ln565_28 = trunc i64 %bitcast_ln696_56 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_28"/></StgValue>
</operation>

<operation id="2481" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.4.4_ifconv:10  %tmp_56 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_28)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2482" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.4.4_ifconv:11  %zext_ln569_28 = zext i53 %tmp_56 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_28"/></StgValue>
</operation>

<operation id="2483" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.4_ifconv:12  %sub_ln461_28 = sub i54 0, %zext_ln569_28

]]></Node>
<StgValue><ssdm name="sub_ln461_28"/></StgValue>
</operation>

<operation id="2484" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.4.4_ifconv:13  %select_ln570_28 = select i1 %tmp_169, i54 %sub_ln461_28, i54 %zext_ln569_28

]]></Node>
<StgValue><ssdm name="select_ln570_28"/></StgValue>
</operation>

<operation id="2485" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.4.4_ifconv:14  %icmp_ln571_28 = icmp eq i63 %trunc_ln557_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_28"/></StgValue>
</operation>

<operation id="2486" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:15  %sub_ln575_28 = sub i12 1075, %zext_ln461_28

]]></Node>
<StgValue><ssdm name="sub_ln575_28"/></StgValue>
</operation>

<operation id="2487" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:16  %icmp_ln581_28 = icmp sgt i12 %sub_ln575_28, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_28"/></StgValue>
</operation>

<operation id="2488" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:17  %add_ln581_28 = add i12 -4, %sub_ln575_28

]]></Node>
<StgValue><ssdm name="add_ln581_28"/></StgValue>
</operation>

<operation id="2489" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:18  %sub_ln581_28 = sub i12 4, %sub_ln575_28

]]></Node>
<StgValue><ssdm name="sub_ln581_28"/></StgValue>
</operation>

<operation id="2490" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:19  %select_ln581_28 = select i1 %icmp_ln581_28, i12 %add_ln581_28, i12 %sub_ln581_28

]]></Node>
<StgValue><ssdm name="select_ln581_28"/></StgValue>
</operation>

<operation id="2491" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:21  %icmp_ln582_28 = icmp eq i12 %sub_ln575_28, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_28"/></StgValue>
</operation>

<operation id="2492" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.4_ifconv:22  %trunc_ln583_28 = trunc i54 %select_ln570_28 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_28"/></StgValue>
</operation>

<operation id="2493" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:23  %icmp_ln585_28 = icmp ult i12 %select_ln581_28, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_28"/></StgValue>
</operation>

<operation id="2494" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.4_ifconv:28  %bitcast_ln696_57 = bitcast float %v_assign_0_4_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_57"/></StgValue>
</operation>

<operation id="2495" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.4_ifconv:29  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_57, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2496" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:30  %select_ln588_28 = select i1 %tmp_171, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_28"/></StgValue>
</operation>

<operation id="2497" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:32  %xor_ln571_28 = xor i1 %icmp_ln571_28, true

]]></Node>
<StgValue><ssdm name="xor_ln571_28"/></StgValue>
</operation>

<operation id="2498" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:33  %and_ln582_28 = and i1 %icmp_ln582_28, %xor_ln571_28

]]></Node>
<StgValue><ssdm name="and_ln582_28"/></StgValue>
</operation>

<operation id="2499" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:34  %select_ln582_28 = select i1 %and_ln582_28, i12 %trunc_ln583_28, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_28"/></StgValue>
</operation>

<operation id="2500" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:35  %or_ln582_28 = or i1 %icmp_ln571_28, %icmp_ln582_28

]]></Node>
<StgValue><ssdm name="or_ln582_28"/></StgValue>
</operation>

<operation id="2501" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:36  %xor_ln582_28 = xor i1 %or_ln582_28, true

]]></Node>
<StgValue><ssdm name="xor_ln582_28"/></StgValue>
</operation>

<operation id="2502" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:37  %and_ln581_28 = and i1 %icmp_ln581_28, %xor_ln582_28

]]></Node>
<StgValue><ssdm name="and_ln581_28"/></StgValue>
</operation>

<operation id="2503" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:38  %xor_ln585_28 = xor i1 %icmp_ln585_28, true

]]></Node>
<StgValue><ssdm name="xor_ln585_28"/></StgValue>
</operation>

<operation id="2504" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:39  %and_ln585_56 = and i1 %and_ln581_28, %xor_ln585_28

]]></Node>
<StgValue><ssdm name="and_ln585_56"/></StgValue>
</operation>

<operation id="2505" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:40  %select_ln585_56 = select i1 %and_ln585_56, i12 %select_ln588_28, i12 %select_ln582_28

]]></Node>
<StgValue><ssdm name="select_ln585_56"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2506" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:20  %sext_ln581_28 = sext i12 %select_ln581_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_28"/></StgValue>
</operation>

<operation id="2507" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:24  %icmp_ln603_28 = icmp ult i12 %select_ln581_28, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_28"/></StgValue>
</operation>

<operation id="2508" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.4_ifconv:25  %zext_ln586_28 = zext i32 %sext_ln581_28 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_28"/></StgValue>
</operation>

<operation id="2509" st_id="149" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.4_ifconv:26  %ashr_ln586_28 = ashr i54 %select_ln570_28, %zext_ln586_28

]]></Node>
<StgValue><ssdm name="ashr_ln586_28"/></StgValue>
</operation>

<operation id="2510" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.4_ifconv:27  %trunc_ln586_28 = trunc i54 %ashr_ln586_28 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_28"/></StgValue>
</operation>

<operation id="2511" st_id="149" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:31  %shl_ln604_28 = shl i12 %trunc_ln583_28, %select_ln581_28

]]></Node>
<StgValue><ssdm name="shl_ln604_28"/></StgValue>
</operation>

<operation id="2512" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:41  %and_ln585_57 = and i1 %and_ln581_28, %icmp_ln585_28

]]></Node>
<StgValue><ssdm name="and_ln585_57"/></StgValue>
</operation>

<operation id="2513" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:42  %select_ln585_57 = select i1 %and_ln585_57, i12 %trunc_ln586_28, i12 %select_ln585_56

]]></Node>
<StgValue><ssdm name="select_ln585_57"/></StgValue>
</operation>

<operation id="2514" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:43  %or_ln581_28 = or i1 %or_ln582_28, %icmp_ln581_28

]]></Node>
<StgValue><ssdm name="or_ln581_28"/></StgValue>
</operation>

<operation id="2515" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:44  %xor_ln581_28 = xor i1 %or_ln581_28, true

]]></Node>
<StgValue><ssdm name="xor_ln581_28"/></StgValue>
</operation>

<operation id="2516" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.4_ifconv:45  %and_ln603_28 = and i1 %icmp_ln603_28, %xor_ln581_28

]]></Node>
<StgValue><ssdm name="and_ln603_28"/></StgValue>
</operation>

<operation id="2517" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.4_ifconv:46  %select_ln603_28 = select i1 %and_ln603_28, i12 %shl_ln604_28, i12 %select_ln585_57

]]></Node>
<StgValue><ssdm name="select_ln603_28"/></StgValue>
</operation>

<operation id="2518" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.4.4_ifconv:47  br i1 %and_ln71_10, label %29, label %._crit_edge.0.4.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2519" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_34 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_34"/></StgValue>
</operation>

<operation id="2520" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="11" op_0_bw="10">
<![CDATA[
:1  %zext_ln73_35 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_35"/></StgValue>
</operation>

<operation id="2521" st_id="149" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:2  %index_0_4_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %zext_ln73_34, i11 %zext_ln73_35)

]]></Node>
<StgValue><ssdm name="index_0_4_5"/></StgValue>
</operation>

<operation id="2522" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:3  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_4_5)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2523" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge.0.4.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2524" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.4.5_ifconv:0  %has_hit_0_0_4_5 = phi i1 [ %tmp_173, %29 ], [ false, %._crit_edge.0.4.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_4_5"/></StgValue>
</operation>

<operation id="2525" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:1  %zext_ln76_29 = zext i1 %has_hit_0_0_4_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_29"/></StgValue>
</operation>

<operation id="2526" st_id="150" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.5_ifconv:2  %v_assign_0_4_5 = uitofp i32 %zext_ln76_29 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4_5"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2527" st_id="151" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.5_ifconv:2  %v_assign_0_4_5 = uitofp i32 %zext_ln76_29 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_4_5"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2528" st_id="152" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.5_ifconv:3  %d_assign_0_4_5 = fpext float %v_assign_0_4_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4_5"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2529" st_id="153" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.5_ifconv:3  %d_assign_0_4_5 = fpext float %v_assign_0_4_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_4_5"/></StgValue>
</operation>

<operation id="2530" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.5_ifconv:4  %bitcast_ln696_58 = bitcast double %d_assign_0_4_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_58"/></StgValue>
</operation>

<operation id="2531" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.5_ifconv:5  %trunc_ln557_29 = trunc i64 %bitcast_ln696_58 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_29"/></StgValue>
</operation>

<operation id="2532" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.5_ifconv:6  %tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_58, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2533" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.4.5_ifconv:7  %p_Result_0_4_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_58, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_4_5"/></StgValue>
</operation>

<operation id="2534" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.4.5_ifconv:8  %zext_ln461_29 = zext i11 %p_Result_0_4_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_29"/></StgValue>
</operation>

<operation id="2535" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.4.5_ifconv:9  %trunc_ln565_29 = trunc i64 %bitcast_ln696_58 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_29"/></StgValue>
</operation>

<operation id="2536" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.4.5_ifconv:10  %tmp_58 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_29)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2537" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.4.5_ifconv:11  %zext_ln569_29 = zext i53 %tmp_58 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_29"/></StgValue>
</operation>

<operation id="2538" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.5_ifconv:12  %sub_ln461_29 = sub i54 0, %zext_ln569_29

]]></Node>
<StgValue><ssdm name="sub_ln461_29"/></StgValue>
</operation>

<operation id="2539" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.4.5_ifconv:13  %select_ln570_29 = select i1 %tmp_175, i54 %sub_ln461_29, i54 %zext_ln569_29

]]></Node>
<StgValue><ssdm name="select_ln570_29"/></StgValue>
</operation>

<operation id="2540" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.4.5_ifconv:14  %icmp_ln571_29 = icmp eq i63 %trunc_ln557_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_29"/></StgValue>
</operation>

<operation id="2541" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:15  %sub_ln575_29 = sub i12 1075, %zext_ln461_29

]]></Node>
<StgValue><ssdm name="sub_ln575_29"/></StgValue>
</operation>

<operation id="2542" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:16  %icmp_ln581_29 = icmp sgt i12 %sub_ln575_29, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_29"/></StgValue>
</operation>

<operation id="2543" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:17  %add_ln581_29 = add i12 -4, %sub_ln575_29

]]></Node>
<StgValue><ssdm name="add_ln581_29"/></StgValue>
</operation>

<operation id="2544" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:18  %sub_ln581_29 = sub i12 4, %sub_ln575_29

]]></Node>
<StgValue><ssdm name="sub_ln581_29"/></StgValue>
</operation>

<operation id="2545" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:19  %select_ln581_29 = select i1 %icmp_ln581_29, i12 %add_ln581_29, i12 %sub_ln581_29

]]></Node>
<StgValue><ssdm name="select_ln581_29"/></StgValue>
</operation>

<operation id="2546" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:21  %icmp_ln582_29 = icmp eq i12 %sub_ln575_29, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_29"/></StgValue>
</operation>

<operation id="2547" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.5_ifconv:22  %trunc_ln583_29 = trunc i54 %select_ln570_29 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_29"/></StgValue>
</operation>

<operation id="2548" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:23  %icmp_ln585_29 = icmp ult i12 %select_ln581_29, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_29"/></StgValue>
</operation>

<operation id="2549" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.5_ifconv:28  %bitcast_ln696_59 = bitcast float %v_assign_0_4_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_59"/></StgValue>
</operation>

<operation id="2550" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.4.5_ifconv:29  %tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_59, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2551" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:30  %select_ln588_29 = select i1 %tmp_177, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_29"/></StgValue>
</operation>

<operation id="2552" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:32  %xor_ln571_29 = xor i1 %icmp_ln571_29, true

]]></Node>
<StgValue><ssdm name="xor_ln571_29"/></StgValue>
</operation>

<operation id="2553" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:33  %and_ln582_29 = and i1 %icmp_ln582_29, %xor_ln571_29

]]></Node>
<StgValue><ssdm name="and_ln582_29"/></StgValue>
</operation>

<operation id="2554" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:34  %select_ln582_29 = select i1 %and_ln582_29, i12 %trunc_ln583_29, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_29"/></StgValue>
</operation>

<operation id="2555" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:35  %or_ln582_29 = or i1 %icmp_ln571_29, %icmp_ln582_29

]]></Node>
<StgValue><ssdm name="or_ln582_29"/></StgValue>
</operation>

<operation id="2556" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:36  %xor_ln582_29 = xor i1 %or_ln582_29, true

]]></Node>
<StgValue><ssdm name="xor_ln582_29"/></StgValue>
</operation>

<operation id="2557" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:37  %and_ln581_29 = and i1 %icmp_ln581_29, %xor_ln582_29

]]></Node>
<StgValue><ssdm name="and_ln581_29"/></StgValue>
</operation>

<operation id="2558" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:38  %xor_ln585_29 = xor i1 %icmp_ln585_29, true

]]></Node>
<StgValue><ssdm name="xor_ln585_29"/></StgValue>
</operation>

<operation id="2559" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:39  %and_ln585_58 = and i1 %and_ln581_29, %xor_ln585_29

]]></Node>
<StgValue><ssdm name="and_ln585_58"/></StgValue>
</operation>

<operation id="2560" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:40  %select_ln585_58 = select i1 %and_ln585_58, i12 %select_ln588_29, i12 %select_ln582_29

]]></Node>
<StgValue><ssdm name="select_ln585_58"/></StgValue>
</operation>

<operation id="2561" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.4.5_ifconv:47  %add_ln68_4 = add i11 1, %extLd_cast

]]></Node>
<StgValue><ssdm name="add_ln68_4"/></StgValue>
</operation>

<operation id="2562" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.4.5_ifconv:48  %icmp_ln71_12 = icmp sgt i11 %add_ln68_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_12"/></StgValue>
</operation>

<operation id="2563" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.4.5_ifconv:49  %icmp_ln71_13 = icmp slt i11 %add_ln68_4, 385

]]></Node>
<StgValue><ssdm name="icmp_ln71_13"/></StgValue>
</operation>

<operation id="2564" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:50  %and_ln71_11 = and i1 %icmp_ln71_12, %icmp_ln71_13

]]></Node>
<StgValue><ssdm name="and_ln71_11"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2565" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:20  %sext_ln581_29 = sext i12 %select_ln581_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_29"/></StgValue>
</operation>

<operation id="2566" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:24  %icmp_ln603_29 = icmp ult i12 %select_ln581_29, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_29"/></StgValue>
</operation>

<operation id="2567" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.4.5_ifconv:25  %zext_ln586_29 = zext i32 %sext_ln581_29 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_29"/></StgValue>
</operation>

<operation id="2568" st_id="154" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.4.5_ifconv:26  %ashr_ln586_29 = ashr i54 %select_ln570_29, %zext_ln586_29

]]></Node>
<StgValue><ssdm name="ashr_ln586_29"/></StgValue>
</operation>

<operation id="2569" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.4.5_ifconv:27  %trunc_ln586_29 = trunc i54 %ashr_ln586_29 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_29"/></StgValue>
</operation>

<operation id="2570" st_id="154" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:31  %shl_ln604_29 = shl i12 %trunc_ln583_29, %select_ln581_29

]]></Node>
<StgValue><ssdm name="shl_ln604_29"/></StgValue>
</operation>

<operation id="2571" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:41  %and_ln585_59 = and i1 %and_ln581_29, %icmp_ln585_29

]]></Node>
<StgValue><ssdm name="and_ln585_59"/></StgValue>
</operation>

<operation id="2572" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:42  %select_ln585_59 = select i1 %and_ln585_59, i12 %trunc_ln586_29, i12 %select_ln585_58

]]></Node>
<StgValue><ssdm name="select_ln585_59"/></StgValue>
</operation>

<operation id="2573" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:43  %or_ln581_29 = or i1 %or_ln582_29, %icmp_ln581_29

]]></Node>
<StgValue><ssdm name="or_ln581_29"/></StgValue>
</operation>

<operation id="2574" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:44  %xor_ln581_29 = xor i1 %or_ln581_29, true

]]></Node>
<StgValue><ssdm name="xor_ln581_29"/></StgValue>
</operation>

<operation id="2575" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:45  %and_ln603_29 = and i1 %icmp_ln603_29, %xor_ln581_29

]]></Node>
<StgValue><ssdm name="and_ln603_29"/></StgValue>
</operation>

<operation id="2576" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.4.5_ifconv:46  %select_ln603_29 = select i1 %and_ln603_29, i12 %shl_ln604_29, i12 %select_ln585_59

]]></Node>
<StgValue><ssdm name="select_ln603_29"/></StgValue>
</operation>

<operation id="2577" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4.5_ifconv:51  %and_ln71_12 = and i1 %and_ln71_11, %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_12"/></StgValue>
</operation>

<operation id="2578" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.4.5_ifconv:52  br i1 %and_ln71_12, label %30, label %._crit_edge.0.5.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2579" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_36 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_36"/></StgValue>
</operation>

<operation id="2580" st_id="154" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_5 = call fastcc i16 @get3DImageIndex(i4 1, i11 %zext_ln73_36, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_0_5"/></StgValue>
</operation>

<operation id="2581" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_5)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2582" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.5.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2583" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.5.0_ifconv:0  %has_hit_0_0_5_0 = phi i1 [ %tmp_179, %30 ], [ false, %._crit_edge.0.4.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_5_0"/></StgValue>
</operation>

<operation id="2584" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:1  %zext_ln76_30 = zext i1 %has_hit_0_0_5_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_30"/></StgValue>
</operation>

<operation id="2585" st_id="155" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.0_ifconv:2  %v_assign_0_5 = uitofp i32 %zext_ln76_30 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2586" st_id="156" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.0_ifconv:2  %v_assign_0_5 = uitofp i32 %zext_ln76_30 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2587" st_id="157" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.0_ifconv:3  %d_assign_0_5 = fpext float %v_assign_0_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2588" st_id="158" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.0_ifconv:3  %d_assign_0_5 = fpext float %v_assign_0_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5"/></StgValue>
</operation>

<operation id="2589" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.0_ifconv:4  %bitcast_ln696_60 = bitcast double %d_assign_0_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_60"/></StgValue>
</operation>

<operation id="2590" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.0_ifconv:5  %trunc_ln557_30 = trunc i64 %bitcast_ln696_60 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_30"/></StgValue>
</operation>

<operation id="2591" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.0_ifconv:6  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_60, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2592" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.5.0_ifconv:7  %p_Result_0_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_60, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_5"/></StgValue>
</operation>

<operation id="2593" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.5.0_ifconv:8  %zext_ln461_30 = zext i11 %p_Result_0_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_30"/></StgValue>
</operation>

<operation id="2594" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.0_ifconv:9  %trunc_ln565_30 = trunc i64 %bitcast_ln696_60 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_30"/></StgValue>
</operation>

<operation id="2595" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.5.0_ifconv:10  %tmp_60 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_30)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2596" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.5.0_ifconv:11  %zext_ln569_30 = zext i53 %tmp_60 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_30"/></StgValue>
</operation>

<operation id="2597" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.0_ifconv:12  %sub_ln461_30 = sub i54 0, %zext_ln569_30

]]></Node>
<StgValue><ssdm name="sub_ln461_30"/></StgValue>
</operation>

<operation id="2598" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.5.0_ifconv:13  %select_ln570_30 = select i1 %tmp_181, i54 %sub_ln461_30, i54 %zext_ln569_30

]]></Node>
<StgValue><ssdm name="select_ln570_30"/></StgValue>
</operation>

<operation id="2599" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.5.0_ifconv:14  %icmp_ln571_30 = icmp eq i63 %trunc_ln557_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_30"/></StgValue>
</operation>

<operation id="2600" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:15  %sub_ln575_30 = sub i12 1075, %zext_ln461_30

]]></Node>
<StgValue><ssdm name="sub_ln575_30"/></StgValue>
</operation>

<operation id="2601" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:16  %icmp_ln581_30 = icmp sgt i12 %sub_ln575_30, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_30"/></StgValue>
</operation>

<operation id="2602" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:17  %add_ln581_30 = add i12 -4, %sub_ln575_30

]]></Node>
<StgValue><ssdm name="add_ln581_30"/></StgValue>
</operation>

<operation id="2603" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:18  %sub_ln581_30 = sub i12 4, %sub_ln575_30

]]></Node>
<StgValue><ssdm name="sub_ln581_30"/></StgValue>
</operation>

<operation id="2604" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:19  %select_ln581_30 = select i1 %icmp_ln581_30, i12 %add_ln581_30, i12 %sub_ln581_30

]]></Node>
<StgValue><ssdm name="select_ln581_30"/></StgValue>
</operation>

<operation id="2605" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:21  %icmp_ln582_30 = icmp eq i12 %sub_ln575_30, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_30"/></StgValue>
</operation>

<operation id="2606" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.0_ifconv:22  %trunc_ln583_30 = trunc i54 %select_ln570_30 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_30"/></StgValue>
</operation>

<operation id="2607" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:23  %icmp_ln585_30 = icmp ult i12 %select_ln581_30, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_30"/></StgValue>
</operation>

<operation id="2608" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.0_ifconv:28  %bitcast_ln696_61 = bitcast float %v_assign_0_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_61"/></StgValue>
</operation>

<operation id="2609" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.0_ifconv:29  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_61, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2610" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:30  %select_ln588_30 = select i1 %tmp_183, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_30"/></StgValue>
</operation>

<operation id="2611" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:32  %xor_ln571_30 = xor i1 %icmp_ln571_30, true

]]></Node>
<StgValue><ssdm name="xor_ln571_30"/></StgValue>
</operation>

<operation id="2612" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:33  %and_ln582_30 = and i1 %icmp_ln582_30, %xor_ln571_30

]]></Node>
<StgValue><ssdm name="and_ln582_30"/></StgValue>
</operation>

<operation id="2613" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:34  %select_ln582_30 = select i1 %and_ln582_30, i12 %trunc_ln583_30, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_30"/></StgValue>
</operation>

<operation id="2614" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:35  %or_ln582_30 = or i1 %icmp_ln571_30, %icmp_ln582_30

]]></Node>
<StgValue><ssdm name="or_ln582_30"/></StgValue>
</operation>

<operation id="2615" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:36  %xor_ln582_30 = xor i1 %or_ln582_30, true

]]></Node>
<StgValue><ssdm name="xor_ln582_30"/></StgValue>
</operation>

<operation id="2616" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:37  %and_ln581_30 = and i1 %icmp_ln581_30, %xor_ln582_30

]]></Node>
<StgValue><ssdm name="and_ln581_30"/></StgValue>
</operation>

<operation id="2617" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:38  %xor_ln585_30 = xor i1 %icmp_ln585_30, true

]]></Node>
<StgValue><ssdm name="xor_ln585_30"/></StgValue>
</operation>

<operation id="2618" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:39  %and_ln585_60 = and i1 %and_ln581_30, %xor_ln585_30

]]></Node>
<StgValue><ssdm name="and_ln585_60"/></StgValue>
</operation>

<operation id="2619" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:40  %select_ln585_60 = select i1 %and_ln585_60, i12 %select_ln588_30, i12 %select_ln582_30

]]></Node>
<StgValue><ssdm name="select_ln585_60"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2620" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:20  %sext_ln581_30 = sext i12 %select_ln581_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_30"/></StgValue>
</operation>

<operation id="2621" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:24  %icmp_ln603_30 = icmp ult i12 %select_ln581_30, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_30"/></StgValue>
</operation>

<operation id="2622" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.0_ifconv:25  %zext_ln586_30 = zext i32 %sext_ln581_30 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_30"/></StgValue>
</operation>

<operation id="2623" st_id="159" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.0_ifconv:26  %ashr_ln586_30 = ashr i54 %select_ln570_30, %zext_ln586_30

]]></Node>
<StgValue><ssdm name="ashr_ln586_30"/></StgValue>
</operation>

<operation id="2624" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.0_ifconv:27  %trunc_ln586_30 = trunc i54 %ashr_ln586_30 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_30"/></StgValue>
</operation>

<operation id="2625" st_id="159" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:31  %shl_ln604_30 = shl i12 %trunc_ln583_30, %select_ln581_30

]]></Node>
<StgValue><ssdm name="shl_ln604_30"/></StgValue>
</operation>

<operation id="2626" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:41  %and_ln585_61 = and i1 %and_ln581_30, %icmp_ln585_30

]]></Node>
<StgValue><ssdm name="and_ln585_61"/></StgValue>
</operation>

<operation id="2627" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:42  %select_ln585_61 = select i1 %and_ln585_61, i12 %trunc_ln586_30, i12 %select_ln585_60

]]></Node>
<StgValue><ssdm name="select_ln585_61"/></StgValue>
</operation>

<operation id="2628" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:43  %or_ln581_30 = or i1 %or_ln582_30, %icmp_ln581_30

]]></Node>
<StgValue><ssdm name="or_ln581_30"/></StgValue>
</operation>

<operation id="2629" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:44  %xor_ln581_30 = xor i1 %or_ln581_30, true

]]></Node>
<StgValue><ssdm name="xor_ln581_30"/></StgValue>
</operation>

<operation id="2630" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.0_ifconv:45  %and_ln603_30 = and i1 %icmp_ln603_30, %xor_ln581_30

]]></Node>
<StgValue><ssdm name="and_ln603_30"/></StgValue>
</operation>

<operation id="2631" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.0_ifconv:46  %select_ln603_30 = select i1 %and_ln603_30, i12 %shl_ln604_30, i12 %select_ln585_61

]]></Node>
<StgValue><ssdm name="select_ln603_30"/></StgValue>
</operation>

<operation id="2632" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.5.0_ifconv:47  br i1 %and_ln71_12, label %31, label %._crit_edge.0.5.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2633" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_37 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_37"/></StgValue>
</operation>

<operation id="2634" st_id="159" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_5_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %zext_ln73_37, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_0_5_1"/></StgValue>
</operation>

<operation id="2635" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_5_1)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2636" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.5.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2637" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.5.1_ifconv:0  %has_hit_0_0_5_1 = phi i1 [ %tmp_185, %31 ], [ false, %._crit_edge.0.5.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_5_1"/></StgValue>
</operation>

<operation id="2638" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:1  %zext_ln76_31 = zext i1 %has_hit_0_0_5_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_31"/></StgValue>
</operation>

<operation id="2639" st_id="160" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.1_ifconv:2  %v_assign_0_5_1 = uitofp i32 %zext_ln76_31 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5_1"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2640" st_id="161" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.1_ifconv:2  %v_assign_0_5_1 = uitofp i32 %zext_ln76_31 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5_1"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2641" st_id="162" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.1_ifconv:3  %d_assign_0_5_1 = fpext float %v_assign_0_5_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5_1"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2642" st_id="163" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.1_ifconv:3  %d_assign_0_5_1 = fpext float %v_assign_0_5_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5_1"/></StgValue>
</operation>

<operation id="2643" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.1_ifconv:4  %bitcast_ln696_62 = bitcast double %d_assign_0_5_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_62"/></StgValue>
</operation>

<operation id="2644" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.1_ifconv:5  %trunc_ln557_31 = trunc i64 %bitcast_ln696_62 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_31"/></StgValue>
</operation>

<operation id="2645" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.1_ifconv:6  %tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_62, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2646" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.5.1_ifconv:7  %p_Result_0_5_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_62, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_5_1"/></StgValue>
</operation>

<operation id="2647" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.5.1_ifconv:8  %zext_ln461_31 = zext i11 %p_Result_0_5_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_31"/></StgValue>
</operation>

<operation id="2648" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.1_ifconv:9  %trunc_ln565_31 = trunc i64 %bitcast_ln696_62 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_31"/></StgValue>
</operation>

<operation id="2649" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.5.1_ifconv:10  %tmp_62 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_31)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2650" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.5.1_ifconv:11  %zext_ln569_31 = zext i53 %tmp_62 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_31"/></StgValue>
</operation>

<operation id="2651" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.1_ifconv:12  %sub_ln461_31 = sub i54 0, %zext_ln569_31

]]></Node>
<StgValue><ssdm name="sub_ln461_31"/></StgValue>
</operation>

<operation id="2652" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.5.1_ifconv:13  %select_ln570_31 = select i1 %tmp_187, i54 %sub_ln461_31, i54 %zext_ln569_31

]]></Node>
<StgValue><ssdm name="select_ln570_31"/></StgValue>
</operation>

<operation id="2653" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.5.1_ifconv:14  %icmp_ln571_31 = icmp eq i63 %trunc_ln557_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_31"/></StgValue>
</operation>

<operation id="2654" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:15  %sub_ln575_31 = sub i12 1075, %zext_ln461_31

]]></Node>
<StgValue><ssdm name="sub_ln575_31"/></StgValue>
</operation>

<operation id="2655" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:16  %icmp_ln581_31 = icmp sgt i12 %sub_ln575_31, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_31"/></StgValue>
</operation>

<operation id="2656" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:17  %add_ln581_31 = add i12 -4, %sub_ln575_31

]]></Node>
<StgValue><ssdm name="add_ln581_31"/></StgValue>
</operation>

<operation id="2657" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:18  %sub_ln581_31 = sub i12 4, %sub_ln575_31

]]></Node>
<StgValue><ssdm name="sub_ln581_31"/></StgValue>
</operation>

<operation id="2658" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:19  %select_ln581_31 = select i1 %icmp_ln581_31, i12 %add_ln581_31, i12 %sub_ln581_31

]]></Node>
<StgValue><ssdm name="select_ln581_31"/></StgValue>
</operation>

<operation id="2659" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:21  %icmp_ln582_31 = icmp eq i12 %sub_ln575_31, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_31"/></StgValue>
</operation>

<operation id="2660" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.1_ifconv:22  %trunc_ln583_31 = trunc i54 %select_ln570_31 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_31"/></StgValue>
</operation>

<operation id="2661" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:23  %icmp_ln585_31 = icmp ult i12 %select_ln581_31, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_31"/></StgValue>
</operation>

<operation id="2662" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.1_ifconv:28  %bitcast_ln696_63 = bitcast float %v_assign_0_5_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_63"/></StgValue>
</operation>

<operation id="2663" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.1_ifconv:29  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_63, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2664" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:30  %select_ln588_31 = select i1 %tmp_189, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_31"/></StgValue>
</operation>

<operation id="2665" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:32  %xor_ln571_31 = xor i1 %icmp_ln571_31, true

]]></Node>
<StgValue><ssdm name="xor_ln571_31"/></StgValue>
</operation>

<operation id="2666" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:33  %and_ln582_31 = and i1 %icmp_ln582_31, %xor_ln571_31

]]></Node>
<StgValue><ssdm name="and_ln582_31"/></StgValue>
</operation>

<operation id="2667" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:34  %select_ln582_31 = select i1 %and_ln582_31, i12 %trunc_ln583_31, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_31"/></StgValue>
</operation>

<operation id="2668" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:35  %or_ln582_31 = or i1 %icmp_ln571_31, %icmp_ln582_31

]]></Node>
<StgValue><ssdm name="or_ln582_31"/></StgValue>
</operation>

<operation id="2669" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:36  %xor_ln582_31 = xor i1 %or_ln582_31, true

]]></Node>
<StgValue><ssdm name="xor_ln582_31"/></StgValue>
</operation>

<operation id="2670" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:37  %and_ln581_31 = and i1 %icmp_ln581_31, %xor_ln582_31

]]></Node>
<StgValue><ssdm name="and_ln581_31"/></StgValue>
</operation>

<operation id="2671" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:38  %xor_ln585_31 = xor i1 %icmp_ln585_31, true

]]></Node>
<StgValue><ssdm name="xor_ln585_31"/></StgValue>
</operation>

<operation id="2672" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:39  %and_ln585_62 = and i1 %and_ln581_31, %xor_ln585_31

]]></Node>
<StgValue><ssdm name="and_ln585_62"/></StgValue>
</operation>

<operation id="2673" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:40  %select_ln585_62 = select i1 %and_ln585_62, i12 %select_ln588_31, i12 %select_ln582_31

]]></Node>
<StgValue><ssdm name="select_ln585_62"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2674" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:20  %sext_ln581_31 = sext i12 %select_ln581_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_31"/></StgValue>
</operation>

<operation id="2675" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:24  %icmp_ln603_31 = icmp ult i12 %select_ln581_31, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_31"/></StgValue>
</operation>

<operation id="2676" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.1_ifconv:25  %zext_ln586_31 = zext i32 %sext_ln581_31 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_31"/></StgValue>
</operation>

<operation id="2677" st_id="164" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.1_ifconv:26  %ashr_ln586_31 = ashr i54 %select_ln570_31, %zext_ln586_31

]]></Node>
<StgValue><ssdm name="ashr_ln586_31"/></StgValue>
</operation>

<operation id="2678" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.1_ifconv:27  %trunc_ln586_31 = trunc i54 %ashr_ln586_31 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_31"/></StgValue>
</operation>

<operation id="2679" st_id="164" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:31  %shl_ln604_31 = shl i12 %trunc_ln583_31, %select_ln581_31

]]></Node>
<StgValue><ssdm name="shl_ln604_31"/></StgValue>
</operation>

<operation id="2680" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:41  %and_ln585_63 = and i1 %and_ln581_31, %icmp_ln585_31

]]></Node>
<StgValue><ssdm name="and_ln585_63"/></StgValue>
</operation>

<operation id="2681" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:42  %select_ln585_63 = select i1 %and_ln585_63, i12 %trunc_ln586_31, i12 %select_ln585_62

]]></Node>
<StgValue><ssdm name="select_ln585_63"/></StgValue>
</operation>

<operation id="2682" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:43  %or_ln581_31 = or i1 %or_ln582_31, %icmp_ln581_31

]]></Node>
<StgValue><ssdm name="or_ln581_31"/></StgValue>
</operation>

<operation id="2683" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:44  %xor_ln581_31 = xor i1 %or_ln581_31, true

]]></Node>
<StgValue><ssdm name="xor_ln581_31"/></StgValue>
</operation>

<operation id="2684" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.1_ifconv:45  %and_ln603_31 = and i1 %icmp_ln603_31, %xor_ln581_31

]]></Node>
<StgValue><ssdm name="and_ln603_31"/></StgValue>
</operation>

<operation id="2685" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.1_ifconv:46  %select_ln603_31 = select i1 %and_ln603_31, i12 %shl_ln604_31, i12 %select_ln585_63

]]></Node>
<StgValue><ssdm name="select_ln603_31"/></StgValue>
</operation>

<operation id="2686" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.5.1_ifconv:47  br i1 %and_ln71_12, label %32, label %._crit_edge.0.5.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2687" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_38 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_38"/></StgValue>
</operation>

<operation id="2688" st_id="164" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_5_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %zext_ln73_38, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_0_5_2"/></StgValue>
</operation>

<operation id="2689" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_5_2)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2690" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.5.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2691" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.5.2_ifconv:0  %has_hit_0_0_5_2 = phi i1 [ %tmp_191, %32 ], [ false, %._crit_edge.0.5.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_5_2"/></StgValue>
</operation>

<operation id="2692" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:1  %zext_ln76_32 = zext i1 %has_hit_0_0_5_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_32"/></StgValue>
</operation>

<operation id="2693" st_id="165" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.2_ifconv:2  %v_assign_0_5_2 = uitofp i32 %zext_ln76_32 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5_2"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2694" st_id="166" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.2_ifconv:2  %v_assign_0_5_2 = uitofp i32 %zext_ln76_32 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5_2"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2695" st_id="167" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.2_ifconv:3  %d_assign_0_5_2 = fpext float %v_assign_0_5_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5_2"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2696" st_id="168" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.2_ifconv:3  %d_assign_0_5_2 = fpext float %v_assign_0_5_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5_2"/></StgValue>
</operation>

<operation id="2697" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.2_ifconv:4  %bitcast_ln696_64 = bitcast double %d_assign_0_5_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_64"/></StgValue>
</operation>

<operation id="2698" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.2_ifconv:5  %trunc_ln557_32 = trunc i64 %bitcast_ln696_64 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_32"/></StgValue>
</operation>

<operation id="2699" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.2_ifconv:6  %tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_64, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2700" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.5.2_ifconv:7  %p_Result_0_5_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_64, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_5_2"/></StgValue>
</operation>

<operation id="2701" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.5.2_ifconv:8  %zext_ln461_32 = zext i11 %p_Result_0_5_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_32"/></StgValue>
</operation>

<operation id="2702" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.2_ifconv:9  %trunc_ln565_32 = trunc i64 %bitcast_ln696_64 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_32"/></StgValue>
</operation>

<operation id="2703" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.5.2_ifconv:10  %tmp_64 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_32)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2704" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.5.2_ifconv:11  %zext_ln569_32 = zext i53 %tmp_64 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_32"/></StgValue>
</operation>

<operation id="2705" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.2_ifconv:12  %sub_ln461_32 = sub i54 0, %zext_ln569_32

]]></Node>
<StgValue><ssdm name="sub_ln461_32"/></StgValue>
</operation>

<operation id="2706" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.5.2_ifconv:13  %select_ln570_32 = select i1 %tmp_193, i54 %sub_ln461_32, i54 %zext_ln569_32

]]></Node>
<StgValue><ssdm name="select_ln570_32"/></StgValue>
</operation>

<operation id="2707" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.5.2_ifconv:14  %icmp_ln571_32 = icmp eq i63 %trunc_ln557_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_32"/></StgValue>
</operation>

<operation id="2708" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:15  %sub_ln575_32 = sub i12 1075, %zext_ln461_32

]]></Node>
<StgValue><ssdm name="sub_ln575_32"/></StgValue>
</operation>

<operation id="2709" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:16  %icmp_ln581_32 = icmp sgt i12 %sub_ln575_32, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_32"/></StgValue>
</operation>

<operation id="2710" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:17  %add_ln581_32 = add i12 -4, %sub_ln575_32

]]></Node>
<StgValue><ssdm name="add_ln581_32"/></StgValue>
</operation>

<operation id="2711" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:18  %sub_ln581_32 = sub i12 4, %sub_ln575_32

]]></Node>
<StgValue><ssdm name="sub_ln581_32"/></StgValue>
</operation>

<operation id="2712" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:19  %select_ln581_32 = select i1 %icmp_ln581_32, i12 %add_ln581_32, i12 %sub_ln581_32

]]></Node>
<StgValue><ssdm name="select_ln581_32"/></StgValue>
</operation>

<operation id="2713" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:21  %icmp_ln582_32 = icmp eq i12 %sub_ln575_32, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_32"/></StgValue>
</operation>

<operation id="2714" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.2_ifconv:22  %trunc_ln583_32 = trunc i54 %select_ln570_32 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_32"/></StgValue>
</operation>

<operation id="2715" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:23  %icmp_ln585_32 = icmp ult i12 %select_ln581_32, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_32"/></StgValue>
</operation>

<operation id="2716" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.2_ifconv:28  %bitcast_ln696_65 = bitcast float %v_assign_0_5_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_65"/></StgValue>
</operation>

<operation id="2717" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.2_ifconv:29  %tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_65, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2718" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:30  %select_ln588_32 = select i1 %tmp_195, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_32"/></StgValue>
</operation>

<operation id="2719" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:32  %xor_ln571_32 = xor i1 %icmp_ln571_32, true

]]></Node>
<StgValue><ssdm name="xor_ln571_32"/></StgValue>
</operation>

<operation id="2720" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:33  %and_ln582_32 = and i1 %icmp_ln582_32, %xor_ln571_32

]]></Node>
<StgValue><ssdm name="and_ln582_32"/></StgValue>
</operation>

<operation id="2721" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:34  %select_ln582_32 = select i1 %and_ln582_32, i12 %trunc_ln583_32, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_32"/></StgValue>
</operation>

<operation id="2722" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:35  %or_ln582_32 = or i1 %icmp_ln571_32, %icmp_ln582_32

]]></Node>
<StgValue><ssdm name="or_ln582_32"/></StgValue>
</operation>

<operation id="2723" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:36  %xor_ln582_32 = xor i1 %or_ln582_32, true

]]></Node>
<StgValue><ssdm name="xor_ln582_32"/></StgValue>
</operation>

<operation id="2724" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:37  %and_ln581_32 = and i1 %icmp_ln581_32, %xor_ln582_32

]]></Node>
<StgValue><ssdm name="and_ln581_32"/></StgValue>
</operation>

<operation id="2725" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:38  %xor_ln585_32 = xor i1 %icmp_ln585_32, true

]]></Node>
<StgValue><ssdm name="xor_ln585_32"/></StgValue>
</operation>

<operation id="2726" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:39  %and_ln585_64 = and i1 %and_ln581_32, %xor_ln585_32

]]></Node>
<StgValue><ssdm name="and_ln585_64"/></StgValue>
</operation>

<operation id="2727" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:40  %select_ln585_64 = select i1 %and_ln585_64, i12 %select_ln588_32, i12 %select_ln582_32

]]></Node>
<StgValue><ssdm name="select_ln585_64"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2728" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:20  %sext_ln581_32 = sext i12 %select_ln581_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_32"/></StgValue>
</operation>

<operation id="2729" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:24  %icmp_ln603_32 = icmp ult i12 %select_ln581_32, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_32"/></StgValue>
</operation>

<operation id="2730" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.2_ifconv:25  %zext_ln586_32 = zext i32 %sext_ln581_32 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_32"/></StgValue>
</operation>

<operation id="2731" st_id="169" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.2_ifconv:26  %ashr_ln586_32 = ashr i54 %select_ln570_32, %zext_ln586_32

]]></Node>
<StgValue><ssdm name="ashr_ln586_32"/></StgValue>
</operation>

<operation id="2732" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.2_ifconv:27  %trunc_ln586_32 = trunc i54 %ashr_ln586_32 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_32"/></StgValue>
</operation>

<operation id="2733" st_id="169" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:31  %shl_ln604_32 = shl i12 %trunc_ln583_32, %select_ln581_32

]]></Node>
<StgValue><ssdm name="shl_ln604_32"/></StgValue>
</operation>

<operation id="2734" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:41  %and_ln585_65 = and i1 %and_ln581_32, %icmp_ln585_32

]]></Node>
<StgValue><ssdm name="and_ln585_65"/></StgValue>
</operation>

<operation id="2735" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:42  %select_ln585_65 = select i1 %and_ln585_65, i12 %trunc_ln586_32, i12 %select_ln585_64

]]></Node>
<StgValue><ssdm name="select_ln585_65"/></StgValue>
</operation>

<operation id="2736" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:43  %or_ln581_32 = or i1 %or_ln582_32, %icmp_ln581_32

]]></Node>
<StgValue><ssdm name="or_ln581_32"/></StgValue>
</operation>

<operation id="2737" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:44  %xor_ln581_32 = xor i1 %or_ln581_32, true

]]></Node>
<StgValue><ssdm name="xor_ln581_32"/></StgValue>
</operation>

<operation id="2738" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.2_ifconv:45  %and_ln603_32 = and i1 %icmp_ln603_32, %xor_ln581_32

]]></Node>
<StgValue><ssdm name="and_ln603_32"/></StgValue>
</operation>

<operation id="2739" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.2_ifconv:46  %select_ln603_32 = select i1 %and_ln603_32, i12 %shl_ln604_32, i12 %select_ln585_65

]]></Node>
<StgValue><ssdm name="select_ln603_32"/></StgValue>
</operation>

<operation id="2740" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.5.2_ifconv:47  br i1 %and_ln71_12, label %33, label %._crit_edge.0.5.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2741" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_39 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_39"/></StgValue>
</operation>

<operation id="2742" st_id="169" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_5_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %zext_ln73_39, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_0_5_3"/></StgValue>
</operation>

<operation id="2743" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_5_3)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2744" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.5.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2745" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.5.3_ifconv:0  %has_hit_0_0_5_3 = phi i1 [ %tmp_197, %33 ], [ false, %._crit_edge.0.5.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_5_3"/></StgValue>
</operation>

<operation id="2746" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:1  %zext_ln76_33 = zext i1 %has_hit_0_0_5_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_33"/></StgValue>
</operation>

<operation id="2747" st_id="170" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.3_ifconv:2  %v_assign_0_5_3 = uitofp i32 %zext_ln76_33 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5_3"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2748" st_id="171" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.3_ifconv:2  %v_assign_0_5_3 = uitofp i32 %zext_ln76_33 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5_3"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2749" st_id="172" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.3_ifconv:3  %d_assign_0_5_3 = fpext float %v_assign_0_5_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5_3"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2750" st_id="173" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.3_ifconv:3  %d_assign_0_5_3 = fpext float %v_assign_0_5_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5_3"/></StgValue>
</operation>

<operation id="2751" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.3_ifconv:4  %bitcast_ln696_66 = bitcast double %d_assign_0_5_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_66"/></StgValue>
</operation>

<operation id="2752" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.3_ifconv:5  %trunc_ln557_33 = trunc i64 %bitcast_ln696_66 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_33"/></StgValue>
</operation>

<operation id="2753" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.3_ifconv:6  %tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_66, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2754" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.5.3_ifconv:7  %p_Result_0_5_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_66, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_5_3"/></StgValue>
</operation>

<operation id="2755" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.5.3_ifconv:8  %zext_ln461_33 = zext i11 %p_Result_0_5_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_33"/></StgValue>
</operation>

<operation id="2756" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.3_ifconv:9  %trunc_ln565_33 = trunc i64 %bitcast_ln696_66 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_33"/></StgValue>
</operation>

<operation id="2757" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.5.3_ifconv:10  %tmp_66 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_33)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2758" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.5.3_ifconv:11  %zext_ln569_33 = zext i53 %tmp_66 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_33"/></StgValue>
</operation>

<operation id="2759" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.3_ifconv:12  %sub_ln461_33 = sub i54 0, %zext_ln569_33

]]></Node>
<StgValue><ssdm name="sub_ln461_33"/></StgValue>
</operation>

<operation id="2760" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.5.3_ifconv:13  %select_ln570_33 = select i1 %tmp_199, i54 %sub_ln461_33, i54 %zext_ln569_33

]]></Node>
<StgValue><ssdm name="select_ln570_33"/></StgValue>
</operation>

<operation id="2761" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.5.3_ifconv:14  %icmp_ln571_33 = icmp eq i63 %trunc_ln557_33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_33"/></StgValue>
</operation>

<operation id="2762" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:15  %sub_ln575_33 = sub i12 1075, %zext_ln461_33

]]></Node>
<StgValue><ssdm name="sub_ln575_33"/></StgValue>
</operation>

<operation id="2763" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:16  %icmp_ln581_33 = icmp sgt i12 %sub_ln575_33, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_33"/></StgValue>
</operation>

<operation id="2764" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:17  %add_ln581_33 = add i12 -4, %sub_ln575_33

]]></Node>
<StgValue><ssdm name="add_ln581_33"/></StgValue>
</operation>

<operation id="2765" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:18  %sub_ln581_33 = sub i12 4, %sub_ln575_33

]]></Node>
<StgValue><ssdm name="sub_ln581_33"/></StgValue>
</operation>

<operation id="2766" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:19  %select_ln581_33 = select i1 %icmp_ln581_33, i12 %add_ln581_33, i12 %sub_ln581_33

]]></Node>
<StgValue><ssdm name="select_ln581_33"/></StgValue>
</operation>

<operation id="2767" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:21  %icmp_ln582_33 = icmp eq i12 %sub_ln575_33, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_33"/></StgValue>
</operation>

<operation id="2768" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.3_ifconv:22  %trunc_ln583_33 = trunc i54 %select_ln570_33 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_33"/></StgValue>
</operation>

<operation id="2769" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:23  %icmp_ln585_33 = icmp ult i12 %select_ln581_33, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_33"/></StgValue>
</operation>

<operation id="2770" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.3_ifconv:28  %bitcast_ln696_67 = bitcast float %v_assign_0_5_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_67"/></StgValue>
</operation>

<operation id="2771" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.3_ifconv:29  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_67, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2772" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:30  %select_ln588_33 = select i1 %tmp_201, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_33"/></StgValue>
</operation>

<operation id="2773" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:32  %xor_ln571_33 = xor i1 %icmp_ln571_33, true

]]></Node>
<StgValue><ssdm name="xor_ln571_33"/></StgValue>
</operation>

<operation id="2774" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:33  %and_ln582_33 = and i1 %icmp_ln582_33, %xor_ln571_33

]]></Node>
<StgValue><ssdm name="and_ln582_33"/></StgValue>
</operation>

<operation id="2775" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:34  %select_ln582_33 = select i1 %and_ln582_33, i12 %trunc_ln583_33, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_33"/></StgValue>
</operation>

<operation id="2776" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:35  %or_ln582_33 = or i1 %icmp_ln571_33, %icmp_ln582_33

]]></Node>
<StgValue><ssdm name="or_ln582_33"/></StgValue>
</operation>

<operation id="2777" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:36  %xor_ln582_33 = xor i1 %or_ln582_33, true

]]></Node>
<StgValue><ssdm name="xor_ln582_33"/></StgValue>
</operation>

<operation id="2778" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:37  %and_ln581_33 = and i1 %icmp_ln581_33, %xor_ln582_33

]]></Node>
<StgValue><ssdm name="and_ln581_33"/></StgValue>
</operation>

<operation id="2779" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:38  %xor_ln585_33 = xor i1 %icmp_ln585_33, true

]]></Node>
<StgValue><ssdm name="xor_ln585_33"/></StgValue>
</operation>

<operation id="2780" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:39  %and_ln585_66 = and i1 %and_ln581_33, %xor_ln585_33

]]></Node>
<StgValue><ssdm name="and_ln585_66"/></StgValue>
</operation>

<operation id="2781" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:40  %select_ln585_66 = select i1 %and_ln585_66, i12 %select_ln588_33, i12 %select_ln582_33

]]></Node>
<StgValue><ssdm name="select_ln585_66"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2782" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:20  %sext_ln581_33 = sext i12 %select_ln581_33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_33"/></StgValue>
</operation>

<operation id="2783" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:24  %icmp_ln603_33 = icmp ult i12 %select_ln581_33, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_33"/></StgValue>
</operation>

<operation id="2784" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.3_ifconv:25  %zext_ln586_33 = zext i32 %sext_ln581_33 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_33"/></StgValue>
</operation>

<operation id="2785" st_id="174" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.3_ifconv:26  %ashr_ln586_33 = ashr i54 %select_ln570_33, %zext_ln586_33

]]></Node>
<StgValue><ssdm name="ashr_ln586_33"/></StgValue>
</operation>

<operation id="2786" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.3_ifconv:27  %trunc_ln586_33 = trunc i54 %ashr_ln586_33 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_33"/></StgValue>
</operation>

<operation id="2787" st_id="174" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:31  %shl_ln604_33 = shl i12 %trunc_ln583_33, %select_ln581_33

]]></Node>
<StgValue><ssdm name="shl_ln604_33"/></StgValue>
</operation>

<operation id="2788" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:41  %and_ln585_67 = and i1 %and_ln581_33, %icmp_ln585_33

]]></Node>
<StgValue><ssdm name="and_ln585_67"/></StgValue>
</operation>

<operation id="2789" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:42  %select_ln585_67 = select i1 %and_ln585_67, i12 %trunc_ln586_33, i12 %select_ln585_66

]]></Node>
<StgValue><ssdm name="select_ln585_67"/></StgValue>
</operation>

<operation id="2790" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:43  %or_ln581_33 = or i1 %or_ln582_33, %icmp_ln581_33

]]></Node>
<StgValue><ssdm name="or_ln581_33"/></StgValue>
</operation>

<operation id="2791" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:44  %xor_ln581_33 = xor i1 %or_ln581_33, true

]]></Node>
<StgValue><ssdm name="xor_ln581_33"/></StgValue>
</operation>

<operation id="2792" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.3_ifconv:45  %and_ln603_33 = and i1 %icmp_ln603_33, %xor_ln581_33

]]></Node>
<StgValue><ssdm name="and_ln603_33"/></StgValue>
</operation>

<operation id="2793" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.3_ifconv:46  %select_ln603_33 = select i1 %and_ln603_33, i12 %shl_ln604_33, i12 %select_ln585_67

]]></Node>
<StgValue><ssdm name="select_ln603_33"/></StgValue>
</operation>

<operation id="2794" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.5.3_ifconv:47  br i1 %and_ln71_12, label %34, label %._crit_edge.0.5.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2795" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_40 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_40"/></StgValue>
</operation>

<operation id="2796" st_id="174" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_5_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %zext_ln73_40, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_0_5_4"/></StgValue>
</operation>

<operation id="2797" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_5_4)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2798" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.5.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2799" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.5.4_ifconv:0  %has_hit_0_0_5_4 = phi i1 [ %tmp_203, %34 ], [ false, %._crit_edge.0.5.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_5_4"/></StgValue>
</operation>

<operation id="2800" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:1  %zext_ln76_34 = zext i1 %has_hit_0_0_5_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_34"/></StgValue>
</operation>

<operation id="2801" st_id="175" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.4_ifconv:2  %v_assign_0_5_4 = uitofp i32 %zext_ln76_34 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5_4"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2802" st_id="176" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.4_ifconv:2  %v_assign_0_5_4 = uitofp i32 %zext_ln76_34 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5_4"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2803" st_id="177" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.4_ifconv:3  %d_assign_0_5_4 = fpext float %v_assign_0_5_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5_4"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2804" st_id="178" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.4_ifconv:3  %d_assign_0_5_4 = fpext float %v_assign_0_5_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5_4"/></StgValue>
</operation>

<operation id="2805" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.4_ifconv:4  %bitcast_ln696_68 = bitcast double %d_assign_0_5_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_68"/></StgValue>
</operation>

<operation id="2806" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.4_ifconv:5  %trunc_ln557_34 = trunc i64 %bitcast_ln696_68 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_34"/></StgValue>
</operation>

<operation id="2807" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.4_ifconv:6  %tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_68, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2808" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.5.4_ifconv:7  %p_Result_0_5_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_68, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_5_4"/></StgValue>
</operation>

<operation id="2809" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.5.4_ifconv:8  %zext_ln461_34 = zext i11 %p_Result_0_5_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_34"/></StgValue>
</operation>

<operation id="2810" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.4_ifconv:9  %trunc_ln565_34 = trunc i64 %bitcast_ln696_68 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_34"/></StgValue>
</operation>

<operation id="2811" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.5.4_ifconv:10  %tmp_68 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_34)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2812" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.5.4_ifconv:11  %zext_ln569_34 = zext i53 %tmp_68 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_34"/></StgValue>
</operation>

<operation id="2813" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.4_ifconv:12  %sub_ln461_34 = sub i54 0, %zext_ln569_34

]]></Node>
<StgValue><ssdm name="sub_ln461_34"/></StgValue>
</operation>

<operation id="2814" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.5.4_ifconv:13  %select_ln570_34 = select i1 %tmp_205, i54 %sub_ln461_34, i54 %zext_ln569_34

]]></Node>
<StgValue><ssdm name="select_ln570_34"/></StgValue>
</operation>

<operation id="2815" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.5.4_ifconv:14  %icmp_ln571_34 = icmp eq i63 %trunc_ln557_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_34"/></StgValue>
</operation>

<operation id="2816" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:15  %sub_ln575_34 = sub i12 1075, %zext_ln461_34

]]></Node>
<StgValue><ssdm name="sub_ln575_34"/></StgValue>
</operation>

<operation id="2817" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:16  %icmp_ln581_34 = icmp sgt i12 %sub_ln575_34, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_34"/></StgValue>
</operation>

<operation id="2818" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:17  %add_ln581_34 = add i12 -4, %sub_ln575_34

]]></Node>
<StgValue><ssdm name="add_ln581_34"/></StgValue>
</operation>

<operation id="2819" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:18  %sub_ln581_34 = sub i12 4, %sub_ln575_34

]]></Node>
<StgValue><ssdm name="sub_ln581_34"/></StgValue>
</operation>

<operation id="2820" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:19  %select_ln581_34 = select i1 %icmp_ln581_34, i12 %add_ln581_34, i12 %sub_ln581_34

]]></Node>
<StgValue><ssdm name="select_ln581_34"/></StgValue>
</operation>

<operation id="2821" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:21  %icmp_ln582_34 = icmp eq i12 %sub_ln575_34, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_34"/></StgValue>
</operation>

<operation id="2822" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.4_ifconv:22  %trunc_ln583_34 = trunc i54 %select_ln570_34 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_34"/></StgValue>
</operation>

<operation id="2823" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:23  %icmp_ln585_34 = icmp ult i12 %select_ln581_34, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_34"/></StgValue>
</operation>

<operation id="2824" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.4_ifconv:28  %bitcast_ln696_69 = bitcast float %v_assign_0_5_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_69"/></StgValue>
</operation>

<operation id="2825" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.4_ifconv:29  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_69, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2826" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:30  %select_ln588_34 = select i1 %tmp_207, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_34"/></StgValue>
</operation>

<operation id="2827" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:32  %xor_ln571_34 = xor i1 %icmp_ln571_34, true

]]></Node>
<StgValue><ssdm name="xor_ln571_34"/></StgValue>
</operation>

<operation id="2828" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:33  %and_ln582_34 = and i1 %icmp_ln582_34, %xor_ln571_34

]]></Node>
<StgValue><ssdm name="and_ln582_34"/></StgValue>
</operation>

<operation id="2829" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:34  %select_ln582_34 = select i1 %and_ln582_34, i12 %trunc_ln583_34, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_34"/></StgValue>
</operation>

<operation id="2830" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:35  %or_ln582_34 = or i1 %icmp_ln571_34, %icmp_ln582_34

]]></Node>
<StgValue><ssdm name="or_ln582_34"/></StgValue>
</operation>

<operation id="2831" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:36  %xor_ln582_34 = xor i1 %or_ln582_34, true

]]></Node>
<StgValue><ssdm name="xor_ln582_34"/></StgValue>
</operation>

<operation id="2832" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:37  %and_ln581_34 = and i1 %icmp_ln581_34, %xor_ln582_34

]]></Node>
<StgValue><ssdm name="and_ln581_34"/></StgValue>
</operation>

<operation id="2833" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:38  %xor_ln585_34 = xor i1 %icmp_ln585_34, true

]]></Node>
<StgValue><ssdm name="xor_ln585_34"/></StgValue>
</operation>

<operation id="2834" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:39  %and_ln585_68 = and i1 %and_ln581_34, %xor_ln585_34

]]></Node>
<StgValue><ssdm name="and_ln585_68"/></StgValue>
</operation>

<operation id="2835" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:40  %select_ln585_68 = select i1 %and_ln585_68, i12 %select_ln588_34, i12 %select_ln582_34

]]></Node>
<StgValue><ssdm name="select_ln585_68"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2836" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:20  %sext_ln581_34 = sext i12 %select_ln581_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_34"/></StgValue>
</operation>

<operation id="2837" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:24  %icmp_ln603_34 = icmp ult i12 %select_ln581_34, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_34"/></StgValue>
</operation>

<operation id="2838" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.4_ifconv:25  %zext_ln586_34 = zext i32 %sext_ln581_34 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_34"/></StgValue>
</operation>

<operation id="2839" st_id="179" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.4_ifconv:26  %ashr_ln586_34 = ashr i54 %select_ln570_34, %zext_ln586_34

]]></Node>
<StgValue><ssdm name="ashr_ln586_34"/></StgValue>
</operation>

<operation id="2840" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.4_ifconv:27  %trunc_ln586_34 = trunc i54 %ashr_ln586_34 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_34"/></StgValue>
</operation>

<operation id="2841" st_id="179" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:31  %shl_ln604_34 = shl i12 %trunc_ln583_34, %select_ln581_34

]]></Node>
<StgValue><ssdm name="shl_ln604_34"/></StgValue>
</operation>

<operation id="2842" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:41  %and_ln585_69 = and i1 %and_ln581_34, %icmp_ln585_34

]]></Node>
<StgValue><ssdm name="and_ln585_69"/></StgValue>
</operation>

<operation id="2843" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:42  %select_ln585_69 = select i1 %and_ln585_69, i12 %trunc_ln586_34, i12 %select_ln585_68

]]></Node>
<StgValue><ssdm name="select_ln585_69"/></StgValue>
</operation>

<operation id="2844" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:43  %or_ln581_34 = or i1 %or_ln582_34, %icmp_ln581_34

]]></Node>
<StgValue><ssdm name="or_ln581_34"/></StgValue>
</operation>

<operation id="2845" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:44  %xor_ln581_34 = xor i1 %or_ln581_34, true

]]></Node>
<StgValue><ssdm name="xor_ln581_34"/></StgValue>
</operation>

<operation id="2846" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.4_ifconv:45  %and_ln603_34 = and i1 %icmp_ln603_34, %xor_ln581_34

]]></Node>
<StgValue><ssdm name="and_ln603_34"/></StgValue>
</operation>

<operation id="2847" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.4_ifconv:46  %select_ln603_34 = select i1 %and_ln603_34, i12 %shl_ln604_34, i12 %select_ln585_69

]]></Node>
<StgValue><ssdm name="select_ln603_34"/></StgValue>
</operation>

<operation id="2848" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.5.4_ifconv:47  br i1 %and_ln71_12, label %35, label %._crit_edge.0.5.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2849" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_41 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_41"/></StgValue>
</operation>

<operation id="2850" st_id="179" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_5_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %zext_ln73_41, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_0_5_5"/></StgValue>
</operation>

<operation id="2851" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_5_5)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2852" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.5.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2853" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.5.5_ifconv:0  %has_hit_0_0_5_5 = phi i1 [ %tmp_209, %35 ], [ false, %._crit_edge.0.5.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_5_5"/></StgValue>
</operation>

<operation id="2854" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:1  %zext_ln76_35 = zext i1 %has_hit_0_0_5_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_35"/></StgValue>
</operation>

<operation id="2855" st_id="180" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.5_ifconv:2  %v_assign_0_5_5 = uitofp i32 %zext_ln76_35 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5_5"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2856" st_id="181" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.5_ifconv:2  %v_assign_0_5_5 = uitofp i32 %zext_ln76_35 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_5_5"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2857" st_id="182" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.5_ifconv:3  %d_assign_0_5_5 = fpext float %v_assign_0_5_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5_5"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2858" st_id="183" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.5_ifconv:3  %d_assign_0_5_5 = fpext float %v_assign_0_5_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_5_5"/></StgValue>
</operation>

<operation id="2859" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.5_ifconv:4  %bitcast_ln696_70 = bitcast double %d_assign_0_5_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_70"/></StgValue>
</operation>

<operation id="2860" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.5_ifconv:5  %trunc_ln557_35 = trunc i64 %bitcast_ln696_70 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_35"/></StgValue>
</operation>

<operation id="2861" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.5_ifconv:6  %tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_70, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2862" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.5.5_ifconv:7  %p_Result_0_5_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_70, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_5_5"/></StgValue>
</operation>

<operation id="2863" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.5.5_ifconv:8  %zext_ln461_35 = zext i11 %p_Result_0_5_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_35"/></StgValue>
</operation>

<operation id="2864" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.5.5_ifconv:9  %trunc_ln565_35 = trunc i64 %bitcast_ln696_70 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_35"/></StgValue>
</operation>

<operation id="2865" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.5.5_ifconv:10  %tmp_70 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_35)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2866" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.5.5_ifconv:11  %zext_ln569_35 = zext i53 %tmp_70 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_35"/></StgValue>
</operation>

<operation id="2867" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.5_ifconv:12  %sub_ln461_35 = sub i54 0, %zext_ln569_35

]]></Node>
<StgValue><ssdm name="sub_ln461_35"/></StgValue>
</operation>

<operation id="2868" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.5.5_ifconv:13  %select_ln570_35 = select i1 %tmp_211, i54 %sub_ln461_35, i54 %zext_ln569_35

]]></Node>
<StgValue><ssdm name="select_ln570_35"/></StgValue>
</operation>

<operation id="2869" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.5.5_ifconv:14  %icmp_ln571_35 = icmp eq i63 %trunc_ln557_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_35"/></StgValue>
</operation>

<operation id="2870" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:15  %sub_ln575_35 = sub i12 1075, %zext_ln461_35

]]></Node>
<StgValue><ssdm name="sub_ln575_35"/></StgValue>
</operation>

<operation id="2871" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:16  %icmp_ln581_35 = icmp sgt i12 %sub_ln575_35, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_35"/></StgValue>
</operation>

<operation id="2872" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:17  %add_ln581_35 = add i12 -4, %sub_ln575_35

]]></Node>
<StgValue><ssdm name="add_ln581_35"/></StgValue>
</operation>

<operation id="2873" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:18  %sub_ln581_35 = sub i12 4, %sub_ln575_35

]]></Node>
<StgValue><ssdm name="sub_ln581_35"/></StgValue>
</operation>

<operation id="2874" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:19  %select_ln581_35 = select i1 %icmp_ln581_35, i12 %add_ln581_35, i12 %sub_ln581_35

]]></Node>
<StgValue><ssdm name="select_ln581_35"/></StgValue>
</operation>

<operation id="2875" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:21  %icmp_ln582_35 = icmp eq i12 %sub_ln575_35, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_35"/></StgValue>
</operation>

<operation id="2876" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.5_ifconv:22  %trunc_ln583_35 = trunc i54 %select_ln570_35 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_35"/></StgValue>
</operation>

<operation id="2877" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:23  %icmp_ln585_35 = icmp ult i12 %select_ln581_35, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_35"/></StgValue>
</operation>

<operation id="2878" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.5_ifconv:28  %bitcast_ln696_71 = bitcast float %v_assign_0_5_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_71"/></StgValue>
</operation>

<operation id="2879" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.5.5_ifconv:29  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_71, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2880" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:30  %select_ln588_35 = select i1 %tmp_213, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_35"/></StgValue>
</operation>

<operation id="2881" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:32  %xor_ln571_35 = xor i1 %icmp_ln571_35, true

]]></Node>
<StgValue><ssdm name="xor_ln571_35"/></StgValue>
</operation>

<operation id="2882" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:33  %and_ln582_35 = and i1 %icmp_ln582_35, %xor_ln571_35

]]></Node>
<StgValue><ssdm name="and_ln582_35"/></StgValue>
</operation>

<operation id="2883" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:34  %select_ln582_35 = select i1 %and_ln582_35, i12 %trunc_ln583_35, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_35"/></StgValue>
</operation>

<operation id="2884" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:35  %or_ln582_35 = or i1 %icmp_ln571_35, %icmp_ln582_35

]]></Node>
<StgValue><ssdm name="or_ln582_35"/></StgValue>
</operation>

<operation id="2885" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:36  %xor_ln582_35 = xor i1 %or_ln582_35, true

]]></Node>
<StgValue><ssdm name="xor_ln582_35"/></StgValue>
</operation>

<operation id="2886" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:37  %and_ln581_35 = and i1 %icmp_ln581_35, %xor_ln582_35

]]></Node>
<StgValue><ssdm name="and_ln581_35"/></StgValue>
</operation>

<operation id="2887" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:38  %xor_ln585_35 = xor i1 %icmp_ln585_35, true

]]></Node>
<StgValue><ssdm name="xor_ln585_35"/></StgValue>
</operation>

<operation id="2888" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:39  %and_ln585_70 = and i1 %and_ln581_35, %xor_ln585_35

]]></Node>
<StgValue><ssdm name="and_ln585_70"/></StgValue>
</operation>

<operation id="2889" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:40  %select_ln585_70 = select i1 %and_ln585_70, i12 %select_ln588_35, i12 %select_ln582_35

]]></Node>
<StgValue><ssdm name="select_ln585_70"/></StgValue>
</operation>

<operation id="2890" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.5.5_ifconv:47  %add_ln68_5 = add i11 2, %extLd_cast

]]></Node>
<StgValue><ssdm name="add_ln68_5"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2891" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:20  %sext_ln581_35 = sext i12 %select_ln581_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_35"/></StgValue>
</operation>

<operation id="2892" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:24  %icmp_ln603_35 = icmp ult i12 %select_ln581_35, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_35"/></StgValue>
</operation>

<operation id="2893" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.5.5_ifconv:25  %zext_ln586_35 = zext i32 %sext_ln581_35 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_35"/></StgValue>
</operation>

<operation id="2894" st_id="184" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.5.5_ifconv:26  %ashr_ln586_35 = ashr i54 %select_ln570_35, %zext_ln586_35

]]></Node>
<StgValue><ssdm name="ashr_ln586_35"/></StgValue>
</operation>

<operation id="2895" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.5.5_ifconv:27  %trunc_ln586_35 = trunc i54 %ashr_ln586_35 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_35"/></StgValue>
</operation>

<operation id="2896" st_id="184" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:31  %shl_ln604_35 = shl i12 %trunc_ln583_35, %select_ln581_35

]]></Node>
<StgValue><ssdm name="shl_ln604_35"/></StgValue>
</operation>

<operation id="2897" st_id="184" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:41  %and_ln585_71 = and i1 %and_ln581_35, %icmp_ln585_35

]]></Node>
<StgValue><ssdm name="and_ln585_71"/></StgValue>
</operation>

<operation id="2898" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:42  %select_ln585_71 = select i1 %and_ln585_71, i12 %trunc_ln586_35, i12 %select_ln585_70

]]></Node>
<StgValue><ssdm name="select_ln585_71"/></StgValue>
</operation>

<operation id="2899" st_id="184" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:43  %or_ln581_35 = or i1 %or_ln582_35, %icmp_ln581_35

]]></Node>
<StgValue><ssdm name="or_ln581_35"/></StgValue>
</operation>

<operation id="2900" st_id="184" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:44  %xor_ln581_35 = xor i1 %or_ln581_35, true

]]></Node>
<StgValue><ssdm name="xor_ln581_35"/></StgValue>
</operation>

<operation id="2901" st_id="184" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:45  %and_ln603_35 = and i1 %icmp_ln603_35, %xor_ln581_35

]]></Node>
<StgValue><ssdm name="and_ln603_35"/></StgValue>
</operation>

<operation id="2902" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.5.5_ifconv:46  %select_ln603_35 = select i1 %and_ln603_35, i12 %shl_ln604_35, i12 %select_ln585_71

]]></Node>
<StgValue><ssdm name="select_ln603_35"/></StgValue>
</operation>

<operation id="2903" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.5.5_ifconv:48  %icmp_ln71_14 = icmp sgt i11 %add_ln68_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_14"/></StgValue>
</operation>

<operation id="2904" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.5.5_ifconv:49  %icmp_ln71_15 = icmp slt i11 %add_ln68_5, 385

]]></Node>
<StgValue><ssdm name="icmp_ln71_15"/></StgValue>
</operation>

<operation id="2905" st_id="184" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:50  %and_ln71_13 = and i1 %icmp_ln71_14, %icmp_ln71_15

]]></Node>
<StgValue><ssdm name="and_ln71_13"/></StgValue>
</operation>

<operation id="2906" st_id="184" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5.5_ifconv:51  %and_ln71_14 = and i1 %and_ln71_13, %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_14"/></StgValue>
</operation>

<operation id="2907" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.5.5_ifconv:52  br i1 %and_ln71_14, label %36, label %._crit_edge.0.6.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2908" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_42 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_42"/></StgValue>
</operation>

<operation id="2909" st_id="184" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_6 = call fastcc i16 @get3DImageIndex(i4 1, i11 %zext_ln73_42, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_0_6"/></StgValue>
</operation>

<operation id="2910" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_6)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2911" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.6.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2912" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.6.0_ifconv:0  %has_hit_0_0_6_0 = phi i1 [ %tmp_215, %36 ], [ false, %._crit_edge.0.5.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_6_0"/></StgValue>
</operation>

<operation id="2913" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:1  %zext_ln76_36 = zext i1 %has_hit_0_0_6_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_36"/></StgValue>
</operation>

<operation id="2914" st_id="185" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.0_ifconv:2  %v_assign_0_6 = uitofp i32 %zext_ln76_36 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2915" st_id="186" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.0_ifconv:2  %v_assign_0_6 = uitofp i32 %zext_ln76_36 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2916" st_id="187" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.0_ifconv:3  %d_assign_0_6 = fpext float %v_assign_0_6 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2917" st_id="188" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.0_ifconv:3  %d_assign_0_6 = fpext float %v_assign_0_6 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6"/></StgValue>
</operation>

<operation id="2918" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.0_ifconv:4  %bitcast_ln696_72 = bitcast double %d_assign_0_6 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_72"/></StgValue>
</operation>

<operation id="2919" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.0_ifconv:5  %trunc_ln557_36 = trunc i64 %bitcast_ln696_72 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_36"/></StgValue>
</operation>

<operation id="2920" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.0_ifconv:6  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_72, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2921" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.6.0_ifconv:7  %p_Result_0_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_72, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_6"/></StgValue>
</operation>

<operation id="2922" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.6.0_ifconv:8  %zext_ln461_36 = zext i11 %p_Result_0_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_36"/></StgValue>
</operation>

<operation id="2923" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.0_ifconv:9  %trunc_ln565_36 = trunc i64 %bitcast_ln696_72 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_36"/></StgValue>
</operation>

<operation id="2924" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.6.0_ifconv:10  %tmp_72 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_36)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="2925" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.6.0_ifconv:11  %zext_ln569_36 = zext i53 %tmp_72 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_36"/></StgValue>
</operation>

<operation id="2926" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.0_ifconv:12  %sub_ln461_36 = sub i54 0, %zext_ln569_36

]]></Node>
<StgValue><ssdm name="sub_ln461_36"/></StgValue>
</operation>

<operation id="2927" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.6.0_ifconv:13  %select_ln570_36 = select i1 %tmp_217, i54 %sub_ln461_36, i54 %zext_ln569_36

]]></Node>
<StgValue><ssdm name="select_ln570_36"/></StgValue>
</operation>

<operation id="2928" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.6.0_ifconv:14  %icmp_ln571_36 = icmp eq i63 %trunc_ln557_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_36"/></StgValue>
</operation>

<operation id="2929" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:15  %sub_ln575_36 = sub i12 1075, %zext_ln461_36

]]></Node>
<StgValue><ssdm name="sub_ln575_36"/></StgValue>
</operation>

<operation id="2930" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:16  %icmp_ln581_36 = icmp sgt i12 %sub_ln575_36, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_36"/></StgValue>
</operation>

<operation id="2931" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:17  %add_ln581_36 = add i12 -4, %sub_ln575_36

]]></Node>
<StgValue><ssdm name="add_ln581_36"/></StgValue>
</operation>

<operation id="2932" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:18  %sub_ln581_36 = sub i12 4, %sub_ln575_36

]]></Node>
<StgValue><ssdm name="sub_ln581_36"/></StgValue>
</operation>

<operation id="2933" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:19  %select_ln581_36 = select i1 %icmp_ln581_36, i12 %add_ln581_36, i12 %sub_ln581_36

]]></Node>
<StgValue><ssdm name="select_ln581_36"/></StgValue>
</operation>

<operation id="2934" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:21  %icmp_ln582_36 = icmp eq i12 %sub_ln575_36, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_36"/></StgValue>
</operation>

<operation id="2935" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.0_ifconv:22  %trunc_ln583_36 = trunc i54 %select_ln570_36 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_36"/></StgValue>
</operation>

<operation id="2936" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:23  %icmp_ln585_36 = icmp ult i12 %select_ln581_36, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_36"/></StgValue>
</operation>

<operation id="2937" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.0_ifconv:28  %bitcast_ln696_73 = bitcast float %v_assign_0_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_73"/></StgValue>
</operation>

<operation id="2938" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.0_ifconv:29  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_73, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2939" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:30  %select_ln588_36 = select i1 %tmp_219, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_36"/></StgValue>
</operation>

<operation id="2940" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:32  %xor_ln571_36 = xor i1 %icmp_ln571_36, true

]]></Node>
<StgValue><ssdm name="xor_ln571_36"/></StgValue>
</operation>

<operation id="2941" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:33  %and_ln582_36 = and i1 %icmp_ln582_36, %xor_ln571_36

]]></Node>
<StgValue><ssdm name="and_ln582_36"/></StgValue>
</operation>

<operation id="2942" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:34  %select_ln582_36 = select i1 %and_ln582_36, i12 %trunc_ln583_36, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_36"/></StgValue>
</operation>

<operation id="2943" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:35  %or_ln582_36 = or i1 %icmp_ln571_36, %icmp_ln582_36

]]></Node>
<StgValue><ssdm name="or_ln582_36"/></StgValue>
</operation>

<operation id="2944" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:36  %xor_ln582_36 = xor i1 %or_ln582_36, true

]]></Node>
<StgValue><ssdm name="xor_ln582_36"/></StgValue>
</operation>

<operation id="2945" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:37  %and_ln581_36 = and i1 %icmp_ln581_36, %xor_ln582_36

]]></Node>
<StgValue><ssdm name="and_ln581_36"/></StgValue>
</operation>

<operation id="2946" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:38  %xor_ln585_36 = xor i1 %icmp_ln585_36, true

]]></Node>
<StgValue><ssdm name="xor_ln585_36"/></StgValue>
</operation>

<operation id="2947" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:39  %and_ln585_72 = and i1 %and_ln581_36, %xor_ln585_36

]]></Node>
<StgValue><ssdm name="and_ln585_72"/></StgValue>
</operation>

<operation id="2948" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:40  %select_ln585_72 = select i1 %and_ln585_72, i12 %select_ln588_36, i12 %select_ln582_36

]]></Node>
<StgValue><ssdm name="select_ln585_72"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2949" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:20  %sext_ln581_36 = sext i12 %select_ln581_36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_36"/></StgValue>
</operation>

<operation id="2950" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:24  %icmp_ln603_36 = icmp ult i12 %select_ln581_36, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_36"/></StgValue>
</operation>

<operation id="2951" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.0_ifconv:25  %zext_ln586_36 = zext i32 %sext_ln581_36 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_36"/></StgValue>
</operation>

<operation id="2952" st_id="189" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.0_ifconv:26  %ashr_ln586_36 = ashr i54 %select_ln570_36, %zext_ln586_36

]]></Node>
<StgValue><ssdm name="ashr_ln586_36"/></StgValue>
</operation>

<operation id="2953" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.0_ifconv:27  %trunc_ln586_36 = trunc i54 %ashr_ln586_36 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_36"/></StgValue>
</operation>

<operation id="2954" st_id="189" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:31  %shl_ln604_36 = shl i12 %trunc_ln583_36, %select_ln581_36

]]></Node>
<StgValue><ssdm name="shl_ln604_36"/></StgValue>
</operation>

<operation id="2955" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:41  %and_ln585_73 = and i1 %and_ln581_36, %icmp_ln585_36

]]></Node>
<StgValue><ssdm name="and_ln585_73"/></StgValue>
</operation>

<operation id="2956" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:42  %select_ln585_73 = select i1 %and_ln585_73, i12 %trunc_ln586_36, i12 %select_ln585_72

]]></Node>
<StgValue><ssdm name="select_ln585_73"/></StgValue>
</operation>

<operation id="2957" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:43  %or_ln581_36 = or i1 %or_ln582_36, %icmp_ln581_36

]]></Node>
<StgValue><ssdm name="or_ln581_36"/></StgValue>
</operation>

<operation id="2958" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:44  %xor_ln581_36 = xor i1 %or_ln581_36, true

]]></Node>
<StgValue><ssdm name="xor_ln581_36"/></StgValue>
</operation>

<operation id="2959" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.0_ifconv:45  %and_ln603_36 = and i1 %icmp_ln603_36, %xor_ln581_36

]]></Node>
<StgValue><ssdm name="and_ln603_36"/></StgValue>
</operation>

<operation id="2960" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.0_ifconv:46  %select_ln603_36 = select i1 %and_ln603_36, i12 %shl_ln604_36, i12 %select_ln585_73

]]></Node>
<StgValue><ssdm name="select_ln603_36"/></StgValue>
</operation>

<operation id="2961" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.6.0_ifconv:47  br i1 %and_ln71_14, label %37, label %._crit_edge.0.6.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2962" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_43 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_43"/></StgValue>
</operation>

<operation id="2963" st_id="189" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_6_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %zext_ln73_43, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_0_6_1"/></StgValue>
</operation>

<operation id="2964" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_6_1)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2965" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.6.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2966" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.6.1_ifconv:0  %has_hit_0_0_6_1 = phi i1 [ %tmp_221, %37 ], [ false, %._crit_edge.0.6.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_6_1"/></StgValue>
</operation>

<operation id="2967" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:1  %zext_ln76_37 = zext i1 %has_hit_0_0_6_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_37"/></StgValue>
</operation>

<operation id="2968" st_id="190" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.1_ifconv:2  %v_assign_0_6_1 = uitofp i32 %zext_ln76_37 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6_1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2969" st_id="191" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.1_ifconv:2  %v_assign_0_6_1 = uitofp i32 %zext_ln76_37 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6_1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2970" st_id="192" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.1_ifconv:3  %d_assign_0_6_1 = fpext float %v_assign_0_6_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6_1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2971" st_id="193" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.1_ifconv:3  %d_assign_0_6_1 = fpext float %v_assign_0_6_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6_1"/></StgValue>
</operation>

<operation id="2972" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.1_ifconv:4  %bitcast_ln696_74 = bitcast double %d_assign_0_6_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_74"/></StgValue>
</operation>

<operation id="2973" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.1_ifconv:5  %trunc_ln557_37 = trunc i64 %bitcast_ln696_74 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_37"/></StgValue>
</operation>

<operation id="2974" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.1_ifconv:6  %tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_74, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2975" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.6.1_ifconv:7  %p_Result_0_6_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_74, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_6_1"/></StgValue>
</operation>

<operation id="2976" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.6.1_ifconv:8  %zext_ln461_37 = zext i11 %p_Result_0_6_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_37"/></StgValue>
</operation>

<operation id="2977" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.1_ifconv:9  %trunc_ln565_37 = trunc i64 %bitcast_ln696_74 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_37"/></StgValue>
</operation>

<operation id="2978" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.6.1_ifconv:10  %tmp_74 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_37)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="2979" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.6.1_ifconv:11  %zext_ln569_37 = zext i53 %tmp_74 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_37"/></StgValue>
</operation>

<operation id="2980" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.1_ifconv:12  %sub_ln461_37 = sub i54 0, %zext_ln569_37

]]></Node>
<StgValue><ssdm name="sub_ln461_37"/></StgValue>
</operation>

<operation id="2981" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.6.1_ifconv:13  %select_ln570_37 = select i1 %tmp_223, i54 %sub_ln461_37, i54 %zext_ln569_37

]]></Node>
<StgValue><ssdm name="select_ln570_37"/></StgValue>
</operation>

<operation id="2982" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.6.1_ifconv:14  %icmp_ln571_37 = icmp eq i63 %trunc_ln557_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_37"/></StgValue>
</operation>

<operation id="2983" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:15  %sub_ln575_37 = sub i12 1075, %zext_ln461_37

]]></Node>
<StgValue><ssdm name="sub_ln575_37"/></StgValue>
</operation>

<operation id="2984" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:16  %icmp_ln581_37 = icmp sgt i12 %sub_ln575_37, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_37"/></StgValue>
</operation>

<operation id="2985" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:17  %add_ln581_37 = add i12 -4, %sub_ln575_37

]]></Node>
<StgValue><ssdm name="add_ln581_37"/></StgValue>
</operation>

<operation id="2986" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:18  %sub_ln581_37 = sub i12 4, %sub_ln575_37

]]></Node>
<StgValue><ssdm name="sub_ln581_37"/></StgValue>
</operation>

<operation id="2987" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:19  %select_ln581_37 = select i1 %icmp_ln581_37, i12 %add_ln581_37, i12 %sub_ln581_37

]]></Node>
<StgValue><ssdm name="select_ln581_37"/></StgValue>
</operation>

<operation id="2988" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:21  %icmp_ln582_37 = icmp eq i12 %sub_ln575_37, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_37"/></StgValue>
</operation>

<operation id="2989" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.1_ifconv:22  %trunc_ln583_37 = trunc i54 %select_ln570_37 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_37"/></StgValue>
</operation>

<operation id="2990" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:23  %icmp_ln585_37 = icmp ult i12 %select_ln581_37, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_37"/></StgValue>
</operation>

<operation id="2991" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.1_ifconv:28  %bitcast_ln696_75 = bitcast float %v_assign_0_6_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_75"/></StgValue>
</operation>

<operation id="2992" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.1_ifconv:29  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_75, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2993" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:30  %select_ln588_37 = select i1 %tmp_225, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_37"/></StgValue>
</operation>

<operation id="2994" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:32  %xor_ln571_37 = xor i1 %icmp_ln571_37, true

]]></Node>
<StgValue><ssdm name="xor_ln571_37"/></StgValue>
</operation>

<operation id="2995" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:33  %and_ln582_37 = and i1 %icmp_ln582_37, %xor_ln571_37

]]></Node>
<StgValue><ssdm name="and_ln582_37"/></StgValue>
</operation>

<operation id="2996" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:34  %select_ln582_37 = select i1 %and_ln582_37, i12 %trunc_ln583_37, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_37"/></StgValue>
</operation>

<operation id="2997" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:35  %or_ln582_37 = or i1 %icmp_ln571_37, %icmp_ln582_37

]]></Node>
<StgValue><ssdm name="or_ln582_37"/></StgValue>
</operation>

<operation id="2998" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:36  %xor_ln582_37 = xor i1 %or_ln582_37, true

]]></Node>
<StgValue><ssdm name="xor_ln582_37"/></StgValue>
</operation>

<operation id="2999" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:37  %and_ln581_37 = and i1 %icmp_ln581_37, %xor_ln582_37

]]></Node>
<StgValue><ssdm name="and_ln581_37"/></StgValue>
</operation>

<operation id="3000" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:38  %xor_ln585_37 = xor i1 %icmp_ln585_37, true

]]></Node>
<StgValue><ssdm name="xor_ln585_37"/></StgValue>
</operation>

<operation id="3001" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:39  %and_ln585_74 = and i1 %and_ln581_37, %xor_ln585_37

]]></Node>
<StgValue><ssdm name="and_ln585_74"/></StgValue>
</operation>

<operation id="3002" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:40  %select_ln585_74 = select i1 %and_ln585_74, i12 %select_ln588_37, i12 %select_ln582_37

]]></Node>
<StgValue><ssdm name="select_ln585_74"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="3003" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:20  %sext_ln581_37 = sext i12 %select_ln581_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_37"/></StgValue>
</operation>

<operation id="3004" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:24  %icmp_ln603_37 = icmp ult i12 %select_ln581_37, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_37"/></StgValue>
</operation>

<operation id="3005" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.1_ifconv:25  %zext_ln586_37 = zext i32 %sext_ln581_37 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_37"/></StgValue>
</operation>

<operation id="3006" st_id="194" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.1_ifconv:26  %ashr_ln586_37 = ashr i54 %select_ln570_37, %zext_ln586_37

]]></Node>
<StgValue><ssdm name="ashr_ln586_37"/></StgValue>
</operation>

<operation id="3007" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.1_ifconv:27  %trunc_ln586_37 = trunc i54 %ashr_ln586_37 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_37"/></StgValue>
</operation>

<operation id="3008" st_id="194" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:31  %shl_ln604_37 = shl i12 %trunc_ln583_37, %select_ln581_37

]]></Node>
<StgValue><ssdm name="shl_ln604_37"/></StgValue>
</operation>

<operation id="3009" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:41  %and_ln585_75 = and i1 %and_ln581_37, %icmp_ln585_37

]]></Node>
<StgValue><ssdm name="and_ln585_75"/></StgValue>
</operation>

<operation id="3010" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:42  %select_ln585_75 = select i1 %and_ln585_75, i12 %trunc_ln586_37, i12 %select_ln585_74

]]></Node>
<StgValue><ssdm name="select_ln585_75"/></StgValue>
</operation>

<operation id="3011" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:43  %or_ln581_37 = or i1 %or_ln582_37, %icmp_ln581_37

]]></Node>
<StgValue><ssdm name="or_ln581_37"/></StgValue>
</operation>

<operation id="3012" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:44  %xor_ln581_37 = xor i1 %or_ln581_37, true

]]></Node>
<StgValue><ssdm name="xor_ln581_37"/></StgValue>
</operation>

<operation id="3013" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.1_ifconv:45  %and_ln603_37 = and i1 %icmp_ln603_37, %xor_ln581_37

]]></Node>
<StgValue><ssdm name="and_ln603_37"/></StgValue>
</operation>

<operation id="3014" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.1_ifconv:46  %select_ln603_37 = select i1 %and_ln603_37, i12 %shl_ln604_37, i12 %select_ln585_75

]]></Node>
<StgValue><ssdm name="select_ln603_37"/></StgValue>
</operation>

<operation id="3015" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.6.1_ifconv:47  br i1 %and_ln71_14, label %38, label %._crit_edge.0.6.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3016" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_44 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_44"/></StgValue>
</operation>

<operation id="3017" st_id="194" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_6_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %zext_ln73_44, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_0_6_2"/></StgValue>
</operation>

<operation id="3018" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_6_2)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="3019" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.6.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="3020" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.6.2_ifconv:0  %has_hit_0_0_6_2 = phi i1 [ %tmp_227, %38 ], [ false, %._crit_edge.0.6.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_6_2"/></StgValue>
</operation>

<operation id="3021" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:1  %zext_ln76_38 = zext i1 %has_hit_0_0_6_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_38"/></StgValue>
</operation>

<operation id="3022" st_id="195" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.2_ifconv:2  %v_assign_0_6_2 = uitofp i32 %zext_ln76_38 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6_2"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="3023" st_id="196" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.2_ifconv:2  %v_assign_0_6_2 = uitofp i32 %zext_ln76_38 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6_2"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="3024" st_id="197" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.2_ifconv:3  %d_assign_0_6_2 = fpext float %v_assign_0_6_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6_2"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="3025" st_id="198" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.2_ifconv:3  %d_assign_0_6_2 = fpext float %v_assign_0_6_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6_2"/></StgValue>
</operation>

<operation id="3026" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.2_ifconv:4  %bitcast_ln696_76 = bitcast double %d_assign_0_6_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_76"/></StgValue>
</operation>

<operation id="3027" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.2_ifconv:5  %trunc_ln557_38 = trunc i64 %bitcast_ln696_76 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_38"/></StgValue>
</operation>

<operation id="3028" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.2_ifconv:6  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_76, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="3029" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.6.2_ifconv:7  %p_Result_0_6_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_76, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_6_2"/></StgValue>
</operation>

<operation id="3030" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.6.2_ifconv:8  %zext_ln461_38 = zext i11 %p_Result_0_6_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_38"/></StgValue>
</operation>

<operation id="3031" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.2_ifconv:9  %trunc_ln565_38 = trunc i64 %bitcast_ln696_76 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_38"/></StgValue>
</operation>

<operation id="3032" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.6.2_ifconv:10  %tmp_76 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_38)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="3033" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.6.2_ifconv:11  %zext_ln569_38 = zext i53 %tmp_76 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_38"/></StgValue>
</operation>

<operation id="3034" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.2_ifconv:12  %sub_ln461_38 = sub i54 0, %zext_ln569_38

]]></Node>
<StgValue><ssdm name="sub_ln461_38"/></StgValue>
</operation>

<operation id="3035" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.6.2_ifconv:13  %select_ln570_38 = select i1 %tmp_229, i54 %sub_ln461_38, i54 %zext_ln569_38

]]></Node>
<StgValue><ssdm name="select_ln570_38"/></StgValue>
</operation>

<operation id="3036" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.6.2_ifconv:14  %icmp_ln571_38 = icmp eq i63 %trunc_ln557_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_38"/></StgValue>
</operation>

<operation id="3037" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:15  %sub_ln575_38 = sub i12 1075, %zext_ln461_38

]]></Node>
<StgValue><ssdm name="sub_ln575_38"/></StgValue>
</operation>

<operation id="3038" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:16  %icmp_ln581_38 = icmp sgt i12 %sub_ln575_38, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_38"/></StgValue>
</operation>

<operation id="3039" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:17  %add_ln581_38 = add i12 -4, %sub_ln575_38

]]></Node>
<StgValue><ssdm name="add_ln581_38"/></StgValue>
</operation>

<operation id="3040" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:18  %sub_ln581_38 = sub i12 4, %sub_ln575_38

]]></Node>
<StgValue><ssdm name="sub_ln581_38"/></StgValue>
</operation>

<operation id="3041" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:19  %select_ln581_38 = select i1 %icmp_ln581_38, i12 %add_ln581_38, i12 %sub_ln581_38

]]></Node>
<StgValue><ssdm name="select_ln581_38"/></StgValue>
</operation>

<operation id="3042" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:21  %icmp_ln582_38 = icmp eq i12 %sub_ln575_38, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_38"/></StgValue>
</operation>

<operation id="3043" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.2_ifconv:22  %trunc_ln583_38 = trunc i54 %select_ln570_38 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_38"/></StgValue>
</operation>

<operation id="3044" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:23  %icmp_ln585_38 = icmp ult i12 %select_ln581_38, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_38"/></StgValue>
</operation>

<operation id="3045" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.2_ifconv:28  %bitcast_ln696_77 = bitcast float %v_assign_0_6_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_77"/></StgValue>
</operation>

<operation id="3046" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.2_ifconv:29  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_77, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="3047" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:30  %select_ln588_38 = select i1 %tmp_231, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_38"/></StgValue>
</operation>

<operation id="3048" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:32  %xor_ln571_38 = xor i1 %icmp_ln571_38, true

]]></Node>
<StgValue><ssdm name="xor_ln571_38"/></StgValue>
</operation>

<operation id="3049" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:33  %and_ln582_38 = and i1 %icmp_ln582_38, %xor_ln571_38

]]></Node>
<StgValue><ssdm name="and_ln582_38"/></StgValue>
</operation>

<operation id="3050" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:34  %select_ln582_38 = select i1 %and_ln582_38, i12 %trunc_ln583_38, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_38"/></StgValue>
</operation>

<operation id="3051" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:35  %or_ln582_38 = or i1 %icmp_ln571_38, %icmp_ln582_38

]]></Node>
<StgValue><ssdm name="or_ln582_38"/></StgValue>
</operation>

<operation id="3052" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:36  %xor_ln582_38 = xor i1 %or_ln582_38, true

]]></Node>
<StgValue><ssdm name="xor_ln582_38"/></StgValue>
</operation>

<operation id="3053" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:37  %and_ln581_38 = and i1 %icmp_ln581_38, %xor_ln582_38

]]></Node>
<StgValue><ssdm name="and_ln581_38"/></StgValue>
</operation>

<operation id="3054" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:38  %xor_ln585_38 = xor i1 %icmp_ln585_38, true

]]></Node>
<StgValue><ssdm name="xor_ln585_38"/></StgValue>
</operation>

<operation id="3055" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:39  %and_ln585_76 = and i1 %and_ln581_38, %xor_ln585_38

]]></Node>
<StgValue><ssdm name="and_ln585_76"/></StgValue>
</operation>

<operation id="3056" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:40  %select_ln585_76 = select i1 %and_ln585_76, i12 %select_ln588_38, i12 %select_ln582_38

]]></Node>
<StgValue><ssdm name="select_ln585_76"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="3057" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:20  %sext_ln581_38 = sext i12 %select_ln581_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_38"/></StgValue>
</operation>

<operation id="3058" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:24  %icmp_ln603_38 = icmp ult i12 %select_ln581_38, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_38"/></StgValue>
</operation>

<operation id="3059" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.2_ifconv:25  %zext_ln586_38 = zext i32 %sext_ln581_38 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_38"/></StgValue>
</operation>

<operation id="3060" st_id="199" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.2_ifconv:26  %ashr_ln586_38 = ashr i54 %select_ln570_38, %zext_ln586_38

]]></Node>
<StgValue><ssdm name="ashr_ln586_38"/></StgValue>
</operation>

<operation id="3061" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.2_ifconv:27  %trunc_ln586_38 = trunc i54 %ashr_ln586_38 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_38"/></StgValue>
</operation>

<operation id="3062" st_id="199" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:31  %shl_ln604_38 = shl i12 %trunc_ln583_38, %select_ln581_38

]]></Node>
<StgValue><ssdm name="shl_ln604_38"/></StgValue>
</operation>

<operation id="3063" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:41  %and_ln585_77 = and i1 %and_ln581_38, %icmp_ln585_38

]]></Node>
<StgValue><ssdm name="and_ln585_77"/></StgValue>
</operation>

<operation id="3064" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:42  %select_ln585_77 = select i1 %and_ln585_77, i12 %trunc_ln586_38, i12 %select_ln585_76

]]></Node>
<StgValue><ssdm name="select_ln585_77"/></StgValue>
</operation>

<operation id="3065" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:43  %or_ln581_38 = or i1 %or_ln582_38, %icmp_ln581_38

]]></Node>
<StgValue><ssdm name="or_ln581_38"/></StgValue>
</operation>

<operation id="3066" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:44  %xor_ln581_38 = xor i1 %or_ln581_38, true

]]></Node>
<StgValue><ssdm name="xor_ln581_38"/></StgValue>
</operation>

<operation id="3067" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.2_ifconv:45  %and_ln603_38 = and i1 %icmp_ln603_38, %xor_ln581_38

]]></Node>
<StgValue><ssdm name="and_ln603_38"/></StgValue>
</operation>

<operation id="3068" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.2_ifconv:46  %select_ln603_38 = select i1 %and_ln603_38, i12 %shl_ln604_38, i12 %select_ln585_77

]]></Node>
<StgValue><ssdm name="select_ln603_38"/></StgValue>
</operation>

<operation id="3069" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.6.2_ifconv:47  br i1 %and_ln71_14, label %39, label %._crit_edge.0.6.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3070" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_45 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_45"/></StgValue>
</operation>

<operation id="3071" st_id="199" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_6_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %zext_ln73_45, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_0_6_3"/></StgValue>
</operation>

<operation id="3072" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_6_3)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="3073" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.6.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="3074" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.6.3_ifconv:0  %has_hit_0_0_6_3 = phi i1 [ %tmp_233, %39 ], [ false, %._crit_edge.0.6.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_6_3"/></StgValue>
</operation>

<operation id="3075" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:1  %zext_ln76_39 = zext i1 %has_hit_0_0_6_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_39"/></StgValue>
</operation>

<operation id="3076" st_id="200" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.3_ifconv:2  %v_assign_0_6_3 = uitofp i32 %zext_ln76_39 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6_3"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="3077" st_id="201" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.3_ifconv:2  %v_assign_0_6_3 = uitofp i32 %zext_ln76_39 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6_3"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="3078" st_id="202" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.3_ifconv:3  %d_assign_0_6_3 = fpext float %v_assign_0_6_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6_3"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="3079" st_id="203" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.3_ifconv:3  %d_assign_0_6_3 = fpext float %v_assign_0_6_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6_3"/></StgValue>
</operation>

<operation id="3080" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.3_ifconv:4  %bitcast_ln696_78 = bitcast double %d_assign_0_6_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_78"/></StgValue>
</operation>

<operation id="3081" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.3_ifconv:5  %trunc_ln557_39 = trunc i64 %bitcast_ln696_78 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_39"/></StgValue>
</operation>

<operation id="3082" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.3_ifconv:6  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_78, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="3083" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.6.3_ifconv:7  %p_Result_0_6_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_78, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_6_3"/></StgValue>
</operation>

<operation id="3084" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.6.3_ifconv:8  %zext_ln461_39 = zext i11 %p_Result_0_6_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_39"/></StgValue>
</operation>

<operation id="3085" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.3_ifconv:9  %trunc_ln565_39 = trunc i64 %bitcast_ln696_78 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_39"/></StgValue>
</operation>

<operation id="3086" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.6.3_ifconv:10  %tmp_78 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_39)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="3087" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.6.3_ifconv:11  %zext_ln569_39 = zext i53 %tmp_78 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_39"/></StgValue>
</operation>

<operation id="3088" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.3_ifconv:12  %sub_ln461_39 = sub i54 0, %zext_ln569_39

]]></Node>
<StgValue><ssdm name="sub_ln461_39"/></StgValue>
</operation>

<operation id="3089" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.6.3_ifconv:13  %select_ln570_39 = select i1 %tmp_235, i54 %sub_ln461_39, i54 %zext_ln569_39

]]></Node>
<StgValue><ssdm name="select_ln570_39"/></StgValue>
</operation>

<operation id="3090" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.6.3_ifconv:14  %icmp_ln571_39 = icmp eq i63 %trunc_ln557_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_39"/></StgValue>
</operation>

<operation id="3091" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:15  %sub_ln575_39 = sub i12 1075, %zext_ln461_39

]]></Node>
<StgValue><ssdm name="sub_ln575_39"/></StgValue>
</operation>

<operation id="3092" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:16  %icmp_ln581_39 = icmp sgt i12 %sub_ln575_39, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_39"/></StgValue>
</operation>

<operation id="3093" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:17  %add_ln581_39 = add i12 -4, %sub_ln575_39

]]></Node>
<StgValue><ssdm name="add_ln581_39"/></StgValue>
</operation>

<operation id="3094" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:18  %sub_ln581_39 = sub i12 4, %sub_ln575_39

]]></Node>
<StgValue><ssdm name="sub_ln581_39"/></StgValue>
</operation>

<operation id="3095" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:19  %select_ln581_39 = select i1 %icmp_ln581_39, i12 %add_ln581_39, i12 %sub_ln581_39

]]></Node>
<StgValue><ssdm name="select_ln581_39"/></StgValue>
</operation>

<operation id="3096" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:21  %icmp_ln582_39 = icmp eq i12 %sub_ln575_39, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_39"/></StgValue>
</operation>

<operation id="3097" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.3_ifconv:22  %trunc_ln583_39 = trunc i54 %select_ln570_39 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_39"/></StgValue>
</operation>

<operation id="3098" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:23  %icmp_ln585_39 = icmp ult i12 %select_ln581_39, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_39"/></StgValue>
</operation>

<operation id="3099" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.3_ifconv:28  %bitcast_ln696_79 = bitcast float %v_assign_0_6_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_79"/></StgValue>
</operation>

<operation id="3100" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.3_ifconv:29  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_79, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="3101" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:30  %select_ln588_39 = select i1 %tmp_237, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_39"/></StgValue>
</operation>

<operation id="3102" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:32  %xor_ln571_39 = xor i1 %icmp_ln571_39, true

]]></Node>
<StgValue><ssdm name="xor_ln571_39"/></StgValue>
</operation>

<operation id="3103" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:33  %and_ln582_39 = and i1 %icmp_ln582_39, %xor_ln571_39

]]></Node>
<StgValue><ssdm name="and_ln582_39"/></StgValue>
</operation>

<operation id="3104" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:34  %select_ln582_39 = select i1 %and_ln582_39, i12 %trunc_ln583_39, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_39"/></StgValue>
</operation>

<operation id="3105" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:35  %or_ln582_39 = or i1 %icmp_ln571_39, %icmp_ln582_39

]]></Node>
<StgValue><ssdm name="or_ln582_39"/></StgValue>
</operation>

<operation id="3106" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:36  %xor_ln582_39 = xor i1 %or_ln582_39, true

]]></Node>
<StgValue><ssdm name="xor_ln582_39"/></StgValue>
</operation>

<operation id="3107" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:37  %and_ln581_39 = and i1 %icmp_ln581_39, %xor_ln582_39

]]></Node>
<StgValue><ssdm name="and_ln581_39"/></StgValue>
</operation>

<operation id="3108" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:38  %xor_ln585_39 = xor i1 %icmp_ln585_39, true

]]></Node>
<StgValue><ssdm name="xor_ln585_39"/></StgValue>
</operation>

<operation id="3109" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:39  %and_ln585_78 = and i1 %and_ln581_39, %xor_ln585_39

]]></Node>
<StgValue><ssdm name="and_ln585_78"/></StgValue>
</operation>

<operation id="3110" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:40  %select_ln585_78 = select i1 %and_ln585_78, i12 %select_ln588_39, i12 %select_ln582_39

]]></Node>
<StgValue><ssdm name="select_ln585_78"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="3111" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:20  %sext_ln581_39 = sext i12 %select_ln581_39 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_39"/></StgValue>
</operation>

<operation id="3112" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:24  %icmp_ln603_39 = icmp ult i12 %select_ln581_39, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_39"/></StgValue>
</operation>

<operation id="3113" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.3_ifconv:25  %zext_ln586_39 = zext i32 %sext_ln581_39 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_39"/></StgValue>
</operation>

<operation id="3114" st_id="204" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.3_ifconv:26  %ashr_ln586_39 = ashr i54 %select_ln570_39, %zext_ln586_39

]]></Node>
<StgValue><ssdm name="ashr_ln586_39"/></StgValue>
</operation>

<operation id="3115" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.3_ifconv:27  %trunc_ln586_39 = trunc i54 %ashr_ln586_39 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_39"/></StgValue>
</operation>

<operation id="3116" st_id="204" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:31  %shl_ln604_39 = shl i12 %trunc_ln583_39, %select_ln581_39

]]></Node>
<StgValue><ssdm name="shl_ln604_39"/></StgValue>
</operation>

<operation id="3117" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:41  %and_ln585_79 = and i1 %and_ln581_39, %icmp_ln585_39

]]></Node>
<StgValue><ssdm name="and_ln585_79"/></StgValue>
</operation>

<operation id="3118" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:42  %select_ln585_79 = select i1 %and_ln585_79, i12 %trunc_ln586_39, i12 %select_ln585_78

]]></Node>
<StgValue><ssdm name="select_ln585_79"/></StgValue>
</operation>

<operation id="3119" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:43  %or_ln581_39 = or i1 %or_ln582_39, %icmp_ln581_39

]]></Node>
<StgValue><ssdm name="or_ln581_39"/></StgValue>
</operation>

<operation id="3120" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:44  %xor_ln581_39 = xor i1 %or_ln581_39, true

]]></Node>
<StgValue><ssdm name="xor_ln581_39"/></StgValue>
</operation>

<operation id="3121" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.3_ifconv:45  %and_ln603_39 = and i1 %icmp_ln603_39, %xor_ln581_39

]]></Node>
<StgValue><ssdm name="and_ln603_39"/></StgValue>
</operation>

<operation id="3122" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.3_ifconv:46  %select_ln603_39 = select i1 %and_ln603_39, i12 %shl_ln604_39, i12 %select_ln585_79

]]></Node>
<StgValue><ssdm name="select_ln603_39"/></StgValue>
</operation>

<operation id="3123" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.6.3_ifconv:47  br i1 %and_ln71_14, label %40, label %._crit_edge.0.6.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3124" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_46 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_46"/></StgValue>
</operation>

<operation id="3125" st_id="204" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_6_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %zext_ln73_46, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_0_6_4"/></StgValue>
</operation>

<operation id="3126" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_6_4)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3127" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.6.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="3128" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.6.4_ifconv:0  %has_hit_0_0_6_4 = phi i1 [ %tmp_239, %40 ], [ false, %._crit_edge.0.6.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_6_4"/></StgValue>
</operation>

<operation id="3129" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:1  %zext_ln76_40 = zext i1 %has_hit_0_0_6_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_40"/></StgValue>
</operation>

<operation id="3130" st_id="205" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.4_ifconv:2  %v_assign_0_6_4 = uitofp i32 %zext_ln76_40 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6_4"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="3131" st_id="206" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.4_ifconv:2  %v_assign_0_6_4 = uitofp i32 %zext_ln76_40 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6_4"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="3132" st_id="207" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.4_ifconv:3  %d_assign_0_6_4 = fpext float %v_assign_0_6_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6_4"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="3133" st_id="208" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.4_ifconv:3  %d_assign_0_6_4 = fpext float %v_assign_0_6_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6_4"/></StgValue>
</operation>

<operation id="3134" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.4_ifconv:4  %bitcast_ln696_80 = bitcast double %d_assign_0_6_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_80"/></StgValue>
</operation>

<operation id="3135" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.4_ifconv:5  %trunc_ln557_40 = trunc i64 %bitcast_ln696_80 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_40"/></StgValue>
</operation>

<operation id="3136" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.4_ifconv:6  %tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_80, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="3137" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.6.4_ifconv:7  %p_Result_0_6_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_80, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_6_4"/></StgValue>
</operation>

<operation id="3138" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.6.4_ifconv:8  %zext_ln461_40 = zext i11 %p_Result_0_6_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_40"/></StgValue>
</operation>

<operation id="3139" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.4_ifconv:9  %trunc_ln565_40 = trunc i64 %bitcast_ln696_80 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_40"/></StgValue>
</operation>

<operation id="3140" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.6.4_ifconv:10  %tmp_80 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_40)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="3141" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.6.4_ifconv:11  %zext_ln569_40 = zext i53 %tmp_80 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_40"/></StgValue>
</operation>

<operation id="3142" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.4_ifconv:12  %sub_ln461_40 = sub i54 0, %zext_ln569_40

]]></Node>
<StgValue><ssdm name="sub_ln461_40"/></StgValue>
</operation>

<operation id="3143" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.6.4_ifconv:13  %select_ln570_40 = select i1 %tmp_241, i54 %sub_ln461_40, i54 %zext_ln569_40

]]></Node>
<StgValue><ssdm name="select_ln570_40"/></StgValue>
</operation>

<operation id="3144" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.6.4_ifconv:14  %icmp_ln571_40 = icmp eq i63 %trunc_ln557_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_40"/></StgValue>
</operation>

<operation id="3145" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:15  %sub_ln575_40 = sub i12 1075, %zext_ln461_40

]]></Node>
<StgValue><ssdm name="sub_ln575_40"/></StgValue>
</operation>

<operation id="3146" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:16  %icmp_ln581_40 = icmp sgt i12 %sub_ln575_40, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_40"/></StgValue>
</operation>

<operation id="3147" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:17  %add_ln581_40 = add i12 -4, %sub_ln575_40

]]></Node>
<StgValue><ssdm name="add_ln581_40"/></StgValue>
</operation>

<operation id="3148" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:18  %sub_ln581_40 = sub i12 4, %sub_ln575_40

]]></Node>
<StgValue><ssdm name="sub_ln581_40"/></StgValue>
</operation>

<operation id="3149" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:19  %select_ln581_40 = select i1 %icmp_ln581_40, i12 %add_ln581_40, i12 %sub_ln581_40

]]></Node>
<StgValue><ssdm name="select_ln581_40"/></StgValue>
</operation>

<operation id="3150" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:21  %icmp_ln582_40 = icmp eq i12 %sub_ln575_40, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_40"/></StgValue>
</operation>

<operation id="3151" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.4_ifconv:22  %trunc_ln583_40 = trunc i54 %select_ln570_40 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_40"/></StgValue>
</operation>

<operation id="3152" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:23  %icmp_ln585_40 = icmp ult i12 %select_ln581_40, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_40"/></StgValue>
</operation>

<operation id="3153" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.4_ifconv:28  %bitcast_ln696_81 = bitcast float %v_assign_0_6_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_81"/></StgValue>
</operation>

<operation id="3154" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.4_ifconv:29  %tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_81, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="3155" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:30  %select_ln588_40 = select i1 %tmp_243, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_40"/></StgValue>
</operation>

<operation id="3156" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:32  %xor_ln571_40 = xor i1 %icmp_ln571_40, true

]]></Node>
<StgValue><ssdm name="xor_ln571_40"/></StgValue>
</operation>

<operation id="3157" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:33  %and_ln582_40 = and i1 %icmp_ln582_40, %xor_ln571_40

]]></Node>
<StgValue><ssdm name="and_ln582_40"/></StgValue>
</operation>

<operation id="3158" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:34  %select_ln582_40 = select i1 %and_ln582_40, i12 %trunc_ln583_40, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_40"/></StgValue>
</operation>

<operation id="3159" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:35  %or_ln582_40 = or i1 %icmp_ln571_40, %icmp_ln582_40

]]></Node>
<StgValue><ssdm name="or_ln582_40"/></StgValue>
</operation>

<operation id="3160" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:36  %xor_ln582_40 = xor i1 %or_ln582_40, true

]]></Node>
<StgValue><ssdm name="xor_ln582_40"/></StgValue>
</operation>

<operation id="3161" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:37  %and_ln581_40 = and i1 %icmp_ln581_40, %xor_ln582_40

]]></Node>
<StgValue><ssdm name="and_ln581_40"/></StgValue>
</operation>

<operation id="3162" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:38  %xor_ln585_40 = xor i1 %icmp_ln585_40, true

]]></Node>
<StgValue><ssdm name="xor_ln585_40"/></StgValue>
</operation>

<operation id="3163" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:39  %and_ln585_80 = and i1 %and_ln581_40, %xor_ln585_40

]]></Node>
<StgValue><ssdm name="and_ln585_80"/></StgValue>
</operation>

<operation id="3164" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:40  %select_ln585_80 = select i1 %and_ln585_80, i12 %select_ln588_40, i12 %select_ln582_40

]]></Node>
<StgValue><ssdm name="select_ln585_80"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="3165" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:20  %sext_ln581_40 = sext i12 %select_ln581_40 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_40"/></StgValue>
</operation>

<operation id="3166" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:24  %icmp_ln603_40 = icmp ult i12 %select_ln581_40, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_40"/></StgValue>
</operation>

<operation id="3167" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.4_ifconv:25  %zext_ln586_40 = zext i32 %sext_ln581_40 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_40"/></StgValue>
</operation>

<operation id="3168" st_id="209" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.4_ifconv:26  %ashr_ln586_40 = ashr i54 %select_ln570_40, %zext_ln586_40

]]></Node>
<StgValue><ssdm name="ashr_ln586_40"/></StgValue>
</operation>

<operation id="3169" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.4_ifconv:27  %trunc_ln586_40 = trunc i54 %ashr_ln586_40 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_40"/></StgValue>
</operation>

<operation id="3170" st_id="209" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:31  %shl_ln604_40 = shl i12 %trunc_ln583_40, %select_ln581_40

]]></Node>
<StgValue><ssdm name="shl_ln604_40"/></StgValue>
</operation>

<operation id="3171" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:41  %and_ln585_81 = and i1 %and_ln581_40, %icmp_ln585_40

]]></Node>
<StgValue><ssdm name="and_ln585_81"/></StgValue>
</operation>

<operation id="3172" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:42  %select_ln585_81 = select i1 %and_ln585_81, i12 %trunc_ln586_40, i12 %select_ln585_80

]]></Node>
<StgValue><ssdm name="select_ln585_81"/></StgValue>
</operation>

<operation id="3173" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:43  %or_ln581_40 = or i1 %or_ln582_40, %icmp_ln581_40

]]></Node>
<StgValue><ssdm name="or_ln581_40"/></StgValue>
</operation>

<operation id="3174" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:44  %xor_ln581_40 = xor i1 %or_ln581_40, true

]]></Node>
<StgValue><ssdm name="xor_ln581_40"/></StgValue>
</operation>

<operation id="3175" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.4_ifconv:45  %and_ln603_40 = and i1 %icmp_ln603_40, %xor_ln581_40

]]></Node>
<StgValue><ssdm name="and_ln603_40"/></StgValue>
</operation>

<operation id="3176" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.4_ifconv:46  %select_ln603_40 = select i1 %and_ln603_40, i12 %shl_ln604_40, i12 %select_ln585_81

]]></Node>
<StgValue><ssdm name="select_ln603_40"/></StgValue>
</operation>

<operation id="3177" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.6.4_ifconv:47  br i1 %and_ln71_14, label %41, label %._crit_edge.0.6.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3178" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_47 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_47"/></StgValue>
</operation>

<operation id="3179" st_id="209" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_6_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %zext_ln73_47, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_0_6_5"/></StgValue>
</operation>

<operation id="3180" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_6_5)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="3181" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.6.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="3182" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.6.5_ifconv:0  %has_hit_0_0_6_5 = phi i1 [ %tmp_245, %41 ], [ false, %._crit_edge.0.6.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_6_5"/></StgValue>
</operation>

<operation id="3183" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:1  %zext_ln76_41 = zext i1 %has_hit_0_0_6_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_41"/></StgValue>
</operation>

<operation id="3184" st_id="210" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.5_ifconv:2  %v_assign_0_6_5 = uitofp i32 %zext_ln76_41 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6_5"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="3185" st_id="211" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.5_ifconv:2  %v_assign_0_6_5 = uitofp i32 %zext_ln76_41 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_6_5"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="3186" st_id="212" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.5_ifconv:3  %d_assign_0_6_5 = fpext float %v_assign_0_6_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6_5"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="3187" st_id="213" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.5_ifconv:3  %d_assign_0_6_5 = fpext float %v_assign_0_6_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_6_5"/></StgValue>
</operation>

<operation id="3188" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.5_ifconv:4  %bitcast_ln696_82 = bitcast double %d_assign_0_6_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_82"/></StgValue>
</operation>

<operation id="3189" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.5_ifconv:5  %trunc_ln557_41 = trunc i64 %bitcast_ln696_82 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_41"/></StgValue>
</operation>

<operation id="3190" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.5_ifconv:6  %tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_82, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="3191" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.6.5_ifconv:7  %p_Result_0_6_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_82, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_6_5"/></StgValue>
</operation>

<operation id="3192" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.6.5_ifconv:8  %zext_ln461_41 = zext i11 %p_Result_0_6_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_41"/></StgValue>
</operation>

<operation id="3193" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.6.5_ifconv:9  %trunc_ln565_41 = trunc i64 %bitcast_ln696_82 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_41"/></StgValue>
</operation>

<operation id="3194" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.6.5_ifconv:10  %tmp_82 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_41)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="3195" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.6.5_ifconv:11  %zext_ln569_41 = zext i53 %tmp_82 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_41"/></StgValue>
</operation>

<operation id="3196" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.5_ifconv:12  %sub_ln461_41 = sub i54 0, %zext_ln569_41

]]></Node>
<StgValue><ssdm name="sub_ln461_41"/></StgValue>
</operation>

<operation id="3197" st_id="213" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.6.5_ifconv:13  %select_ln570_41 = select i1 %tmp_247, i54 %sub_ln461_41, i54 %zext_ln569_41

]]></Node>
<StgValue><ssdm name="select_ln570_41"/></StgValue>
</operation>

<operation id="3198" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.6.5_ifconv:14  %icmp_ln571_41 = icmp eq i63 %trunc_ln557_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_41"/></StgValue>
</operation>

<operation id="3199" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:15  %sub_ln575_41 = sub i12 1075, %zext_ln461_41

]]></Node>
<StgValue><ssdm name="sub_ln575_41"/></StgValue>
</operation>

<operation id="3200" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:16  %icmp_ln581_41 = icmp sgt i12 %sub_ln575_41, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_41"/></StgValue>
</operation>

<operation id="3201" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:17  %add_ln581_41 = add i12 -4, %sub_ln575_41

]]></Node>
<StgValue><ssdm name="add_ln581_41"/></StgValue>
</operation>

<operation id="3202" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:18  %sub_ln581_41 = sub i12 4, %sub_ln575_41

]]></Node>
<StgValue><ssdm name="sub_ln581_41"/></StgValue>
</operation>

<operation id="3203" st_id="213" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:19  %select_ln581_41 = select i1 %icmp_ln581_41, i12 %add_ln581_41, i12 %sub_ln581_41

]]></Node>
<StgValue><ssdm name="select_ln581_41"/></StgValue>
</operation>

<operation id="3204" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:21  %icmp_ln582_41 = icmp eq i12 %sub_ln575_41, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_41"/></StgValue>
</operation>

<operation id="3205" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.5_ifconv:22  %trunc_ln583_41 = trunc i54 %select_ln570_41 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_41"/></StgValue>
</operation>

<operation id="3206" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:23  %icmp_ln585_41 = icmp ult i12 %select_ln581_41, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_41"/></StgValue>
</operation>

<operation id="3207" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.5_ifconv:28  %bitcast_ln696_83 = bitcast float %v_assign_0_6_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_83"/></StgValue>
</operation>

<operation id="3208" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.6.5_ifconv:29  %tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_83, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3209" st_id="213" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:30  %select_ln588_41 = select i1 %tmp_249, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_41"/></StgValue>
</operation>

<operation id="3210" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:32  %xor_ln571_41 = xor i1 %icmp_ln571_41, true

]]></Node>
<StgValue><ssdm name="xor_ln571_41"/></StgValue>
</operation>

<operation id="3211" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:33  %and_ln582_41 = and i1 %icmp_ln582_41, %xor_ln571_41

]]></Node>
<StgValue><ssdm name="and_ln582_41"/></StgValue>
</operation>

<operation id="3212" st_id="213" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:34  %select_ln582_41 = select i1 %and_ln582_41, i12 %trunc_ln583_41, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_41"/></StgValue>
</operation>

<operation id="3213" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:35  %or_ln582_41 = or i1 %icmp_ln571_41, %icmp_ln582_41

]]></Node>
<StgValue><ssdm name="or_ln582_41"/></StgValue>
</operation>

<operation id="3214" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:36  %xor_ln582_41 = xor i1 %or_ln582_41, true

]]></Node>
<StgValue><ssdm name="xor_ln582_41"/></StgValue>
</operation>

<operation id="3215" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:37  %and_ln581_41 = and i1 %icmp_ln581_41, %xor_ln582_41

]]></Node>
<StgValue><ssdm name="and_ln581_41"/></StgValue>
</operation>

<operation id="3216" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:38  %xor_ln585_41 = xor i1 %icmp_ln585_41, true

]]></Node>
<StgValue><ssdm name="xor_ln585_41"/></StgValue>
</operation>

<operation id="3217" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:39  %and_ln585_82 = and i1 %and_ln581_41, %xor_ln585_41

]]></Node>
<StgValue><ssdm name="and_ln585_82"/></StgValue>
</operation>

<operation id="3218" st_id="213" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:40  %select_ln585_82 = select i1 %and_ln585_82, i12 %select_ln588_41, i12 %select_ln582_41

]]></Node>
<StgValue><ssdm name="select_ln585_82"/></StgValue>
</operation>

<operation id="3219" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.6.5_ifconv:47  %add_ln68_6 = add i11 3, %extLd_cast

]]></Node>
<StgValue><ssdm name="add_ln68_6"/></StgValue>
</operation>

<operation id="3220" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.6.5_ifconv:48  %icmp_ln71_16 = icmp sgt i11 %add_ln68_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_16"/></StgValue>
</operation>

<operation id="3221" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.6.5_ifconv:49  %icmp_ln71_17 = icmp slt i11 %add_ln68_6, 385

]]></Node>
<StgValue><ssdm name="icmp_ln71_17"/></StgValue>
</operation>

<operation id="3222" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:50  %and_ln71_15 = and i1 %icmp_ln71_16, %icmp_ln71_17

]]></Node>
<StgValue><ssdm name="and_ln71_15"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="3223" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:20  %sext_ln581_41 = sext i12 %select_ln581_41 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_41"/></StgValue>
</operation>

<operation id="3224" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:24  %icmp_ln603_41 = icmp ult i12 %select_ln581_41, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_41"/></StgValue>
</operation>

<operation id="3225" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.6.5_ifconv:25  %zext_ln586_41 = zext i32 %sext_ln581_41 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_41"/></StgValue>
</operation>

<operation id="3226" st_id="214" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.6.5_ifconv:26  %ashr_ln586_41 = ashr i54 %select_ln570_41, %zext_ln586_41

]]></Node>
<StgValue><ssdm name="ashr_ln586_41"/></StgValue>
</operation>

<operation id="3227" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.6.5_ifconv:27  %trunc_ln586_41 = trunc i54 %ashr_ln586_41 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_41"/></StgValue>
</operation>

<operation id="3228" st_id="214" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:31  %shl_ln604_41 = shl i12 %trunc_ln583_41, %select_ln581_41

]]></Node>
<StgValue><ssdm name="shl_ln604_41"/></StgValue>
</operation>

<operation id="3229" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:41  %and_ln585_83 = and i1 %and_ln581_41, %icmp_ln585_41

]]></Node>
<StgValue><ssdm name="and_ln585_83"/></StgValue>
</operation>

<operation id="3230" st_id="214" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:42  %select_ln585_83 = select i1 %and_ln585_83, i12 %trunc_ln586_41, i12 %select_ln585_82

]]></Node>
<StgValue><ssdm name="select_ln585_83"/></StgValue>
</operation>

<operation id="3231" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:43  %or_ln581_41 = or i1 %or_ln582_41, %icmp_ln581_41

]]></Node>
<StgValue><ssdm name="or_ln581_41"/></StgValue>
</operation>

<operation id="3232" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:44  %xor_ln581_41 = xor i1 %or_ln581_41, true

]]></Node>
<StgValue><ssdm name="xor_ln581_41"/></StgValue>
</operation>

<operation id="3233" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:45  %and_ln603_41 = and i1 %icmp_ln603_41, %xor_ln581_41

]]></Node>
<StgValue><ssdm name="and_ln603_41"/></StgValue>
</operation>

<operation id="3234" st_id="214" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.6.5_ifconv:46  %select_ln603_41 = select i1 %and_ln603_41, i12 %shl_ln604_41, i12 %select_ln585_83

]]></Node>
<StgValue><ssdm name="select_ln603_41"/></StgValue>
</operation>

<operation id="3235" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6.5_ifconv:51  %and_ln71_16 = and i1 %and_ln71_15, %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_16"/></StgValue>
</operation>

<operation id="3236" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.6.5_ifconv:52  br i1 %and_ln71_16, label %42, label %._crit_edge.0.7.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3237" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_48 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_48"/></StgValue>
</operation>

<operation id="3238" st_id="214" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_7 = call fastcc i16 @get3DImageIndex(i4 1, i11 %zext_ln73_48, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_0_7"/></StgValue>
</operation>

<operation id="3239" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_7)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="3240" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.7.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="3241" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.7.0_ifconv:0  %has_hit_0_0_7_0 = phi i1 [ %tmp_251, %42 ], [ false, %._crit_edge.0.6.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_7_0"/></StgValue>
</operation>

<operation id="3242" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:1  %zext_ln76_42 = zext i1 %has_hit_0_0_7_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_42"/></StgValue>
</operation>

<operation id="3243" st_id="215" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.0_ifconv:2  %v_assign_0_7 = uitofp i32 %zext_ln76_42 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="3244" st_id="216" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.0_ifconv:2  %v_assign_0_7 = uitofp i32 %zext_ln76_42 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="3245" st_id="217" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.0_ifconv:3  %d_assign_0_7 = fpext float %v_assign_0_7 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="3246" st_id="218" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.0_ifconv:3  %d_assign_0_7 = fpext float %v_assign_0_7 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7"/></StgValue>
</operation>

<operation id="3247" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.0_ifconv:4  %bitcast_ln696_84 = bitcast double %d_assign_0_7 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_84"/></StgValue>
</operation>

<operation id="3248" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.0_ifconv:5  %trunc_ln557_42 = trunc i64 %bitcast_ln696_84 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_42"/></StgValue>
</operation>

<operation id="3249" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.0_ifconv:6  %tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_84, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="3250" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.7.0_ifconv:7  %p_Result_0_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_84, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_7"/></StgValue>
</operation>

<operation id="3251" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.7.0_ifconv:8  %zext_ln461_42 = zext i11 %p_Result_0_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_42"/></StgValue>
</operation>

<operation id="3252" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.0_ifconv:9  %trunc_ln565_42 = trunc i64 %bitcast_ln696_84 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_42"/></StgValue>
</operation>

<operation id="3253" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.7.0_ifconv:10  %tmp_84 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_42)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="3254" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.7.0_ifconv:11  %zext_ln569_42 = zext i53 %tmp_84 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_42"/></StgValue>
</operation>

<operation id="3255" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.0_ifconv:12  %sub_ln461_42 = sub i54 0, %zext_ln569_42

]]></Node>
<StgValue><ssdm name="sub_ln461_42"/></StgValue>
</operation>

<operation id="3256" st_id="218" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.7.0_ifconv:13  %select_ln570_42 = select i1 %tmp_253, i54 %sub_ln461_42, i54 %zext_ln569_42

]]></Node>
<StgValue><ssdm name="select_ln570_42"/></StgValue>
</operation>

<operation id="3257" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.7.0_ifconv:14  %icmp_ln571_42 = icmp eq i63 %trunc_ln557_42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_42"/></StgValue>
</operation>

<operation id="3258" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:15  %sub_ln575_42 = sub i12 1075, %zext_ln461_42

]]></Node>
<StgValue><ssdm name="sub_ln575_42"/></StgValue>
</operation>

<operation id="3259" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:16  %icmp_ln581_42 = icmp sgt i12 %sub_ln575_42, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_42"/></StgValue>
</operation>

<operation id="3260" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:17  %add_ln581_42 = add i12 -4, %sub_ln575_42

]]></Node>
<StgValue><ssdm name="add_ln581_42"/></StgValue>
</operation>

<operation id="3261" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:18  %sub_ln581_42 = sub i12 4, %sub_ln575_42

]]></Node>
<StgValue><ssdm name="sub_ln581_42"/></StgValue>
</operation>

<operation id="3262" st_id="218" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:19  %select_ln581_42 = select i1 %icmp_ln581_42, i12 %add_ln581_42, i12 %sub_ln581_42

]]></Node>
<StgValue><ssdm name="select_ln581_42"/></StgValue>
</operation>

<operation id="3263" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:21  %icmp_ln582_42 = icmp eq i12 %sub_ln575_42, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_42"/></StgValue>
</operation>

<operation id="3264" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.0_ifconv:22  %trunc_ln583_42 = trunc i54 %select_ln570_42 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_42"/></StgValue>
</operation>

<operation id="3265" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:23  %icmp_ln585_42 = icmp ult i12 %select_ln581_42, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_42"/></StgValue>
</operation>

<operation id="3266" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.0_ifconv:28  %bitcast_ln696_85 = bitcast float %v_assign_0_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_85"/></StgValue>
</operation>

<operation id="3267" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.0_ifconv:29  %tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_85, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="3268" st_id="218" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:30  %select_ln588_42 = select i1 %tmp_255, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_42"/></StgValue>
</operation>

<operation id="3269" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:32  %xor_ln571_42 = xor i1 %icmp_ln571_42, true

]]></Node>
<StgValue><ssdm name="xor_ln571_42"/></StgValue>
</operation>

<operation id="3270" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:33  %and_ln582_42 = and i1 %icmp_ln582_42, %xor_ln571_42

]]></Node>
<StgValue><ssdm name="and_ln582_42"/></StgValue>
</operation>

<operation id="3271" st_id="218" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:34  %select_ln582_42 = select i1 %and_ln582_42, i12 %trunc_ln583_42, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_42"/></StgValue>
</operation>

<operation id="3272" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:35  %or_ln582_42 = or i1 %icmp_ln571_42, %icmp_ln582_42

]]></Node>
<StgValue><ssdm name="or_ln582_42"/></StgValue>
</operation>

<operation id="3273" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:36  %xor_ln582_42 = xor i1 %or_ln582_42, true

]]></Node>
<StgValue><ssdm name="xor_ln582_42"/></StgValue>
</operation>

<operation id="3274" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:37  %and_ln581_42 = and i1 %icmp_ln581_42, %xor_ln582_42

]]></Node>
<StgValue><ssdm name="and_ln581_42"/></StgValue>
</operation>

<operation id="3275" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:38  %xor_ln585_42 = xor i1 %icmp_ln585_42, true

]]></Node>
<StgValue><ssdm name="xor_ln585_42"/></StgValue>
</operation>

<operation id="3276" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:39  %and_ln585_84 = and i1 %and_ln581_42, %xor_ln585_42

]]></Node>
<StgValue><ssdm name="and_ln585_84"/></StgValue>
</operation>

<operation id="3277" st_id="218" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:40  %select_ln585_84 = select i1 %and_ln585_84, i12 %select_ln588_42, i12 %select_ln582_42

]]></Node>
<StgValue><ssdm name="select_ln585_84"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="3278" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:20  %sext_ln581_42 = sext i12 %select_ln581_42 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_42"/></StgValue>
</operation>

<operation id="3279" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:24  %icmp_ln603_42 = icmp ult i12 %select_ln581_42, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_42"/></StgValue>
</operation>

<operation id="3280" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.0_ifconv:25  %zext_ln586_42 = zext i32 %sext_ln581_42 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_42"/></StgValue>
</operation>

<operation id="3281" st_id="219" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.0_ifconv:26  %ashr_ln586_42 = ashr i54 %select_ln570_42, %zext_ln586_42

]]></Node>
<StgValue><ssdm name="ashr_ln586_42"/></StgValue>
</operation>

<operation id="3282" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.0_ifconv:27  %trunc_ln586_42 = trunc i54 %ashr_ln586_42 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_42"/></StgValue>
</operation>

<operation id="3283" st_id="219" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:31  %shl_ln604_42 = shl i12 %trunc_ln583_42, %select_ln581_42

]]></Node>
<StgValue><ssdm name="shl_ln604_42"/></StgValue>
</operation>

<operation id="3284" st_id="219" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:41  %and_ln585_85 = and i1 %and_ln581_42, %icmp_ln585_42

]]></Node>
<StgValue><ssdm name="and_ln585_85"/></StgValue>
</operation>

<operation id="3285" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:42  %select_ln585_85 = select i1 %and_ln585_85, i12 %trunc_ln586_42, i12 %select_ln585_84

]]></Node>
<StgValue><ssdm name="select_ln585_85"/></StgValue>
</operation>

<operation id="3286" st_id="219" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:43  %or_ln581_42 = or i1 %or_ln582_42, %icmp_ln581_42

]]></Node>
<StgValue><ssdm name="or_ln581_42"/></StgValue>
</operation>

<operation id="3287" st_id="219" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:44  %xor_ln581_42 = xor i1 %or_ln581_42, true

]]></Node>
<StgValue><ssdm name="xor_ln581_42"/></StgValue>
</operation>

<operation id="3288" st_id="219" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.0_ifconv:45  %and_ln603_42 = and i1 %icmp_ln603_42, %xor_ln581_42

]]></Node>
<StgValue><ssdm name="and_ln603_42"/></StgValue>
</operation>

<operation id="3289" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.0_ifconv:46  %select_ln603_42 = select i1 %and_ln603_42, i12 %shl_ln604_42, i12 %select_ln585_85

]]></Node>
<StgValue><ssdm name="select_ln603_42"/></StgValue>
</operation>

<operation id="3290" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.7.0_ifconv:47  br i1 %and_ln71_16, label %43, label %._crit_edge.0.7.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3291" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_49 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_49"/></StgValue>
</operation>

<operation id="3292" st_id="219" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_7_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %zext_ln73_49, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_0_7_1"/></StgValue>
</operation>

<operation id="3293" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_7_1)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="3294" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.7.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="3295" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.7.1_ifconv:0  %has_hit_0_0_7_1 = phi i1 [ %tmp_257, %43 ], [ false, %._crit_edge.0.7.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_7_1"/></StgValue>
</operation>

<operation id="3296" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:1  %zext_ln76_43 = zext i1 %has_hit_0_0_7_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_43"/></StgValue>
</operation>

<operation id="3297" st_id="220" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.1_ifconv:2  %v_assign_0_7_1 = uitofp i32 %zext_ln76_43 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7_1"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="3298" st_id="221" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.1_ifconv:2  %v_assign_0_7_1 = uitofp i32 %zext_ln76_43 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7_1"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="3299" st_id="222" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.1_ifconv:3  %d_assign_0_7_1 = fpext float %v_assign_0_7_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7_1"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="3300" st_id="223" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.1_ifconv:3  %d_assign_0_7_1 = fpext float %v_assign_0_7_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7_1"/></StgValue>
</operation>

<operation id="3301" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.1_ifconv:4  %bitcast_ln696_86 = bitcast double %d_assign_0_7_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_86"/></StgValue>
</operation>

<operation id="3302" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.1_ifconv:5  %trunc_ln557_43 = trunc i64 %bitcast_ln696_86 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_43"/></StgValue>
</operation>

<operation id="3303" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.1_ifconv:6  %tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_86, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="3304" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.7.1_ifconv:7  %p_Result_0_7_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_86, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_7_1"/></StgValue>
</operation>

<operation id="3305" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.7.1_ifconv:8  %zext_ln461_43 = zext i11 %p_Result_0_7_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_43"/></StgValue>
</operation>

<operation id="3306" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.1_ifconv:9  %trunc_ln565_43 = trunc i64 %bitcast_ln696_86 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_43"/></StgValue>
</operation>

<operation id="3307" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.7.1_ifconv:10  %tmp_86 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_43)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="3308" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.7.1_ifconv:11  %zext_ln569_43 = zext i53 %tmp_86 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_43"/></StgValue>
</operation>

<operation id="3309" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.1_ifconv:12  %sub_ln461_43 = sub i54 0, %zext_ln569_43

]]></Node>
<StgValue><ssdm name="sub_ln461_43"/></StgValue>
</operation>

<operation id="3310" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.7.1_ifconv:13  %select_ln570_43 = select i1 %tmp_259, i54 %sub_ln461_43, i54 %zext_ln569_43

]]></Node>
<StgValue><ssdm name="select_ln570_43"/></StgValue>
</operation>

<operation id="3311" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.7.1_ifconv:14  %icmp_ln571_43 = icmp eq i63 %trunc_ln557_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_43"/></StgValue>
</operation>

<operation id="3312" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:15  %sub_ln575_43 = sub i12 1075, %zext_ln461_43

]]></Node>
<StgValue><ssdm name="sub_ln575_43"/></StgValue>
</operation>

<operation id="3313" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:16  %icmp_ln581_43 = icmp sgt i12 %sub_ln575_43, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_43"/></StgValue>
</operation>

<operation id="3314" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:17  %add_ln581_43 = add i12 -4, %sub_ln575_43

]]></Node>
<StgValue><ssdm name="add_ln581_43"/></StgValue>
</operation>

<operation id="3315" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:18  %sub_ln581_43 = sub i12 4, %sub_ln575_43

]]></Node>
<StgValue><ssdm name="sub_ln581_43"/></StgValue>
</operation>

<operation id="3316" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:19  %select_ln581_43 = select i1 %icmp_ln581_43, i12 %add_ln581_43, i12 %sub_ln581_43

]]></Node>
<StgValue><ssdm name="select_ln581_43"/></StgValue>
</operation>

<operation id="3317" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:21  %icmp_ln582_43 = icmp eq i12 %sub_ln575_43, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_43"/></StgValue>
</operation>

<operation id="3318" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.1_ifconv:22  %trunc_ln583_43 = trunc i54 %select_ln570_43 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_43"/></StgValue>
</operation>

<operation id="3319" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:23  %icmp_ln585_43 = icmp ult i12 %select_ln581_43, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_43"/></StgValue>
</operation>

<operation id="3320" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.1_ifconv:28  %bitcast_ln696_87 = bitcast float %v_assign_0_7_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_87"/></StgValue>
</operation>

<operation id="3321" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.1_ifconv:29  %tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_87, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="3322" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:30  %select_ln588_43 = select i1 %tmp_261, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_43"/></StgValue>
</operation>

<operation id="3323" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:32  %xor_ln571_43 = xor i1 %icmp_ln571_43, true

]]></Node>
<StgValue><ssdm name="xor_ln571_43"/></StgValue>
</operation>

<operation id="3324" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:33  %and_ln582_43 = and i1 %icmp_ln582_43, %xor_ln571_43

]]></Node>
<StgValue><ssdm name="and_ln582_43"/></StgValue>
</operation>

<operation id="3325" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:34  %select_ln582_43 = select i1 %and_ln582_43, i12 %trunc_ln583_43, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_43"/></StgValue>
</operation>

<operation id="3326" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:35  %or_ln582_43 = or i1 %icmp_ln571_43, %icmp_ln582_43

]]></Node>
<StgValue><ssdm name="or_ln582_43"/></StgValue>
</operation>

<operation id="3327" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:36  %xor_ln582_43 = xor i1 %or_ln582_43, true

]]></Node>
<StgValue><ssdm name="xor_ln582_43"/></StgValue>
</operation>

<operation id="3328" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:37  %and_ln581_43 = and i1 %icmp_ln581_43, %xor_ln582_43

]]></Node>
<StgValue><ssdm name="and_ln581_43"/></StgValue>
</operation>

<operation id="3329" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:38  %xor_ln585_43 = xor i1 %icmp_ln585_43, true

]]></Node>
<StgValue><ssdm name="xor_ln585_43"/></StgValue>
</operation>

<operation id="3330" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:39  %and_ln585_86 = and i1 %and_ln581_43, %xor_ln585_43

]]></Node>
<StgValue><ssdm name="and_ln585_86"/></StgValue>
</operation>

<operation id="3331" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:40  %select_ln585_86 = select i1 %and_ln585_86, i12 %select_ln588_43, i12 %select_ln582_43

]]></Node>
<StgValue><ssdm name="select_ln585_86"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="3332" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:20  %sext_ln581_43 = sext i12 %select_ln581_43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_43"/></StgValue>
</operation>

<operation id="3333" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:24  %icmp_ln603_43 = icmp ult i12 %select_ln581_43, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_43"/></StgValue>
</operation>

<operation id="3334" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.1_ifconv:25  %zext_ln586_43 = zext i32 %sext_ln581_43 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_43"/></StgValue>
</operation>

<operation id="3335" st_id="224" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.1_ifconv:26  %ashr_ln586_43 = ashr i54 %select_ln570_43, %zext_ln586_43

]]></Node>
<StgValue><ssdm name="ashr_ln586_43"/></StgValue>
</operation>

<operation id="3336" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.1_ifconv:27  %trunc_ln586_43 = trunc i54 %ashr_ln586_43 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_43"/></StgValue>
</operation>

<operation id="3337" st_id="224" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:31  %shl_ln604_43 = shl i12 %trunc_ln583_43, %select_ln581_43

]]></Node>
<StgValue><ssdm name="shl_ln604_43"/></StgValue>
</operation>

<operation id="3338" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:41  %and_ln585_87 = and i1 %and_ln581_43, %icmp_ln585_43

]]></Node>
<StgValue><ssdm name="and_ln585_87"/></StgValue>
</operation>

<operation id="3339" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:42  %select_ln585_87 = select i1 %and_ln585_87, i12 %trunc_ln586_43, i12 %select_ln585_86

]]></Node>
<StgValue><ssdm name="select_ln585_87"/></StgValue>
</operation>

<operation id="3340" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:43  %or_ln581_43 = or i1 %or_ln582_43, %icmp_ln581_43

]]></Node>
<StgValue><ssdm name="or_ln581_43"/></StgValue>
</operation>

<operation id="3341" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:44  %xor_ln581_43 = xor i1 %or_ln581_43, true

]]></Node>
<StgValue><ssdm name="xor_ln581_43"/></StgValue>
</operation>

<operation id="3342" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.1_ifconv:45  %and_ln603_43 = and i1 %icmp_ln603_43, %xor_ln581_43

]]></Node>
<StgValue><ssdm name="and_ln603_43"/></StgValue>
</operation>

<operation id="3343" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.1_ifconv:46  %select_ln603_43 = select i1 %and_ln603_43, i12 %shl_ln604_43, i12 %select_ln585_87

]]></Node>
<StgValue><ssdm name="select_ln603_43"/></StgValue>
</operation>

<operation id="3344" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.7.1_ifconv:47  br i1 %and_ln71_16, label %44, label %._crit_edge.0.7.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3345" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_50 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_50"/></StgValue>
</operation>

<operation id="3346" st_id="224" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_7_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %zext_ln73_50, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_0_7_2"/></StgValue>
</operation>

<operation id="3347" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_7_2)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="3348" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.7.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="3349" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.7.2_ifconv:0  %has_hit_0_0_7_2 = phi i1 [ %tmp_263, %44 ], [ false, %._crit_edge.0.7.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_7_2"/></StgValue>
</operation>

<operation id="3350" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:1  %zext_ln76_44 = zext i1 %has_hit_0_0_7_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_44"/></StgValue>
</operation>

<operation id="3351" st_id="225" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.2_ifconv:2  %v_assign_0_7_2 = uitofp i32 %zext_ln76_44 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7_2"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="3352" st_id="226" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.2_ifconv:2  %v_assign_0_7_2 = uitofp i32 %zext_ln76_44 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7_2"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="3353" st_id="227" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.2_ifconv:3  %d_assign_0_7_2 = fpext float %v_assign_0_7_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7_2"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="3354" st_id="228" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.2_ifconv:3  %d_assign_0_7_2 = fpext float %v_assign_0_7_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7_2"/></StgValue>
</operation>

<operation id="3355" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.2_ifconv:4  %bitcast_ln696_88 = bitcast double %d_assign_0_7_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_88"/></StgValue>
</operation>

<operation id="3356" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.2_ifconv:5  %trunc_ln557_44 = trunc i64 %bitcast_ln696_88 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_44"/></StgValue>
</operation>

<operation id="3357" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.2_ifconv:6  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_88, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="3358" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.7.2_ifconv:7  %p_Result_0_7_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_88, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_7_2"/></StgValue>
</operation>

<operation id="3359" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.7.2_ifconv:8  %zext_ln461_44 = zext i11 %p_Result_0_7_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_44"/></StgValue>
</operation>

<operation id="3360" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.2_ifconv:9  %trunc_ln565_44 = trunc i64 %bitcast_ln696_88 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_44"/></StgValue>
</operation>

<operation id="3361" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.7.2_ifconv:10  %tmp_88 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_44)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="3362" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.7.2_ifconv:11  %zext_ln569_44 = zext i53 %tmp_88 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_44"/></StgValue>
</operation>

<operation id="3363" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.2_ifconv:12  %sub_ln461_44 = sub i54 0, %zext_ln569_44

]]></Node>
<StgValue><ssdm name="sub_ln461_44"/></StgValue>
</operation>

<operation id="3364" st_id="228" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.7.2_ifconv:13  %select_ln570_44 = select i1 %tmp_265, i54 %sub_ln461_44, i54 %zext_ln569_44

]]></Node>
<StgValue><ssdm name="select_ln570_44"/></StgValue>
</operation>

<operation id="3365" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.7.2_ifconv:14  %icmp_ln571_44 = icmp eq i63 %trunc_ln557_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_44"/></StgValue>
</operation>

<operation id="3366" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:15  %sub_ln575_44 = sub i12 1075, %zext_ln461_44

]]></Node>
<StgValue><ssdm name="sub_ln575_44"/></StgValue>
</operation>

<operation id="3367" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:16  %icmp_ln581_44 = icmp sgt i12 %sub_ln575_44, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_44"/></StgValue>
</operation>

<operation id="3368" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:17  %add_ln581_44 = add i12 -4, %sub_ln575_44

]]></Node>
<StgValue><ssdm name="add_ln581_44"/></StgValue>
</operation>

<operation id="3369" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:18  %sub_ln581_44 = sub i12 4, %sub_ln575_44

]]></Node>
<StgValue><ssdm name="sub_ln581_44"/></StgValue>
</operation>

<operation id="3370" st_id="228" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:19  %select_ln581_44 = select i1 %icmp_ln581_44, i12 %add_ln581_44, i12 %sub_ln581_44

]]></Node>
<StgValue><ssdm name="select_ln581_44"/></StgValue>
</operation>

<operation id="3371" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:21  %icmp_ln582_44 = icmp eq i12 %sub_ln575_44, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_44"/></StgValue>
</operation>

<operation id="3372" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.2_ifconv:22  %trunc_ln583_44 = trunc i54 %select_ln570_44 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_44"/></StgValue>
</operation>

<operation id="3373" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:23  %icmp_ln585_44 = icmp ult i12 %select_ln581_44, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_44"/></StgValue>
</operation>

<operation id="3374" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.2_ifconv:28  %bitcast_ln696_89 = bitcast float %v_assign_0_7_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_89"/></StgValue>
</operation>

<operation id="3375" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.2_ifconv:29  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_89, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="3376" st_id="228" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:30  %select_ln588_44 = select i1 %tmp_267, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_44"/></StgValue>
</operation>

<operation id="3377" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:32  %xor_ln571_44 = xor i1 %icmp_ln571_44, true

]]></Node>
<StgValue><ssdm name="xor_ln571_44"/></StgValue>
</operation>

<operation id="3378" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:33  %and_ln582_44 = and i1 %icmp_ln582_44, %xor_ln571_44

]]></Node>
<StgValue><ssdm name="and_ln582_44"/></StgValue>
</operation>

<operation id="3379" st_id="228" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:34  %select_ln582_44 = select i1 %and_ln582_44, i12 %trunc_ln583_44, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_44"/></StgValue>
</operation>

<operation id="3380" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:35  %or_ln582_44 = or i1 %icmp_ln571_44, %icmp_ln582_44

]]></Node>
<StgValue><ssdm name="or_ln582_44"/></StgValue>
</operation>

<operation id="3381" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:36  %xor_ln582_44 = xor i1 %or_ln582_44, true

]]></Node>
<StgValue><ssdm name="xor_ln582_44"/></StgValue>
</operation>

<operation id="3382" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:37  %and_ln581_44 = and i1 %icmp_ln581_44, %xor_ln582_44

]]></Node>
<StgValue><ssdm name="and_ln581_44"/></StgValue>
</operation>

<operation id="3383" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:38  %xor_ln585_44 = xor i1 %icmp_ln585_44, true

]]></Node>
<StgValue><ssdm name="xor_ln585_44"/></StgValue>
</operation>

<operation id="3384" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:39  %and_ln585_88 = and i1 %and_ln581_44, %xor_ln585_44

]]></Node>
<StgValue><ssdm name="and_ln585_88"/></StgValue>
</operation>

<operation id="3385" st_id="228" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:40  %select_ln585_88 = select i1 %and_ln585_88, i12 %select_ln588_44, i12 %select_ln582_44

]]></Node>
<StgValue><ssdm name="select_ln585_88"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="3386" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:20  %sext_ln581_44 = sext i12 %select_ln581_44 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_44"/></StgValue>
</operation>

<operation id="3387" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:24  %icmp_ln603_44 = icmp ult i12 %select_ln581_44, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_44"/></StgValue>
</operation>

<operation id="3388" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.2_ifconv:25  %zext_ln586_44 = zext i32 %sext_ln581_44 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_44"/></StgValue>
</operation>

<operation id="3389" st_id="229" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.2_ifconv:26  %ashr_ln586_44 = ashr i54 %select_ln570_44, %zext_ln586_44

]]></Node>
<StgValue><ssdm name="ashr_ln586_44"/></StgValue>
</operation>

<operation id="3390" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.2_ifconv:27  %trunc_ln586_44 = trunc i54 %ashr_ln586_44 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_44"/></StgValue>
</operation>

<operation id="3391" st_id="229" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:31  %shl_ln604_44 = shl i12 %trunc_ln583_44, %select_ln581_44

]]></Node>
<StgValue><ssdm name="shl_ln604_44"/></StgValue>
</operation>

<operation id="3392" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:41  %and_ln585_89 = and i1 %and_ln581_44, %icmp_ln585_44

]]></Node>
<StgValue><ssdm name="and_ln585_89"/></StgValue>
</operation>

<operation id="3393" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:42  %select_ln585_89 = select i1 %and_ln585_89, i12 %trunc_ln586_44, i12 %select_ln585_88

]]></Node>
<StgValue><ssdm name="select_ln585_89"/></StgValue>
</operation>

<operation id="3394" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:43  %or_ln581_44 = or i1 %or_ln582_44, %icmp_ln581_44

]]></Node>
<StgValue><ssdm name="or_ln581_44"/></StgValue>
</operation>

<operation id="3395" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:44  %xor_ln581_44 = xor i1 %or_ln581_44, true

]]></Node>
<StgValue><ssdm name="xor_ln581_44"/></StgValue>
</operation>

<operation id="3396" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.2_ifconv:45  %and_ln603_44 = and i1 %icmp_ln603_44, %xor_ln581_44

]]></Node>
<StgValue><ssdm name="and_ln603_44"/></StgValue>
</operation>

<operation id="3397" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.2_ifconv:46  %select_ln603_44 = select i1 %and_ln603_44, i12 %shl_ln604_44, i12 %select_ln585_89

]]></Node>
<StgValue><ssdm name="select_ln603_44"/></StgValue>
</operation>

<operation id="3398" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.7.2_ifconv:47  br i1 %and_ln71_16, label %45, label %._crit_edge.0.7.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3399" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_51 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_51"/></StgValue>
</operation>

<operation id="3400" st_id="229" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_7_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %zext_ln73_51, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_0_7_3"/></StgValue>
</operation>

<operation id="3401" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_7_3)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="3402" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.7.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="3403" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.7.3_ifconv:0  %has_hit_0_0_7_3 = phi i1 [ %tmp_269, %45 ], [ false, %._crit_edge.0.7.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_7_3"/></StgValue>
</operation>

<operation id="3404" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:1  %zext_ln76_45 = zext i1 %has_hit_0_0_7_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_45"/></StgValue>
</operation>

<operation id="3405" st_id="230" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.3_ifconv:2  %v_assign_0_7_3 = uitofp i32 %zext_ln76_45 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7_3"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="3406" st_id="231" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.3_ifconv:2  %v_assign_0_7_3 = uitofp i32 %zext_ln76_45 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7_3"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="3407" st_id="232" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.3_ifconv:3  %d_assign_0_7_3 = fpext float %v_assign_0_7_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7_3"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="3408" st_id="233" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.3_ifconv:3  %d_assign_0_7_3 = fpext float %v_assign_0_7_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7_3"/></StgValue>
</operation>

<operation id="3409" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.3_ifconv:4  %bitcast_ln696_90 = bitcast double %d_assign_0_7_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_90"/></StgValue>
</operation>

<operation id="3410" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.3_ifconv:5  %trunc_ln557_45 = trunc i64 %bitcast_ln696_90 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_45"/></StgValue>
</operation>

<operation id="3411" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.3_ifconv:6  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_90, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="3412" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.7.3_ifconv:7  %p_Result_0_7_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_90, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_7_3"/></StgValue>
</operation>

<operation id="3413" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.7.3_ifconv:8  %zext_ln461_45 = zext i11 %p_Result_0_7_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_45"/></StgValue>
</operation>

<operation id="3414" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.3_ifconv:9  %trunc_ln565_45 = trunc i64 %bitcast_ln696_90 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_45"/></StgValue>
</operation>

<operation id="3415" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.7.3_ifconv:10  %tmp_90 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_45)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="3416" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.7.3_ifconv:11  %zext_ln569_45 = zext i53 %tmp_90 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_45"/></StgValue>
</operation>

<operation id="3417" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.3_ifconv:12  %sub_ln461_45 = sub i54 0, %zext_ln569_45

]]></Node>
<StgValue><ssdm name="sub_ln461_45"/></StgValue>
</operation>

<operation id="3418" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.7.3_ifconv:13  %select_ln570_45 = select i1 %tmp_271, i54 %sub_ln461_45, i54 %zext_ln569_45

]]></Node>
<StgValue><ssdm name="select_ln570_45"/></StgValue>
</operation>

<operation id="3419" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.7.3_ifconv:14  %icmp_ln571_45 = icmp eq i63 %trunc_ln557_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_45"/></StgValue>
</operation>

<operation id="3420" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:15  %sub_ln575_45 = sub i12 1075, %zext_ln461_45

]]></Node>
<StgValue><ssdm name="sub_ln575_45"/></StgValue>
</operation>

<operation id="3421" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:16  %icmp_ln581_45 = icmp sgt i12 %sub_ln575_45, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_45"/></StgValue>
</operation>

<operation id="3422" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:17  %add_ln581_45 = add i12 -4, %sub_ln575_45

]]></Node>
<StgValue><ssdm name="add_ln581_45"/></StgValue>
</operation>

<operation id="3423" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:18  %sub_ln581_45 = sub i12 4, %sub_ln575_45

]]></Node>
<StgValue><ssdm name="sub_ln581_45"/></StgValue>
</operation>

<operation id="3424" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:19  %select_ln581_45 = select i1 %icmp_ln581_45, i12 %add_ln581_45, i12 %sub_ln581_45

]]></Node>
<StgValue><ssdm name="select_ln581_45"/></StgValue>
</operation>

<operation id="3425" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:21  %icmp_ln582_45 = icmp eq i12 %sub_ln575_45, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_45"/></StgValue>
</operation>

<operation id="3426" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.3_ifconv:22  %trunc_ln583_45 = trunc i54 %select_ln570_45 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_45"/></StgValue>
</operation>

<operation id="3427" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:23  %icmp_ln585_45 = icmp ult i12 %select_ln581_45, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_45"/></StgValue>
</operation>

<operation id="3428" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.3_ifconv:28  %bitcast_ln696_91 = bitcast float %v_assign_0_7_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_91"/></StgValue>
</operation>

<operation id="3429" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.3_ifconv:29  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_91, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="3430" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:30  %select_ln588_45 = select i1 %tmp_273, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_45"/></StgValue>
</operation>

<operation id="3431" st_id="233" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:32  %xor_ln571_45 = xor i1 %icmp_ln571_45, true

]]></Node>
<StgValue><ssdm name="xor_ln571_45"/></StgValue>
</operation>

<operation id="3432" st_id="233" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:33  %and_ln582_45 = and i1 %icmp_ln582_45, %xor_ln571_45

]]></Node>
<StgValue><ssdm name="and_ln582_45"/></StgValue>
</operation>

<operation id="3433" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:34  %select_ln582_45 = select i1 %and_ln582_45, i12 %trunc_ln583_45, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_45"/></StgValue>
</operation>

<operation id="3434" st_id="233" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:35  %or_ln582_45 = or i1 %icmp_ln571_45, %icmp_ln582_45

]]></Node>
<StgValue><ssdm name="or_ln582_45"/></StgValue>
</operation>

<operation id="3435" st_id="233" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:36  %xor_ln582_45 = xor i1 %or_ln582_45, true

]]></Node>
<StgValue><ssdm name="xor_ln582_45"/></StgValue>
</operation>

<operation id="3436" st_id="233" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:37  %and_ln581_45 = and i1 %icmp_ln581_45, %xor_ln582_45

]]></Node>
<StgValue><ssdm name="and_ln581_45"/></StgValue>
</operation>

<operation id="3437" st_id="233" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:38  %xor_ln585_45 = xor i1 %icmp_ln585_45, true

]]></Node>
<StgValue><ssdm name="xor_ln585_45"/></StgValue>
</operation>

<operation id="3438" st_id="233" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:39  %and_ln585_90 = and i1 %and_ln581_45, %xor_ln585_45

]]></Node>
<StgValue><ssdm name="and_ln585_90"/></StgValue>
</operation>

<operation id="3439" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:40  %select_ln585_90 = select i1 %and_ln585_90, i12 %select_ln588_45, i12 %select_ln582_45

]]></Node>
<StgValue><ssdm name="select_ln585_90"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="3440" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:20  %sext_ln581_45 = sext i12 %select_ln581_45 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_45"/></StgValue>
</operation>

<operation id="3441" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:24  %icmp_ln603_45 = icmp ult i12 %select_ln581_45, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_45"/></StgValue>
</operation>

<operation id="3442" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.3_ifconv:25  %zext_ln586_45 = zext i32 %sext_ln581_45 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_45"/></StgValue>
</operation>

<operation id="3443" st_id="234" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.3_ifconv:26  %ashr_ln586_45 = ashr i54 %select_ln570_45, %zext_ln586_45

]]></Node>
<StgValue><ssdm name="ashr_ln586_45"/></StgValue>
</operation>

<operation id="3444" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.3_ifconv:27  %trunc_ln586_45 = trunc i54 %ashr_ln586_45 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_45"/></StgValue>
</operation>

<operation id="3445" st_id="234" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:31  %shl_ln604_45 = shl i12 %trunc_ln583_45, %select_ln581_45

]]></Node>
<StgValue><ssdm name="shl_ln604_45"/></StgValue>
</operation>

<operation id="3446" st_id="234" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:41  %and_ln585_91 = and i1 %and_ln581_45, %icmp_ln585_45

]]></Node>
<StgValue><ssdm name="and_ln585_91"/></StgValue>
</operation>

<operation id="3447" st_id="234" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:42  %select_ln585_91 = select i1 %and_ln585_91, i12 %trunc_ln586_45, i12 %select_ln585_90

]]></Node>
<StgValue><ssdm name="select_ln585_91"/></StgValue>
</operation>

<operation id="3448" st_id="234" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:43  %or_ln581_45 = or i1 %or_ln582_45, %icmp_ln581_45

]]></Node>
<StgValue><ssdm name="or_ln581_45"/></StgValue>
</operation>

<operation id="3449" st_id="234" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:44  %xor_ln581_45 = xor i1 %or_ln581_45, true

]]></Node>
<StgValue><ssdm name="xor_ln581_45"/></StgValue>
</operation>

<operation id="3450" st_id="234" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.3_ifconv:45  %and_ln603_45 = and i1 %icmp_ln603_45, %xor_ln581_45

]]></Node>
<StgValue><ssdm name="and_ln603_45"/></StgValue>
</operation>

<operation id="3451" st_id="234" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.3_ifconv:46  %select_ln603_45 = select i1 %and_ln603_45, i12 %shl_ln604_45, i12 %select_ln585_91

]]></Node>
<StgValue><ssdm name="select_ln603_45"/></StgValue>
</operation>

<operation id="3452" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.7.3_ifconv:47  br i1 %and_ln71_16, label %46, label %._crit_edge.0.7.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3453" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_52 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_52"/></StgValue>
</operation>

<operation id="3454" st_id="234" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_7_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %zext_ln73_52, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_0_7_4"/></StgValue>
</operation>

<operation id="3455" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_7_4)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="3456" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.7.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="3457" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.7.4_ifconv:0  %has_hit_0_0_7_4 = phi i1 [ %tmp_275, %46 ], [ false, %._crit_edge.0.7.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_7_4"/></StgValue>
</operation>

<operation id="3458" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:1  %zext_ln76_46 = zext i1 %has_hit_0_0_7_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_46"/></StgValue>
</operation>

<operation id="3459" st_id="235" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.4_ifconv:2  %v_assign_0_7_4 = uitofp i32 %zext_ln76_46 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7_4"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="3460" st_id="236" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.4_ifconv:2  %v_assign_0_7_4 = uitofp i32 %zext_ln76_46 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7_4"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="3461" st_id="237" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.4_ifconv:3  %d_assign_0_7_4 = fpext float %v_assign_0_7_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7_4"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="3462" st_id="238" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.4_ifconv:3  %d_assign_0_7_4 = fpext float %v_assign_0_7_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7_4"/></StgValue>
</operation>

<operation id="3463" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.4_ifconv:4  %bitcast_ln696_92 = bitcast double %d_assign_0_7_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_92"/></StgValue>
</operation>

<operation id="3464" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.4_ifconv:5  %trunc_ln557_46 = trunc i64 %bitcast_ln696_92 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_46"/></StgValue>
</operation>

<operation id="3465" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.4_ifconv:6  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_92, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="3466" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.7.4_ifconv:7  %p_Result_0_7_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_92, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_7_4"/></StgValue>
</operation>

<operation id="3467" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.7.4_ifconv:8  %zext_ln461_46 = zext i11 %p_Result_0_7_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_46"/></StgValue>
</operation>

<operation id="3468" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.4_ifconv:9  %trunc_ln565_46 = trunc i64 %bitcast_ln696_92 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_46"/></StgValue>
</operation>

<operation id="3469" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.7.4_ifconv:10  %tmp_92 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_46)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="3470" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.7.4_ifconv:11  %zext_ln569_46 = zext i53 %tmp_92 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_46"/></StgValue>
</operation>

<operation id="3471" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.4_ifconv:12  %sub_ln461_46 = sub i54 0, %zext_ln569_46

]]></Node>
<StgValue><ssdm name="sub_ln461_46"/></StgValue>
</operation>

<operation id="3472" st_id="238" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.7.4_ifconv:13  %select_ln570_46 = select i1 %tmp_277, i54 %sub_ln461_46, i54 %zext_ln569_46

]]></Node>
<StgValue><ssdm name="select_ln570_46"/></StgValue>
</operation>

<operation id="3473" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.7.4_ifconv:14  %icmp_ln571_46 = icmp eq i63 %trunc_ln557_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_46"/></StgValue>
</operation>

<operation id="3474" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:15  %sub_ln575_46 = sub i12 1075, %zext_ln461_46

]]></Node>
<StgValue><ssdm name="sub_ln575_46"/></StgValue>
</operation>

<operation id="3475" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:16  %icmp_ln581_46 = icmp sgt i12 %sub_ln575_46, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_46"/></StgValue>
</operation>

<operation id="3476" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:17  %add_ln581_46 = add i12 -4, %sub_ln575_46

]]></Node>
<StgValue><ssdm name="add_ln581_46"/></StgValue>
</operation>

<operation id="3477" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:18  %sub_ln581_46 = sub i12 4, %sub_ln575_46

]]></Node>
<StgValue><ssdm name="sub_ln581_46"/></StgValue>
</operation>

<operation id="3478" st_id="238" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:19  %select_ln581_46 = select i1 %icmp_ln581_46, i12 %add_ln581_46, i12 %sub_ln581_46

]]></Node>
<StgValue><ssdm name="select_ln581_46"/></StgValue>
</operation>

<operation id="3479" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:21  %icmp_ln582_46 = icmp eq i12 %sub_ln575_46, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_46"/></StgValue>
</operation>

<operation id="3480" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.4_ifconv:22  %trunc_ln583_46 = trunc i54 %select_ln570_46 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_46"/></StgValue>
</operation>

<operation id="3481" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:23  %icmp_ln585_46 = icmp ult i12 %select_ln581_46, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_46"/></StgValue>
</operation>

<operation id="3482" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.4_ifconv:28  %bitcast_ln696_93 = bitcast float %v_assign_0_7_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_93"/></StgValue>
</operation>

<operation id="3483" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.4_ifconv:29  %tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_93, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3484" st_id="238" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:30  %select_ln588_46 = select i1 %tmp_279, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_46"/></StgValue>
</operation>

<operation id="3485" st_id="238" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:32  %xor_ln571_46 = xor i1 %icmp_ln571_46, true

]]></Node>
<StgValue><ssdm name="xor_ln571_46"/></StgValue>
</operation>

<operation id="3486" st_id="238" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:33  %and_ln582_46 = and i1 %icmp_ln582_46, %xor_ln571_46

]]></Node>
<StgValue><ssdm name="and_ln582_46"/></StgValue>
</operation>

<operation id="3487" st_id="238" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:34  %select_ln582_46 = select i1 %and_ln582_46, i12 %trunc_ln583_46, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_46"/></StgValue>
</operation>

<operation id="3488" st_id="238" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:35  %or_ln582_46 = or i1 %icmp_ln571_46, %icmp_ln582_46

]]></Node>
<StgValue><ssdm name="or_ln582_46"/></StgValue>
</operation>

<operation id="3489" st_id="238" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:36  %xor_ln582_46 = xor i1 %or_ln582_46, true

]]></Node>
<StgValue><ssdm name="xor_ln582_46"/></StgValue>
</operation>

<operation id="3490" st_id="238" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:37  %and_ln581_46 = and i1 %icmp_ln581_46, %xor_ln582_46

]]></Node>
<StgValue><ssdm name="and_ln581_46"/></StgValue>
</operation>

<operation id="3491" st_id="238" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:38  %xor_ln585_46 = xor i1 %icmp_ln585_46, true

]]></Node>
<StgValue><ssdm name="xor_ln585_46"/></StgValue>
</operation>

<operation id="3492" st_id="238" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:39  %and_ln585_92 = and i1 %and_ln581_46, %xor_ln585_46

]]></Node>
<StgValue><ssdm name="and_ln585_92"/></StgValue>
</operation>

<operation id="3493" st_id="238" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:40  %select_ln585_92 = select i1 %and_ln585_92, i12 %select_ln588_46, i12 %select_ln582_46

]]></Node>
<StgValue><ssdm name="select_ln585_92"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="3494" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:20  %sext_ln581_46 = sext i12 %select_ln581_46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_46"/></StgValue>
</operation>

<operation id="3495" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:24  %icmp_ln603_46 = icmp ult i12 %select_ln581_46, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_46"/></StgValue>
</operation>

<operation id="3496" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.4_ifconv:25  %zext_ln586_46 = zext i32 %sext_ln581_46 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_46"/></StgValue>
</operation>

<operation id="3497" st_id="239" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.4_ifconv:26  %ashr_ln586_46 = ashr i54 %select_ln570_46, %zext_ln586_46

]]></Node>
<StgValue><ssdm name="ashr_ln586_46"/></StgValue>
</operation>

<operation id="3498" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.4_ifconv:27  %trunc_ln586_46 = trunc i54 %ashr_ln586_46 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_46"/></StgValue>
</operation>

<operation id="3499" st_id="239" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:31  %shl_ln604_46 = shl i12 %trunc_ln583_46, %select_ln581_46

]]></Node>
<StgValue><ssdm name="shl_ln604_46"/></StgValue>
</operation>

<operation id="3500" st_id="239" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:41  %and_ln585_93 = and i1 %and_ln581_46, %icmp_ln585_46

]]></Node>
<StgValue><ssdm name="and_ln585_93"/></StgValue>
</operation>

<operation id="3501" st_id="239" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:42  %select_ln585_93 = select i1 %and_ln585_93, i12 %trunc_ln586_46, i12 %select_ln585_92

]]></Node>
<StgValue><ssdm name="select_ln585_93"/></StgValue>
</operation>

<operation id="3502" st_id="239" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:43  %or_ln581_46 = or i1 %or_ln582_46, %icmp_ln581_46

]]></Node>
<StgValue><ssdm name="or_ln581_46"/></StgValue>
</operation>

<operation id="3503" st_id="239" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:44  %xor_ln581_46 = xor i1 %or_ln581_46, true

]]></Node>
<StgValue><ssdm name="xor_ln581_46"/></StgValue>
</operation>

<operation id="3504" st_id="239" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.4_ifconv:45  %and_ln603_46 = and i1 %icmp_ln603_46, %xor_ln581_46

]]></Node>
<StgValue><ssdm name="and_ln603_46"/></StgValue>
</operation>

<operation id="3505" st_id="239" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.4_ifconv:46  %select_ln603_46 = select i1 %and_ln603_46, i12 %shl_ln604_46, i12 %select_ln585_93

]]></Node>
<StgValue><ssdm name="select_ln603_46"/></StgValue>
</operation>

<operation id="3506" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.7.4_ifconv:47  br i1 %and_ln71_16, label %47, label %._crit_edge.0.7.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3507" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_53 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_53"/></StgValue>
</operation>

<operation id="3508" st_id="239" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_7_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %zext_ln73_53, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_0_7_5"/></StgValue>
</operation>

<operation id="3509" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_7_5)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="3510" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.7.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="3511" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.7.5_ifconv:0  %has_hit_0_0_7_5 = phi i1 [ %tmp_281, %47 ], [ false, %._crit_edge.0.7.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_7_5"/></StgValue>
</operation>

<operation id="3512" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:1  %zext_ln76_47 = zext i1 %has_hit_0_0_7_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_47"/></StgValue>
</operation>

<operation id="3513" st_id="240" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.5_ifconv:2  %v_assign_0_7_5 = uitofp i32 %zext_ln76_47 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7_5"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="3514" st_id="241" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.5_ifconv:2  %v_assign_0_7_5 = uitofp i32 %zext_ln76_47 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_7_5"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="3515" st_id="242" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.5_ifconv:3  %d_assign_0_7_5 = fpext float %v_assign_0_7_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7_5"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="3516" st_id="243" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.5_ifconv:3  %d_assign_0_7_5 = fpext float %v_assign_0_7_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_7_5"/></StgValue>
</operation>

<operation id="3517" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.5_ifconv:4  %bitcast_ln696_94 = bitcast double %d_assign_0_7_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_94"/></StgValue>
</operation>

<operation id="3518" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.5_ifconv:5  %trunc_ln557_47 = trunc i64 %bitcast_ln696_94 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_47"/></StgValue>
</operation>

<operation id="3519" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.5_ifconv:6  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_94, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="3520" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.7.5_ifconv:7  %p_Result_0_7_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_94, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_7_5"/></StgValue>
</operation>

<operation id="3521" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.7.5_ifconv:8  %zext_ln461_47 = zext i11 %p_Result_0_7_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_47"/></StgValue>
</operation>

<operation id="3522" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.7.5_ifconv:9  %trunc_ln565_47 = trunc i64 %bitcast_ln696_94 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_47"/></StgValue>
</operation>

<operation id="3523" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.7.5_ifconv:10  %tmp_94 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_47)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="3524" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.7.5_ifconv:11  %zext_ln569_47 = zext i53 %tmp_94 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_47"/></StgValue>
</operation>

<operation id="3525" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.5_ifconv:12  %sub_ln461_47 = sub i54 0, %zext_ln569_47

]]></Node>
<StgValue><ssdm name="sub_ln461_47"/></StgValue>
</operation>

<operation id="3526" st_id="243" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.7.5_ifconv:13  %select_ln570_47 = select i1 %tmp_283, i54 %sub_ln461_47, i54 %zext_ln569_47

]]></Node>
<StgValue><ssdm name="select_ln570_47"/></StgValue>
</operation>

<operation id="3527" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.7.5_ifconv:14  %icmp_ln571_47 = icmp eq i63 %trunc_ln557_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_47"/></StgValue>
</operation>

<operation id="3528" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:15  %sub_ln575_47 = sub i12 1075, %zext_ln461_47

]]></Node>
<StgValue><ssdm name="sub_ln575_47"/></StgValue>
</operation>

<operation id="3529" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:16  %icmp_ln581_47 = icmp sgt i12 %sub_ln575_47, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_47"/></StgValue>
</operation>

<operation id="3530" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:17  %add_ln581_47 = add i12 -4, %sub_ln575_47

]]></Node>
<StgValue><ssdm name="add_ln581_47"/></StgValue>
</operation>

<operation id="3531" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:18  %sub_ln581_47 = sub i12 4, %sub_ln575_47

]]></Node>
<StgValue><ssdm name="sub_ln581_47"/></StgValue>
</operation>

<operation id="3532" st_id="243" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:19  %select_ln581_47 = select i1 %icmp_ln581_47, i12 %add_ln581_47, i12 %sub_ln581_47

]]></Node>
<StgValue><ssdm name="select_ln581_47"/></StgValue>
</operation>

<operation id="3533" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:21  %icmp_ln582_47 = icmp eq i12 %sub_ln575_47, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_47"/></StgValue>
</operation>

<operation id="3534" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.5_ifconv:22  %trunc_ln583_47 = trunc i54 %select_ln570_47 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_47"/></StgValue>
</operation>

<operation id="3535" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:23  %icmp_ln585_47 = icmp ult i12 %select_ln581_47, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_47"/></StgValue>
</operation>

<operation id="3536" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.5_ifconv:28  %bitcast_ln696_95 = bitcast float %v_assign_0_7_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_95"/></StgValue>
</operation>

<operation id="3537" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.7.5_ifconv:29  %tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_95, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="3538" st_id="243" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:30  %select_ln588_47 = select i1 %tmp_285, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_47"/></StgValue>
</operation>

<operation id="3539" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:32  %xor_ln571_47 = xor i1 %icmp_ln571_47, true

]]></Node>
<StgValue><ssdm name="xor_ln571_47"/></StgValue>
</operation>

<operation id="3540" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:33  %and_ln582_47 = and i1 %icmp_ln582_47, %xor_ln571_47

]]></Node>
<StgValue><ssdm name="and_ln582_47"/></StgValue>
</operation>

<operation id="3541" st_id="243" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:34  %select_ln582_47 = select i1 %and_ln582_47, i12 %trunc_ln583_47, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_47"/></StgValue>
</operation>

<operation id="3542" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:35  %or_ln582_47 = or i1 %icmp_ln571_47, %icmp_ln582_47

]]></Node>
<StgValue><ssdm name="or_ln582_47"/></StgValue>
</operation>

<operation id="3543" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:36  %xor_ln582_47 = xor i1 %or_ln582_47, true

]]></Node>
<StgValue><ssdm name="xor_ln582_47"/></StgValue>
</operation>

<operation id="3544" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:37  %and_ln581_47 = and i1 %icmp_ln581_47, %xor_ln582_47

]]></Node>
<StgValue><ssdm name="and_ln581_47"/></StgValue>
</operation>

<operation id="3545" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:38  %xor_ln585_47 = xor i1 %icmp_ln585_47, true

]]></Node>
<StgValue><ssdm name="xor_ln585_47"/></StgValue>
</operation>

<operation id="3546" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:39  %and_ln585_94 = and i1 %and_ln581_47, %xor_ln585_47

]]></Node>
<StgValue><ssdm name="and_ln585_94"/></StgValue>
</operation>

<operation id="3547" st_id="243" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:40  %select_ln585_94 = select i1 %and_ln585_94, i12 %select_ln588_47, i12 %select_ln582_47

]]></Node>
<StgValue><ssdm name="select_ln585_94"/></StgValue>
</operation>

<operation id="3548" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.7.5_ifconv:47  %add_ln68_7 = add i11 4, %extLd_cast

]]></Node>
<StgValue><ssdm name="add_ln68_7"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="3549" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:20  %sext_ln581_47 = sext i12 %select_ln581_47 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_47"/></StgValue>
</operation>

<operation id="3550" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:24  %icmp_ln603_47 = icmp ult i12 %select_ln581_47, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_47"/></StgValue>
</operation>

<operation id="3551" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.7.5_ifconv:25  %zext_ln586_47 = zext i32 %sext_ln581_47 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_47"/></StgValue>
</operation>

<operation id="3552" st_id="244" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.7.5_ifconv:26  %ashr_ln586_47 = ashr i54 %select_ln570_47, %zext_ln586_47

]]></Node>
<StgValue><ssdm name="ashr_ln586_47"/></StgValue>
</operation>

<operation id="3553" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.7.5_ifconv:27  %trunc_ln586_47 = trunc i54 %ashr_ln586_47 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_47"/></StgValue>
</operation>

<operation id="3554" st_id="244" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:31  %shl_ln604_47 = shl i12 %trunc_ln583_47, %select_ln581_47

]]></Node>
<StgValue><ssdm name="shl_ln604_47"/></StgValue>
</operation>

<operation id="3555" st_id="244" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:41  %and_ln585_95 = and i1 %and_ln581_47, %icmp_ln585_47

]]></Node>
<StgValue><ssdm name="and_ln585_95"/></StgValue>
</operation>

<operation id="3556" st_id="244" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:42  %select_ln585_95 = select i1 %and_ln585_95, i12 %trunc_ln586_47, i12 %select_ln585_94

]]></Node>
<StgValue><ssdm name="select_ln585_95"/></StgValue>
</operation>

<operation id="3557" st_id="244" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:43  %or_ln581_47 = or i1 %or_ln582_47, %icmp_ln581_47

]]></Node>
<StgValue><ssdm name="or_ln581_47"/></StgValue>
</operation>

<operation id="3558" st_id="244" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:44  %xor_ln581_47 = xor i1 %or_ln581_47, true

]]></Node>
<StgValue><ssdm name="xor_ln581_47"/></StgValue>
</operation>

<operation id="3559" st_id="244" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:45  %and_ln603_47 = and i1 %icmp_ln603_47, %xor_ln581_47

]]></Node>
<StgValue><ssdm name="and_ln603_47"/></StgValue>
</operation>

<operation id="3560" st_id="244" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.7.5_ifconv:46  %select_ln603_47 = select i1 %and_ln603_47, i12 %shl_ln604_47, i12 %select_ln585_95

]]></Node>
<StgValue><ssdm name="select_ln603_47"/></StgValue>
</operation>

<operation id="3561" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.7.5_ifconv:48  %icmp_ln71_18 = icmp sgt i11 %add_ln68_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_18"/></StgValue>
</operation>

<operation id="3562" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.7.5_ifconv:49  %icmp_ln71_19 = icmp slt i11 %add_ln68_7, 385

]]></Node>
<StgValue><ssdm name="icmp_ln71_19"/></StgValue>
</operation>

<operation id="3563" st_id="244" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:50  %and_ln71_17 = and i1 %icmp_ln71_18, %icmp_ln71_19

]]></Node>
<StgValue><ssdm name="and_ln71_17"/></StgValue>
</operation>

<operation id="3564" st_id="244" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7.5_ifconv:51  %and_ln71_18 = and i1 %and_ln71_17, %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_18"/></StgValue>
</operation>

<operation id="3565" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.7.5_ifconv:52  br i1 %and_ln71_18, label %48, label %._crit_edge.0.8.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3566" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_54 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_54"/></StgValue>
</operation>

<operation id="3567" st_id="244" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_8 = call fastcc i16 @get3DImageIndex(i4 1, i11 %zext_ln73_54, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_0_8"/></StgValue>
</operation>

<operation id="3568" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_8)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="3569" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.8.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="3570" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.8.0_ifconv:0  %has_hit_0_0_8_0 = phi i1 [ %tmp_287, %48 ], [ false, %._crit_edge.0.7.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_8_0"/></StgValue>
</operation>

<operation id="3571" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:1  %zext_ln76_48 = zext i1 %has_hit_0_0_8_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_48"/></StgValue>
</operation>

<operation id="3572" st_id="245" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.0_ifconv:2  %v_assign_0_8 = uitofp i32 %zext_ln76_48 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="3573" st_id="246" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.0_ifconv:2  %v_assign_0_8 = uitofp i32 %zext_ln76_48 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3574" st_id="247" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.0_ifconv:3  %d_assign_0_8 = fpext float %v_assign_0_8 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3575" st_id="248" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.0_ifconv:3  %d_assign_0_8 = fpext float %v_assign_0_8 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8"/></StgValue>
</operation>

<operation id="3576" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.0_ifconv:4  %bitcast_ln696_96 = bitcast double %d_assign_0_8 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_96"/></StgValue>
</operation>

<operation id="3577" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.0_ifconv:5  %trunc_ln557_48 = trunc i64 %bitcast_ln696_96 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_48"/></StgValue>
</operation>

<operation id="3578" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.0_ifconv:6  %tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_96, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="3579" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.8.0_ifconv:7  %p_Result_0_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_96, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_8"/></StgValue>
</operation>

<operation id="3580" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.8.0_ifconv:8  %zext_ln461_48 = zext i11 %p_Result_0_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_48"/></StgValue>
</operation>

<operation id="3581" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.0_ifconv:9  %trunc_ln565_48 = trunc i64 %bitcast_ln696_96 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_48"/></StgValue>
</operation>

<operation id="3582" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.8.0_ifconv:10  %tmp_96 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_48)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="3583" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.8.0_ifconv:11  %zext_ln569_48 = zext i53 %tmp_96 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_48"/></StgValue>
</operation>

<operation id="3584" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.0_ifconv:12  %sub_ln461_48 = sub i54 0, %zext_ln569_48

]]></Node>
<StgValue><ssdm name="sub_ln461_48"/></StgValue>
</operation>

<operation id="3585" st_id="248" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.8.0_ifconv:13  %select_ln570_48 = select i1 %tmp_289, i54 %sub_ln461_48, i54 %zext_ln569_48

]]></Node>
<StgValue><ssdm name="select_ln570_48"/></StgValue>
</operation>

<operation id="3586" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.8.0_ifconv:14  %icmp_ln571_48 = icmp eq i63 %trunc_ln557_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_48"/></StgValue>
</operation>

<operation id="3587" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:15  %sub_ln575_48 = sub i12 1075, %zext_ln461_48

]]></Node>
<StgValue><ssdm name="sub_ln575_48"/></StgValue>
</operation>

<operation id="3588" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:16  %icmp_ln581_48 = icmp sgt i12 %sub_ln575_48, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_48"/></StgValue>
</operation>

<operation id="3589" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:17  %add_ln581_48 = add i12 -4, %sub_ln575_48

]]></Node>
<StgValue><ssdm name="add_ln581_48"/></StgValue>
</operation>

<operation id="3590" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:18  %sub_ln581_48 = sub i12 4, %sub_ln575_48

]]></Node>
<StgValue><ssdm name="sub_ln581_48"/></StgValue>
</operation>

<operation id="3591" st_id="248" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:19  %select_ln581_48 = select i1 %icmp_ln581_48, i12 %add_ln581_48, i12 %sub_ln581_48

]]></Node>
<StgValue><ssdm name="select_ln581_48"/></StgValue>
</operation>

<operation id="3592" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:21  %icmp_ln582_48 = icmp eq i12 %sub_ln575_48, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_48"/></StgValue>
</operation>

<operation id="3593" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.0_ifconv:22  %trunc_ln583_48 = trunc i54 %select_ln570_48 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_48"/></StgValue>
</operation>

<operation id="3594" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:23  %icmp_ln585_48 = icmp ult i12 %select_ln581_48, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_48"/></StgValue>
</operation>

<operation id="3595" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.0_ifconv:28  %bitcast_ln696_97 = bitcast float %v_assign_0_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_97"/></StgValue>
</operation>

<operation id="3596" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.0_ifconv:29  %tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_97, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="3597" st_id="248" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:30  %select_ln588_48 = select i1 %tmp_291, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_48"/></StgValue>
</operation>

<operation id="3598" st_id="248" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:32  %xor_ln571_48 = xor i1 %icmp_ln571_48, true

]]></Node>
<StgValue><ssdm name="xor_ln571_48"/></StgValue>
</operation>

<operation id="3599" st_id="248" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:33  %and_ln582_48 = and i1 %icmp_ln582_48, %xor_ln571_48

]]></Node>
<StgValue><ssdm name="and_ln582_48"/></StgValue>
</operation>

<operation id="3600" st_id="248" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:34  %select_ln582_48 = select i1 %and_ln582_48, i12 %trunc_ln583_48, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_48"/></StgValue>
</operation>

<operation id="3601" st_id="248" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:35  %or_ln582_48 = or i1 %icmp_ln571_48, %icmp_ln582_48

]]></Node>
<StgValue><ssdm name="or_ln582_48"/></StgValue>
</operation>

<operation id="3602" st_id="248" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:36  %xor_ln582_48 = xor i1 %or_ln582_48, true

]]></Node>
<StgValue><ssdm name="xor_ln582_48"/></StgValue>
</operation>

<operation id="3603" st_id="248" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:37  %and_ln581_48 = and i1 %icmp_ln581_48, %xor_ln582_48

]]></Node>
<StgValue><ssdm name="and_ln581_48"/></StgValue>
</operation>

<operation id="3604" st_id="248" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:38  %xor_ln585_48 = xor i1 %icmp_ln585_48, true

]]></Node>
<StgValue><ssdm name="xor_ln585_48"/></StgValue>
</operation>

<operation id="3605" st_id="248" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:39  %and_ln585_96 = and i1 %and_ln581_48, %xor_ln585_48

]]></Node>
<StgValue><ssdm name="and_ln585_96"/></StgValue>
</operation>

<operation id="3606" st_id="248" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:40  %select_ln585_96 = select i1 %and_ln585_96, i12 %select_ln588_48, i12 %select_ln582_48

]]></Node>
<StgValue><ssdm name="select_ln585_96"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="3607" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:20  %sext_ln581_48 = sext i12 %select_ln581_48 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_48"/></StgValue>
</operation>

<operation id="3608" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:24  %icmp_ln603_48 = icmp ult i12 %select_ln581_48, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_48"/></StgValue>
</operation>

<operation id="3609" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.0_ifconv:25  %zext_ln586_48 = zext i32 %sext_ln581_48 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_48"/></StgValue>
</operation>

<operation id="3610" st_id="249" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.0_ifconv:26  %ashr_ln586_48 = ashr i54 %select_ln570_48, %zext_ln586_48

]]></Node>
<StgValue><ssdm name="ashr_ln586_48"/></StgValue>
</operation>

<operation id="3611" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.0_ifconv:27  %trunc_ln586_48 = trunc i54 %ashr_ln586_48 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_48"/></StgValue>
</operation>

<operation id="3612" st_id="249" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:31  %shl_ln604_48 = shl i12 %trunc_ln583_48, %select_ln581_48

]]></Node>
<StgValue><ssdm name="shl_ln604_48"/></StgValue>
</operation>

<operation id="3613" st_id="249" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:41  %and_ln585_97 = and i1 %and_ln581_48, %icmp_ln585_48

]]></Node>
<StgValue><ssdm name="and_ln585_97"/></StgValue>
</operation>

<operation id="3614" st_id="249" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:42  %select_ln585_97 = select i1 %and_ln585_97, i12 %trunc_ln586_48, i12 %select_ln585_96

]]></Node>
<StgValue><ssdm name="select_ln585_97"/></StgValue>
</operation>

<operation id="3615" st_id="249" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:43  %or_ln581_48 = or i1 %or_ln582_48, %icmp_ln581_48

]]></Node>
<StgValue><ssdm name="or_ln581_48"/></StgValue>
</operation>

<operation id="3616" st_id="249" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:44  %xor_ln581_48 = xor i1 %or_ln581_48, true

]]></Node>
<StgValue><ssdm name="xor_ln581_48"/></StgValue>
</operation>

<operation id="3617" st_id="249" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.0_ifconv:45  %and_ln603_48 = and i1 %icmp_ln603_48, %xor_ln581_48

]]></Node>
<StgValue><ssdm name="and_ln603_48"/></StgValue>
</operation>

<operation id="3618" st_id="249" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.0_ifconv:46  %select_ln603_48 = select i1 %and_ln603_48, i12 %shl_ln604_48, i12 %select_ln585_97

]]></Node>
<StgValue><ssdm name="select_ln603_48"/></StgValue>
</operation>

<operation id="3619" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.8.0_ifconv:47  br i1 %and_ln71_18, label %49, label %._crit_edge.0.8.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3620" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_55 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_55"/></StgValue>
</operation>

<operation id="3621" st_id="249" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_8_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %zext_ln73_55, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_0_8_1"/></StgValue>
</operation>

<operation id="3622" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_8_1)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="3623" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.8.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="3624" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.8.1_ifconv:0  %has_hit_0_0_8_1 = phi i1 [ %tmp_293, %49 ], [ false, %._crit_edge.0.8.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_8_1"/></StgValue>
</operation>

<operation id="3625" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:1  %zext_ln76_49 = zext i1 %has_hit_0_0_8_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_49"/></StgValue>
</operation>

<operation id="3626" st_id="250" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.1_ifconv:2  %v_assign_0_8_1 = uitofp i32 %zext_ln76_49 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8_1"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="3627" st_id="251" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.1_ifconv:2  %v_assign_0_8_1 = uitofp i32 %zext_ln76_49 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8_1"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="3628" st_id="252" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.1_ifconv:3  %d_assign_0_8_1 = fpext float %v_assign_0_8_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8_1"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="3629" st_id="253" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.1_ifconv:3  %d_assign_0_8_1 = fpext float %v_assign_0_8_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8_1"/></StgValue>
</operation>

<operation id="3630" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.1_ifconv:4  %bitcast_ln696_98 = bitcast double %d_assign_0_8_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_98"/></StgValue>
</operation>

<operation id="3631" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.1_ifconv:5  %trunc_ln557_49 = trunc i64 %bitcast_ln696_98 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_49"/></StgValue>
</operation>

<operation id="3632" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.1_ifconv:6  %tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_98, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="3633" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.8.1_ifconv:7  %p_Result_0_8_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_98, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_8_1"/></StgValue>
</operation>

<operation id="3634" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.8.1_ifconv:8  %zext_ln461_49 = zext i11 %p_Result_0_8_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_49"/></StgValue>
</operation>

<operation id="3635" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.1_ifconv:9  %trunc_ln565_49 = trunc i64 %bitcast_ln696_98 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_49"/></StgValue>
</operation>

<operation id="3636" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.8.1_ifconv:10  %tmp_98 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_49)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="3637" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.8.1_ifconv:11  %zext_ln569_49 = zext i53 %tmp_98 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_49"/></StgValue>
</operation>

<operation id="3638" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.1_ifconv:12  %sub_ln461_49 = sub i54 0, %zext_ln569_49

]]></Node>
<StgValue><ssdm name="sub_ln461_49"/></StgValue>
</operation>

<operation id="3639" st_id="253" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.8.1_ifconv:13  %select_ln570_49 = select i1 %tmp_295, i54 %sub_ln461_49, i54 %zext_ln569_49

]]></Node>
<StgValue><ssdm name="select_ln570_49"/></StgValue>
</operation>

<operation id="3640" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.8.1_ifconv:14  %icmp_ln571_49 = icmp eq i63 %trunc_ln557_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_49"/></StgValue>
</operation>

<operation id="3641" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:15  %sub_ln575_49 = sub i12 1075, %zext_ln461_49

]]></Node>
<StgValue><ssdm name="sub_ln575_49"/></StgValue>
</operation>

<operation id="3642" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:16  %icmp_ln581_49 = icmp sgt i12 %sub_ln575_49, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_49"/></StgValue>
</operation>

<operation id="3643" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:17  %add_ln581_49 = add i12 -4, %sub_ln575_49

]]></Node>
<StgValue><ssdm name="add_ln581_49"/></StgValue>
</operation>

<operation id="3644" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:18  %sub_ln581_49 = sub i12 4, %sub_ln575_49

]]></Node>
<StgValue><ssdm name="sub_ln581_49"/></StgValue>
</operation>

<operation id="3645" st_id="253" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:19  %select_ln581_49 = select i1 %icmp_ln581_49, i12 %add_ln581_49, i12 %sub_ln581_49

]]></Node>
<StgValue><ssdm name="select_ln581_49"/></StgValue>
</operation>

<operation id="3646" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:21  %icmp_ln582_49 = icmp eq i12 %sub_ln575_49, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_49"/></StgValue>
</operation>

<operation id="3647" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.1_ifconv:22  %trunc_ln583_49 = trunc i54 %select_ln570_49 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_49"/></StgValue>
</operation>

<operation id="3648" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:23  %icmp_ln585_49 = icmp ult i12 %select_ln581_49, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_49"/></StgValue>
</operation>

<operation id="3649" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.1_ifconv:28  %bitcast_ln696_99 = bitcast float %v_assign_0_8_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_99"/></StgValue>
</operation>

<operation id="3650" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.1_ifconv:29  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_99, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="3651" st_id="253" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:30  %select_ln588_49 = select i1 %tmp_297, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_49"/></StgValue>
</operation>

<operation id="3652" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:32  %xor_ln571_49 = xor i1 %icmp_ln571_49, true

]]></Node>
<StgValue><ssdm name="xor_ln571_49"/></StgValue>
</operation>

<operation id="3653" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:33  %and_ln582_49 = and i1 %icmp_ln582_49, %xor_ln571_49

]]></Node>
<StgValue><ssdm name="and_ln582_49"/></StgValue>
</operation>

<operation id="3654" st_id="253" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:34  %select_ln582_49 = select i1 %and_ln582_49, i12 %trunc_ln583_49, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_49"/></StgValue>
</operation>

<operation id="3655" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:35  %or_ln582_49 = or i1 %icmp_ln571_49, %icmp_ln582_49

]]></Node>
<StgValue><ssdm name="or_ln582_49"/></StgValue>
</operation>

<operation id="3656" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:36  %xor_ln582_49 = xor i1 %or_ln582_49, true

]]></Node>
<StgValue><ssdm name="xor_ln582_49"/></StgValue>
</operation>

<operation id="3657" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:37  %and_ln581_49 = and i1 %icmp_ln581_49, %xor_ln582_49

]]></Node>
<StgValue><ssdm name="and_ln581_49"/></StgValue>
</operation>

<operation id="3658" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:38  %xor_ln585_49 = xor i1 %icmp_ln585_49, true

]]></Node>
<StgValue><ssdm name="xor_ln585_49"/></StgValue>
</operation>

<operation id="3659" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:39  %and_ln585_98 = and i1 %and_ln581_49, %xor_ln585_49

]]></Node>
<StgValue><ssdm name="and_ln585_98"/></StgValue>
</operation>

<operation id="3660" st_id="253" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:40  %select_ln585_98 = select i1 %and_ln585_98, i12 %select_ln588_49, i12 %select_ln582_49

]]></Node>
<StgValue><ssdm name="select_ln585_98"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="3661" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:20  %sext_ln581_49 = sext i12 %select_ln581_49 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_49"/></StgValue>
</operation>

<operation id="3662" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:24  %icmp_ln603_49 = icmp ult i12 %select_ln581_49, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_49"/></StgValue>
</operation>

<operation id="3663" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.1_ifconv:25  %zext_ln586_49 = zext i32 %sext_ln581_49 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_49"/></StgValue>
</operation>

<operation id="3664" st_id="254" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.1_ifconv:26  %ashr_ln586_49 = ashr i54 %select_ln570_49, %zext_ln586_49

]]></Node>
<StgValue><ssdm name="ashr_ln586_49"/></StgValue>
</operation>

<operation id="3665" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.1_ifconv:27  %trunc_ln586_49 = trunc i54 %ashr_ln586_49 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_49"/></StgValue>
</operation>

<operation id="3666" st_id="254" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:31  %shl_ln604_49 = shl i12 %trunc_ln583_49, %select_ln581_49

]]></Node>
<StgValue><ssdm name="shl_ln604_49"/></StgValue>
</operation>

<operation id="3667" st_id="254" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:41  %and_ln585_99 = and i1 %and_ln581_49, %icmp_ln585_49

]]></Node>
<StgValue><ssdm name="and_ln585_99"/></StgValue>
</operation>

<operation id="3668" st_id="254" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:42  %select_ln585_99 = select i1 %and_ln585_99, i12 %trunc_ln586_49, i12 %select_ln585_98

]]></Node>
<StgValue><ssdm name="select_ln585_99"/></StgValue>
</operation>

<operation id="3669" st_id="254" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:43  %or_ln581_49 = or i1 %or_ln582_49, %icmp_ln581_49

]]></Node>
<StgValue><ssdm name="or_ln581_49"/></StgValue>
</operation>

<operation id="3670" st_id="254" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:44  %xor_ln581_49 = xor i1 %or_ln581_49, true

]]></Node>
<StgValue><ssdm name="xor_ln581_49"/></StgValue>
</operation>

<operation id="3671" st_id="254" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.1_ifconv:45  %and_ln603_49 = and i1 %icmp_ln603_49, %xor_ln581_49

]]></Node>
<StgValue><ssdm name="and_ln603_49"/></StgValue>
</operation>

<operation id="3672" st_id="254" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.1_ifconv:46  %select_ln603_49 = select i1 %and_ln603_49, i12 %shl_ln604_49, i12 %select_ln585_99

]]></Node>
<StgValue><ssdm name="select_ln603_49"/></StgValue>
</operation>

<operation id="3673" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.8.1_ifconv:47  br i1 %and_ln71_18, label %50, label %._crit_edge.0.8.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3674" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_56 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_56"/></StgValue>
</operation>

<operation id="3675" st_id="254" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_8_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %zext_ln73_56, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_0_8_2"/></StgValue>
</operation>

<operation id="3676" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_8_2)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="3677" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.8.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="3678" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.8.2_ifconv:0  %has_hit_0_0_8_2 = phi i1 [ %tmp_299, %50 ], [ false, %._crit_edge.0.8.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_8_2"/></StgValue>
</operation>

<operation id="3679" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:1  %zext_ln76_50 = zext i1 %has_hit_0_0_8_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_50"/></StgValue>
</operation>

<operation id="3680" st_id="255" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.2_ifconv:2  %v_assign_0_8_2 = uitofp i32 %zext_ln76_50 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8_2"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="3681" st_id="256" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.2_ifconv:2  %v_assign_0_8_2 = uitofp i32 %zext_ln76_50 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8_2"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="3682" st_id="257" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.2_ifconv:3  %d_assign_0_8_2 = fpext float %v_assign_0_8_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8_2"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="3683" st_id="258" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.2_ifconv:3  %d_assign_0_8_2 = fpext float %v_assign_0_8_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8_2"/></StgValue>
</operation>

<operation id="3684" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.2_ifconv:4  %bitcast_ln696_100 = bitcast double %d_assign_0_8_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_100"/></StgValue>
</operation>

<operation id="3685" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.2_ifconv:5  %trunc_ln557_50 = trunc i64 %bitcast_ln696_100 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_50"/></StgValue>
</operation>

<operation id="3686" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.2_ifconv:6  %tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_100, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="3687" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.8.2_ifconv:7  %p_Result_0_8_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_100, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_8_2"/></StgValue>
</operation>

<operation id="3688" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.8.2_ifconv:8  %zext_ln461_50 = zext i11 %p_Result_0_8_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_50"/></StgValue>
</operation>

<operation id="3689" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.2_ifconv:9  %trunc_ln565_50 = trunc i64 %bitcast_ln696_100 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_50"/></StgValue>
</operation>

<operation id="3690" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.8.2_ifconv:10  %tmp_100 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_50)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="3691" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.8.2_ifconv:11  %zext_ln569_50 = zext i53 %tmp_100 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_50"/></StgValue>
</operation>

<operation id="3692" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.2_ifconv:12  %sub_ln461_50 = sub i54 0, %zext_ln569_50

]]></Node>
<StgValue><ssdm name="sub_ln461_50"/></StgValue>
</operation>

<operation id="3693" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.8.2_ifconv:13  %select_ln570_50 = select i1 %tmp_301, i54 %sub_ln461_50, i54 %zext_ln569_50

]]></Node>
<StgValue><ssdm name="select_ln570_50"/></StgValue>
</operation>

<operation id="3694" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.8.2_ifconv:14  %icmp_ln571_50 = icmp eq i63 %trunc_ln557_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_50"/></StgValue>
</operation>

<operation id="3695" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:15  %sub_ln575_50 = sub i12 1075, %zext_ln461_50

]]></Node>
<StgValue><ssdm name="sub_ln575_50"/></StgValue>
</operation>

<operation id="3696" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:16  %icmp_ln581_50 = icmp sgt i12 %sub_ln575_50, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_50"/></StgValue>
</operation>

<operation id="3697" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:17  %add_ln581_50 = add i12 -4, %sub_ln575_50

]]></Node>
<StgValue><ssdm name="add_ln581_50"/></StgValue>
</operation>

<operation id="3698" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:18  %sub_ln581_50 = sub i12 4, %sub_ln575_50

]]></Node>
<StgValue><ssdm name="sub_ln581_50"/></StgValue>
</operation>

<operation id="3699" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:19  %select_ln581_50 = select i1 %icmp_ln581_50, i12 %add_ln581_50, i12 %sub_ln581_50

]]></Node>
<StgValue><ssdm name="select_ln581_50"/></StgValue>
</operation>

<operation id="3700" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:21  %icmp_ln582_50 = icmp eq i12 %sub_ln575_50, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_50"/></StgValue>
</operation>

<operation id="3701" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.2_ifconv:22  %trunc_ln583_50 = trunc i54 %select_ln570_50 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_50"/></StgValue>
</operation>

<operation id="3702" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:23  %icmp_ln585_50 = icmp ult i12 %select_ln581_50, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_50"/></StgValue>
</operation>

<operation id="3703" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.2_ifconv:28  %bitcast_ln696_101 = bitcast float %v_assign_0_8_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_101"/></StgValue>
</operation>

<operation id="3704" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.2_ifconv:29  %tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_101, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="3705" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:30  %select_ln588_50 = select i1 %tmp_303, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_50"/></StgValue>
</operation>

<operation id="3706" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:32  %xor_ln571_50 = xor i1 %icmp_ln571_50, true

]]></Node>
<StgValue><ssdm name="xor_ln571_50"/></StgValue>
</operation>

<operation id="3707" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:33  %and_ln582_50 = and i1 %icmp_ln582_50, %xor_ln571_50

]]></Node>
<StgValue><ssdm name="and_ln582_50"/></StgValue>
</operation>

<operation id="3708" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:34  %select_ln582_50 = select i1 %and_ln582_50, i12 %trunc_ln583_50, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_50"/></StgValue>
</operation>

<operation id="3709" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:35  %or_ln582_50 = or i1 %icmp_ln571_50, %icmp_ln582_50

]]></Node>
<StgValue><ssdm name="or_ln582_50"/></StgValue>
</operation>

<operation id="3710" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:36  %xor_ln582_50 = xor i1 %or_ln582_50, true

]]></Node>
<StgValue><ssdm name="xor_ln582_50"/></StgValue>
</operation>

<operation id="3711" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:37  %and_ln581_50 = and i1 %icmp_ln581_50, %xor_ln582_50

]]></Node>
<StgValue><ssdm name="and_ln581_50"/></StgValue>
</operation>

<operation id="3712" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:38  %xor_ln585_50 = xor i1 %icmp_ln585_50, true

]]></Node>
<StgValue><ssdm name="xor_ln585_50"/></StgValue>
</operation>

<operation id="3713" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:39  %and_ln585_100 = and i1 %and_ln581_50, %xor_ln585_50

]]></Node>
<StgValue><ssdm name="and_ln585_100"/></StgValue>
</operation>

<operation id="3714" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:40  %select_ln585_100 = select i1 %and_ln585_100, i12 %select_ln588_50, i12 %select_ln582_50

]]></Node>
<StgValue><ssdm name="select_ln585_100"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="3715" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:20  %sext_ln581_50 = sext i12 %select_ln581_50 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_50"/></StgValue>
</operation>

<operation id="3716" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:24  %icmp_ln603_50 = icmp ult i12 %select_ln581_50, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_50"/></StgValue>
</operation>

<operation id="3717" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.2_ifconv:25  %zext_ln586_50 = zext i32 %sext_ln581_50 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_50"/></StgValue>
</operation>

<operation id="3718" st_id="259" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.2_ifconv:26  %ashr_ln586_50 = ashr i54 %select_ln570_50, %zext_ln586_50

]]></Node>
<StgValue><ssdm name="ashr_ln586_50"/></StgValue>
</operation>

<operation id="3719" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.2_ifconv:27  %trunc_ln586_50 = trunc i54 %ashr_ln586_50 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_50"/></StgValue>
</operation>

<operation id="3720" st_id="259" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:31  %shl_ln604_50 = shl i12 %trunc_ln583_50, %select_ln581_50

]]></Node>
<StgValue><ssdm name="shl_ln604_50"/></StgValue>
</operation>

<operation id="3721" st_id="259" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:41  %and_ln585_101 = and i1 %and_ln581_50, %icmp_ln585_50

]]></Node>
<StgValue><ssdm name="and_ln585_101"/></StgValue>
</operation>

<operation id="3722" st_id="259" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:42  %select_ln585_101 = select i1 %and_ln585_101, i12 %trunc_ln586_50, i12 %select_ln585_100

]]></Node>
<StgValue><ssdm name="select_ln585_101"/></StgValue>
</operation>

<operation id="3723" st_id="259" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:43  %or_ln581_50 = or i1 %or_ln582_50, %icmp_ln581_50

]]></Node>
<StgValue><ssdm name="or_ln581_50"/></StgValue>
</operation>

<operation id="3724" st_id="259" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:44  %xor_ln581_50 = xor i1 %or_ln581_50, true

]]></Node>
<StgValue><ssdm name="xor_ln581_50"/></StgValue>
</operation>

<operation id="3725" st_id="259" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.2_ifconv:45  %and_ln603_50 = and i1 %icmp_ln603_50, %xor_ln581_50

]]></Node>
<StgValue><ssdm name="and_ln603_50"/></StgValue>
</operation>

<operation id="3726" st_id="259" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.2_ifconv:46  %select_ln603_50 = select i1 %and_ln603_50, i12 %shl_ln604_50, i12 %select_ln585_101

]]></Node>
<StgValue><ssdm name="select_ln603_50"/></StgValue>
</operation>

<operation id="3727" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.8.2_ifconv:47  br i1 %and_ln71_18, label %51, label %._crit_edge.0.8.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3728" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_57 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_57"/></StgValue>
</operation>

<operation id="3729" st_id="259" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_8_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %zext_ln73_57, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_0_8_3"/></StgValue>
</operation>

<operation id="3730" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_8_3)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="3731" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.8.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="3732" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.8.3_ifconv:0  %has_hit_0_0_8_3 = phi i1 [ %tmp_305, %51 ], [ false, %._crit_edge.0.8.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_8_3"/></StgValue>
</operation>

<operation id="3733" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:1  %zext_ln76_51 = zext i1 %has_hit_0_0_8_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_51"/></StgValue>
</operation>

<operation id="3734" st_id="260" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.3_ifconv:2  %v_assign_0_8_3 = uitofp i32 %zext_ln76_51 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8_3"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="3735" st_id="261" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.3_ifconv:2  %v_assign_0_8_3 = uitofp i32 %zext_ln76_51 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8_3"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="3736" st_id="262" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.3_ifconv:3  %d_assign_0_8_3 = fpext float %v_assign_0_8_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8_3"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="3737" st_id="263" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.3_ifconv:3  %d_assign_0_8_3 = fpext float %v_assign_0_8_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8_3"/></StgValue>
</operation>

<operation id="3738" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.3_ifconv:4  %bitcast_ln696_102 = bitcast double %d_assign_0_8_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_102"/></StgValue>
</operation>

<operation id="3739" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.3_ifconv:5  %trunc_ln557_51 = trunc i64 %bitcast_ln696_102 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_51"/></StgValue>
</operation>

<operation id="3740" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.3_ifconv:6  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_102, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="3741" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.8.3_ifconv:7  %p_Result_0_8_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_102, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_8_3"/></StgValue>
</operation>

<operation id="3742" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.8.3_ifconv:8  %zext_ln461_51 = zext i11 %p_Result_0_8_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_51"/></StgValue>
</operation>

<operation id="3743" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.3_ifconv:9  %trunc_ln565_51 = trunc i64 %bitcast_ln696_102 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_51"/></StgValue>
</operation>

<operation id="3744" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.8.3_ifconv:10  %tmp_102 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_51)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="3745" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.8.3_ifconv:11  %zext_ln569_51 = zext i53 %tmp_102 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_51"/></StgValue>
</operation>

<operation id="3746" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.3_ifconv:12  %sub_ln461_51 = sub i54 0, %zext_ln569_51

]]></Node>
<StgValue><ssdm name="sub_ln461_51"/></StgValue>
</operation>

<operation id="3747" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.8.3_ifconv:13  %select_ln570_51 = select i1 %tmp_307, i54 %sub_ln461_51, i54 %zext_ln569_51

]]></Node>
<StgValue><ssdm name="select_ln570_51"/></StgValue>
</operation>

<operation id="3748" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.8.3_ifconv:14  %icmp_ln571_51 = icmp eq i63 %trunc_ln557_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_51"/></StgValue>
</operation>

<operation id="3749" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:15  %sub_ln575_51 = sub i12 1075, %zext_ln461_51

]]></Node>
<StgValue><ssdm name="sub_ln575_51"/></StgValue>
</operation>

<operation id="3750" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:16  %icmp_ln581_51 = icmp sgt i12 %sub_ln575_51, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_51"/></StgValue>
</operation>

<operation id="3751" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:17  %add_ln581_51 = add i12 -4, %sub_ln575_51

]]></Node>
<StgValue><ssdm name="add_ln581_51"/></StgValue>
</operation>

<operation id="3752" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:18  %sub_ln581_51 = sub i12 4, %sub_ln575_51

]]></Node>
<StgValue><ssdm name="sub_ln581_51"/></StgValue>
</operation>

<operation id="3753" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:19  %select_ln581_51 = select i1 %icmp_ln581_51, i12 %add_ln581_51, i12 %sub_ln581_51

]]></Node>
<StgValue><ssdm name="select_ln581_51"/></StgValue>
</operation>

<operation id="3754" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:21  %icmp_ln582_51 = icmp eq i12 %sub_ln575_51, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_51"/></StgValue>
</operation>

<operation id="3755" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.3_ifconv:22  %trunc_ln583_51 = trunc i54 %select_ln570_51 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_51"/></StgValue>
</operation>

<operation id="3756" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:23  %icmp_ln585_51 = icmp ult i12 %select_ln581_51, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_51"/></StgValue>
</operation>

<operation id="3757" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.3_ifconv:28  %bitcast_ln696_103 = bitcast float %v_assign_0_8_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_103"/></StgValue>
</operation>

<operation id="3758" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.3_ifconv:29  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_103, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="3759" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:30  %select_ln588_51 = select i1 %tmp_309, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_51"/></StgValue>
</operation>

<operation id="3760" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:32  %xor_ln571_51 = xor i1 %icmp_ln571_51, true

]]></Node>
<StgValue><ssdm name="xor_ln571_51"/></StgValue>
</operation>

<operation id="3761" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:33  %and_ln582_51 = and i1 %icmp_ln582_51, %xor_ln571_51

]]></Node>
<StgValue><ssdm name="and_ln582_51"/></StgValue>
</operation>

<operation id="3762" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:34  %select_ln582_51 = select i1 %and_ln582_51, i12 %trunc_ln583_51, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_51"/></StgValue>
</operation>

<operation id="3763" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:35  %or_ln582_51 = or i1 %icmp_ln571_51, %icmp_ln582_51

]]></Node>
<StgValue><ssdm name="or_ln582_51"/></StgValue>
</operation>

<operation id="3764" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:36  %xor_ln582_51 = xor i1 %or_ln582_51, true

]]></Node>
<StgValue><ssdm name="xor_ln582_51"/></StgValue>
</operation>

<operation id="3765" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:37  %and_ln581_51 = and i1 %icmp_ln581_51, %xor_ln582_51

]]></Node>
<StgValue><ssdm name="and_ln581_51"/></StgValue>
</operation>

<operation id="3766" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:38  %xor_ln585_51 = xor i1 %icmp_ln585_51, true

]]></Node>
<StgValue><ssdm name="xor_ln585_51"/></StgValue>
</operation>

<operation id="3767" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:39  %and_ln585_102 = and i1 %and_ln581_51, %xor_ln585_51

]]></Node>
<StgValue><ssdm name="and_ln585_102"/></StgValue>
</operation>

<operation id="3768" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:40  %select_ln585_102 = select i1 %and_ln585_102, i12 %select_ln588_51, i12 %select_ln582_51

]]></Node>
<StgValue><ssdm name="select_ln585_102"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="3769" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:20  %sext_ln581_51 = sext i12 %select_ln581_51 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_51"/></StgValue>
</operation>

<operation id="3770" st_id="264" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:24  %icmp_ln603_51 = icmp ult i12 %select_ln581_51, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_51"/></StgValue>
</operation>

<operation id="3771" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.3_ifconv:25  %zext_ln586_51 = zext i32 %sext_ln581_51 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_51"/></StgValue>
</operation>

<operation id="3772" st_id="264" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.3_ifconv:26  %ashr_ln586_51 = ashr i54 %select_ln570_51, %zext_ln586_51

]]></Node>
<StgValue><ssdm name="ashr_ln586_51"/></StgValue>
</operation>

<operation id="3773" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.3_ifconv:27  %trunc_ln586_51 = trunc i54 %ashr_ln586_51 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_51"/></StgValue>
</operation>

<operation id="3774" st_id="264" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:31  %shl_ln604_51 = shl i12 %trunc_ln583_51, %select_ln581_51

]]></Node>
<StgValue><ssdm name="shl_ln604_51"/></StgValue>
</operation>

<operation id="3775" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:41  %and_ln585_103 = and i1 %and_ln581_51, %icmp_ln585_51

]]></Node>
<StgValue><ssdm name="and_ln585_103"/></StgValue>
</operation>

<operation id="3776" st_id="264" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:42  %select_ln585_103 = select i1 %and_ln585_103, i12 %trunc_ln586_51, i12 %select_ln585_102

]]></Node>
<StgValue><ssdm name="select_ln585_103"/></StgValue>
</operation>

<operation id="3777" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:43  %or_ln581_51 = or i1 %or_ln582_51, %icmp_ln581_51

]]></Node>
<StgValue><ssdm name="or_ln581_51"/></StgValue>
</operation>

<operation id="3778" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:44  %xor_ln581_51 = xor i1 %or_ln581_51, true

]]></Node>
<StgValue><ssdm name="xor_ln581_51"/></StgValue>
</operation>

<operation id="3779" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.3_ifconv:45  %and_ln603_51 = and i1 %icmp_ln603_51, %xor_ln581_51

]]></Node>
<StgValue><ssdm name="and_ln603_51"/></StgValue>
</operation>

<operation id="3780" st_id="264" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.3_ifconv:46  %select_ln603_51 = select i1 %and_ln603_51, i12 %shl_ln604_51, i12 %select_ln585_103

]]></Node>
<StgValue><ssdm name="select_ln603_51"/></StgValue>
</operation>

<operation id="3781" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.8.3_ifconv:47  br i1 %and_ln71_18, label %52, label %._crit_edge.0.8.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3782" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_58 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_58"/></StgValue>
</operation>

<operation id="3783" st_id="264" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_8_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %zext_ln73_58, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_0_8_4"/></StgValue>
</operation>

<operation id="3784" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_8_4)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="3785" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.8.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="3786" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.8.4_ifconv:0  %has_hit_0_0_8_4 = phi i1 [ %tmp_311, %52 ], [ false, %._crit_edge.0.8.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_8_4"/></StgValue>
</operation>

<operation id="3787" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:1  %zext_ln76_52 = zext i1 %has_hit_0_0_8_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_52"/></StgValue>
</operation>

<operation id="3788" st_id="265" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.4_ifconv:2  %v_assign_0_8_4 = uitofp i32 %zext_ln76_52 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8_4"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="3789" st_id="266" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.4_ifconv:2  %v_assign_0_8_4 = uitofp i32 %zext_ln76_52 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8_4"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="3790" st_id="267" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.4_ifconv:3  %d_assign_0_8_4 = fpext float %v_assign_0_8_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8_4"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="3791" st_id="268" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.4_ifconv:3  %d_assign_0_8_4 = fpext float %v_assign_0_8_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8_4"/></StgValue>
</operation>

<operation id="3792" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.4_ifconv:4  %bitcast_ln696_104 = bitcast double %d_assign_0_8_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_104"/></StgValue>
</operation>

<operation id="3793" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.4_ifconv:5  %trunc_ln557_52 = trunc i64 %bitcast_ln696_104 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_52"/></StgValue>
</operation>

<operation id="3794" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.4_ifconv:6  %tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_104, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="3795" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.8.4_ifconv:7  %p_Result_0_8_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_104, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_8_4"/></StgValue>
</operation>

<operation id="3796" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.8.4_ifconv:8  %zext_ln461_52 = zext i11 %p_Result_0_8_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_52"/></StgValue>
</operation>

<operation id="3797" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.4_ifconv:9  %trunc_ln565_52 = trunc i64 %bitcast_ln696_104 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_52"/></StgValue>
</operation>

<operation id="3798" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.8.4_ifconv:10  %tmp_104 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_52)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="3799" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.8.4_ifconv:11  %zext_ln569_52 = zext i53 %tmp_104 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_52"/></StgValue>
</operation>

<operation id="3800" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.4_ifconv:12  %sub_ln461_52 = sub i54 0, %zext_ln569_52

]]></Node>
<StgValue><ssdm name="sub_ln461_52"/></StgValue>
</operation>

<operation id="3801" st_id="268" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.8.4_ifconv:13  %select_ln570_52 = select i1 %tmp_313, i54 %sub_ln461_52, i54 %zext_ln569_52

]]></Node>
<StgValue><ssdm name="select_ln570_52"/></StgValue>
</operation>

<operation id="3802" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.8.4_ifconv:14  %icmp_ln571_52 = icmp eq i63 %trunc_ln557_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_52"/></StgValue>
</operation>

<operation id="3803" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:15  %sub_ln575_52 = sub i12 1075, %zext_ln461_52

]]></Node>
<StgValue><ssdm name="sub_ln575_52"/></StgValue>
</operation>

<operation id="3804" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:16  %icmp_ln581_52 = icmp sgt i12 %sub_ln575_52, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_52"/></StgValue>
</operation>

<operation id="3805" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:17  %add_ln581_52 = add i12 -4, %sub_ln575_52

]]></Node>
<StgValue><ssdm name="add_ln581_52"/></StgValue>
</operation>

<operation id="3806" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:18  %sub_ln581_52 = sub i12 4, %sub_ln575_52

]]></Node>
<StgValue><ssdm name="sub_ln581_52"/></StgValue>
</operation>

<operation id="3807" st_id="268" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:19  %select_ln581_52 = select i1 %icmp_ln581_52, i12 %add_ln581_52, i12 %sub_ln581_52

]]></Node>
<StgValue><ssdm name="select_ln581_52"/></StgValue>
</operation>

<operation id="3808" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:21  %icmp_ln582_52 = icmp eq i12 %sub_ln575_52, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_52"/></StgValue>
</operation>

<operation id="3809" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.4_ifconv:22  %trunc_ln583_52 = trunc i54 %select_ln570_52 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_52"/></StgValue>
</operation>

<operation id="3810" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:23  %icmp_ln585_52 = icmp ult i12 %select_ln581_52, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_52"/></StgValue>
</operation>

<operation id="3811" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.4_ifconv:28  %bitcast_ln696_105 = bitcast float %v_assign_0_8_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_105"/></StgValue>
</operation>

<operation id="3812" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.4_ifconv:29  %tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_105, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="3813" st_id="268" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:30  %select_ln588_52 = select i1 %tmp_315, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_52"/></StgValue>
</operation>

<operation id="3814" st_id="268" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:32  %xor_ln571_52 = xor i1 %icmp_ln571_52, true

]]></Node>
<StgValue><ssdm name="xor_ln571_52"/></StgValue>
</operation>

<operation id="3815" st_id="268" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:33  %and_ln582_52 = and i1 %icmp_ln582_52, %xor_ln571_52

]]></Node>
<StgValue><ssdm name="and_ln582_52"/></StgValue>
</operation>

<operation id="3816" st_id="268" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:34  %select_ln582_52 = select i1 %and_ln582_52, i12 %trunc_ln583_52, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_52"/></StgValue>
</operation>

<operation id="3817" st_id="268" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:35  %or_ln582_52 = or i1 %icmp_ln571_52, %icmp_ln582_52

]]></Node>
<StgValue><ssdm name="or_ln582_52"/></StgValue>
</operation>

<operation id="3818" st_id="268" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:36  %xor_ln582_52 = xor i1 %or_ln582_52, true

]]></Node>
<StgValue><ssdm name="xor_ln582_52"/></StgValue>
</operation>

<operation id="3819" st_id="268" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:37  %and_ln581_52 = and i1 %icmp_ln581_52, %xor_ln582_52

]]></Node>
<StgValue><ssdm name="and_ln581_52"/></StgValue>
</operation>

<operation id="3820" st_id="268" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:38  %xor_ln585_52 = xor i1 %icmp_ln585_52, true

]]></Node>
<StgValue><ssdm name="xor_ln585_52"/></StgValue>
</operation>

<operation id="3821" st_id="268" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:39  %and_ln585_104 = and i1 %and_ln581_52, %xor_ln585_52

]]></Node>
<StgValue><ssdm name="and_ln585_104"/></StgValue>
</operation>

<operation id="3822" st_id="268" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:40  %select_ln585_104 = select i1 %and_ln585_104, i12 %select_ln588_52, i12 %select_ln582_52

]]></Node>
<StgValue><ssdm name="select_ln585_104"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="3823" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:20  %sext_ln581_52 = sext i12 %select_ln581_52 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_52"/></StgValue>
</operation>

<operation id="3824" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:24  %icmp_ln603_52 = icmp ult i12 %select_ln581_52, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_52"/></StgValue>
</operation>

<operation id="3825" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.4_ifconv:25  %zext_ln586_52 = zext i32 %sext_ln581_52 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_52"/></StgValue>
</operation>

<operation id="3826" st_id="269" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.4_ifconv:26  %ashr_ln586_52 = ashr i54 %select_ln570_52, %zext_ln586_52

]]></Node>
<StgValue><ssdm name="ashr_ln586_52"/></StgValue>
</operation>

<operation id="3827" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.4_ifconv:27  %trunc_ln586_52 = trunc i54 %ashr_ln586_52 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_52"/></StgValue>
</operation>

<operation id="3828" st_id="269" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:31  %shl_ln604_52 = shl i12 %trunc_ln583_52, %select_ln581_52

]]></Node>
<StgValue><ssdm name="shl_ln604_52"/></StgValue>
</operation>

<operation id="3829" st_id="269" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:41  %and_ln585_105 = and i1 %and_ln581_52, %icmp_ln585_52

]]></Node>
<StgValue><ssdm name="and_ln585_105"/></StgValue>
</operation>

<operation id="3830" st_id="269" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:42  %select_ln585_105 = select i1 %and_ln585_105, i12 %trunc_ln586_52, i12 %select_ln585_104

]]></Node>
<StgValue><ssdm name="select_ln585_105"/></StgValue>
</operation>

<operation id="3831" st_id="269" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:43  %or_ln581_52 = or i1 %or_ln582_52, %icmp_ln581_52

]]></Node>
<StgValue><ssdm name="or_ln581_52"/></StgValue>
</operation>

<operation id="3832" st_id="269" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:44  %xor_ln581_52 = xor i1 %or_ln581_52, true

]]></Node>
<StgValue><ssdm name="xor_ln581_52"/></StgValue>
</operation>

<operation id="3833" st_id="269" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.4_ifconv:45  %and_ln603_52 = and i1 %icmp_ln603_52, %xor_ln581_52

]]></Node>
<StgValue><ssdm name="and_ln603_52"/></StgValue>
</operation>

<operation id="3834" st_id="269" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.4_ifconv:46  %select_ln603_52 = select i1 %and_ln603_52, i12 %shl_ln604_52, i12 %select_ln585_105

]]></Node>
<StgValue><ssdm name="select_ln603_52"/></StgValue>
</operation>

<operation id="3835" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.8.4_ifconv:47  br i1 %and_ln71_18, label %53, label %._crit_edge.0.8.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3836" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_59 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_59"/></StgValue>
</operation>

<operation id="3837" st_id="269" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_8_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %zext_ln73_59, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_0_8_5"/></StgValue>
</operation>

<operation id="3838" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_8_5)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="3839" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.8.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="3840" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.8.5_ifconv:0  %has_hit_0_0_8_5 = phi i1 [ %tmp_317, %53 ], [ false, %._crit_edge.0.8.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_8_5"/></StgValue>
</operation>

<operation id="3841" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:1  %zext_ln76_53 = zext i1 %has_hit_0_0_8_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_53"/></StgValue>
</operation>

<operation id="3842" st_id="270" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.5_ifconv:2  %v_assign_0_8_5 = uitofp i32 %zext_ln76_53 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8_5"/></StgValue>
</operation>

<operation id="3843" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.8.5_ifconv:47  %add_ln68_8 = add i11 5, %extLd_cast

]]></Node>
<StgValue><ssdm name="add_ln68_8"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="3844" st_id="271" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.5_ifconv:2  %v_assign_0_8_5 = uitofp i32 %zext_ln76_53 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_8_5"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="3845" st_id="272" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.5_ifconv:3  %d_assign_0_8_5 = fpext float %v_assign_0_8_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8_5"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="3846" st_id="273" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.5_ifconv:3  %d_assign_0_8_5 = fpext float %v_assign_0_8_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_8_5"/></StgValue>
</operation>

<operation id="3847" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.5_ifconv:4  %bitcast_ln696_106 = bitcast double %d_assign_0_8_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_106"/></StgValue>
</operation>

<operation id="3848" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.5_ifconv:5  %trunc_ln557_53 = trunc i64 %bitcast_ln696_106 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_53"/></StgValue>
</operation>

<operation id="3849" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.5_ifconv:6  %tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_106, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="3850" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.8.5_ifconv:7  %p_Result_0_8_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_106, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_8_5"/></StgValue>
</operation>

<operation id="3851" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.8.5_ifconv:8  %zext_ln461_53 = zext i11 %p_Result_0_8_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_53"/></StgValue>
</operation>

<operation id="3852" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.8.5_ifconv:9  %trunc_ln565_53 = trunc i64 %bitcast_ln696_106 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_53"/></StgValue>
</operation>

<operation id="3853" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.8.5_ifconv:10  %tmp_106 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_53)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="3854" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.8.5_ifconv:11  %zext_ln569_53 = zext i53 %tmp_106 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_53"/></StgValue>
</operation>

<operation id="3855" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.5_ifconv:12  %sub_ln461_53 = sub i54 0, %zext_ln569_53

]]></Node>
<StgValue><ssdm name="sub_ln461_53"/></StgValue>
</operation>

<operation id="3856" st_id="273" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.8.5_ifconv:13  %select_ln570_53 = select i1 %tmp_319, i54 %sub_ln461_53, i54 %zext_ln569_53

]]></Node>
<StgValue><ssdm name="select_ln570_53"/></StgValue>
</operation>

<operation id="3857" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.8.5_ifconv:14  %icmp_ln571_53 = icmp eq i63 %trunc_ln557_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_53"/></StgValue>
</operation>

<operation id="3858" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:15  %sub_ln575_53 = sub i12 1075, %zext_ln461_53

]]></Node>
<StgValue><ssdm name="sub_ln575_53"/></StgValue>
</operation>

<operation id="3859" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:16  %icmp_ln581_53 = icmp sgt i12 %sub_ln575_53, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_53"/></StgValue>
</operation>

<operation id="3860" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:17  %add_ln581_53 = add i12 -4, %sub_ln575_53

]]></Node>
<StgValue><ssdm name="add_ln581_53"/></StgValue>
</operation>

<operation id="3861" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:18  %sub_ln581_53 = sub i12 4, %sub_ln575_53

]]></Node>
<StgValue><ssdm name="sub_ln581_53"/></StgValue>
</operation>

<operation id="3862" st_id="273" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:19  %select_ln581_53 = select i1 %icmp_ln581_53, i12 %add_ln581_53, i12 %sub_ln581_53

]]></Node>
<StgValue><ssdm name="select_ln581_53"/></StgValue>
</operation>

<operation id="3863" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:21  %icmp_ln582_53 = icmp eq i12 %sub_ln575_53, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_53"/></StgValue>
</operation>

<operation id="3864" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.5_ifconv:22  %trunc_ln583_53 = trunc i54 %select_ln570_53 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_53"/></StgValue>
</operation>

<operation id="3865" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:23  %icmp_ln585_53 = icmp ult i12 %select_ln581_53, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_53"/></StgValue>
</operation>

<operation id="3866" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.5_ifconv:28  %bitcast_ln696_107 = bitcast float %v_assign_0_8_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_107"/></StgValue>
</operation>

<operation id="3867" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.8.5_ifconv:29  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_107, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="3868" st_id="273" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:30  %select_ln588_53 = select i1 %tmp_321, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_53"/></StgValue>
</operation>

<operation id="3869" st_id="273" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:32  %xor_ln571_53 = xor i1 %icmp_ln571_53, true

]]></Node>
<StgValue><ssdm name="xor_ln571_53"/></StgValue>
</operation>

<operation id="3870" st_id="273" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:33  %and_ln582_53 = and i1 %icmp_ln582_53, %xor_ln571_53

]]></Node>
<StgValue><ssdm name="and_ln582_53"/></StgValue>
</operation>

<operation id="3871" st_id="273" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:34  %select_ln582_53 = select i1 %and_ln582_53, i12 %trunc_ln583_53, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_53"/></StgValue>
</operation>

<operation id="3872" st_id="273" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:35  %or_ln582_53 = or i1 %icmp_ln571_53, %icmp_ln582_53

]]></Node>
<StgValue><ssdm name="or_ln582_53"/></StgValue>
</operation>

<operation id="3873" st_id="273" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:36  %xor_ln582_53 = xor i1 %or_ln582_53, true

]]></Node>
<StgValue><ssdm name="xor_ln582_53"/></StgValue>
</operation>

<operation id="3874" st_id="273" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:37  %and_ln581_53 = and i1 %icmp_ln581_53, %xor_ln582_53

]]></Node>
<StgValue><ssdm name="and_ln581_53"/></StgValue>
</operation>

<operation id="3875" st_id="273" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:38  %xor_ln585_53 = xor i1 %icmp_ln585_53, true

]]></Node>
<StgValue><ssdm name="xor_ln585_53"/></StgValue>
</operation>

<operation id="3876" st_id="273" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:39  %and_ln585_106 = and i1 %and_ln581_53, %xor_ln585_53

]]></Node>
<StgValue><ssdm name="and_ln585_106"/></StgValue>
</operation>

<operation id="3877" st_id="273" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:40  %select_ln585_106 = select i1 %and_ln585_106, i12 %select_ln588_53, i12 %select_ln582_53

]]></Node>
<StgValue><ssdm name="select_ln585_106"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="3878" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:20  %sext_ln581_53 = sext i12 %select_ln581_53 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_53"/></StgValue>
</operation>

<operation id="3879" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:24  %icmp_ln603_53 = icmp ult i12 %select_ln581_53, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_53"/></StgValue>
</operation>

<operation id="3880" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.8.5_ifconv:25  %zext_ln586_53 = zext i32 %sext_ln581_53 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_53"/></StgValue>
</operation>

<operation id="3881" st_id="274" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.8.5_ifconv:26  %ashr_ln586_53 = ashr i54 %select_ln570_53, %zext_ln586_53

]]></Node>
<StgValue><ssdm name="ashr_ln586_53"/></StgValue>
</operation>

<operation id="3882" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.8.5_ifconv:27  %trunc_ln586_53 = trunc i54 %ashr_ln586_53 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_53"/></StgValue>
</operation>

<operation id="3883" st_id="274" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:31  %shl_ln604_53 = shl i12 %trunc_ln583_53, %select_ln581_53

]]></Node>
<StgValue><ssdm name="shl_ln604_53"/></StgValue>
</operation>

<operation id="3884" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:41  %and_ln585_107 = and i1 %and_ln581_53, %icmp_ln585_53

]]></Node>
<StgValue><ssdm name="and_ln585_107"/></StgValue>
</operation>

<operation id="3885" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:42  %select_ln585_107 = select i1 %and_ln585_107, i12 %trunc_ln586_53, i12 %select_ln585_106

]]></Node>
<StgValue><ssdm name="select_ln585_107"/></StgValue>
</operation>

<operation id="3886" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:43  %or_ln581_53 = or i1 %or_ln582_53, %icmp_ln581_53

]]></Node>
<StgValue><ssdm name="or_ln581_53"/></StgValue>
</operation>

<operation id="3887" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:44  %xor_ln581_53 = xor i1 %or_ln581_53, true

]]></Node>
<StgValue><ssdm name="xor_ln581_53"/></StgValue>
</operation>

<operation id="3888" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:45  %and_ln603_53 = and i1 %icmp_ln603_53, %xor_ln581_53

]]></Node>
<StgValue><ssdm name="and_ln603_53"/></StgValue>
</operation>

<operation id="3889" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.8.5_ifconv:46  %select_ln603_53 = select i1 %and_ln603_53, i12 %shl_ln604_53, i12 %select_ln585_107

]]></Node>
<StgValue><ssdm name="select_ln603_53"/></StgValue>
</operation>

<operation id="3890" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.8.5_ifconv:48  %icmp_ln71_20 = icmp sgt i11 %add_ln68_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_20"/></StgValue>
</operation>

<operation id="3891" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.8.5_ifconv:49  %icmp_ln71_21 = icmp slt i11 %add_ln68_8, 385

]]></Node>
<StgValue><ssdm name="icmp_ln71_21"/></StgValue>
</operation>

<operation id="3892" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:50  %and_ln71_19 = and i1 %icmp_ln71_20, %icmp_ln71_21

]]></Node>
<StgValue><ssdm name="and_ln71_19"/></StgValue>
</operation>

<operation id="3893" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8.5_ifconv:51  %and_ln71_20 = and i1 %and_ln71_19, %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_20"/></StgValue>
</operation>

<operation id="3894" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.8.5_ifconv:52  br i1 %and_ln71_20, label %54, label %._crit_edge.0.9.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3895" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_60 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_60"/></StgValue>
</operation>

<operation id="3896" st_id="274" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_9 = call fastcc i16 @get3DImageIndex(i4 1, i11 %zext_ln73_60, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_0_9"/></StgValue>
</operation>

<operation id="3897" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_9)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="3898" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.9.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="3899" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.9.0_ifconv:0  %has_hit_0_0_9_0 = phi i1 [ %tmp_323, %54 ], [ false, %._crit_edge.0.8.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_9_0"/></StgValue>
</operation>

<operation id="3900" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:1  %zext_ln76_54 = zext i1 %has_hit_0_0_9_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_54"/></StgValue>
</operation>

<operation id="3901" st_id="275" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.0_ifconv:2  %v_assign_0_9 = uitofp i32 %zext_ln76_54 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="3902" st_id="276" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.0_ifconv:2  %v_assign_0_9 = uitofp i32 %zext_ln76_54 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="3903" st_id="277" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.0_ifconv:3  %d_assign_0_9 = fpext float %v_assign_0_9 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="3904" st_id="278" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.0_ifconv:3  %d_assign_0_9 = fpext float %v_assign_0_9 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9"/></StgValue>
</operation>

<operation id="3905" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.0_ifconv:4  %bitcast_ln696_108 = bitcast double %d_assign_0_9 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_108"/></StgValue>
</operation>

<operation id="3906" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.0_ifconv:5  %trunc_ln557_54 = trunc i64 %bitcast_ln696_108 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_54"/></StgValue>
</operation>

<operation id="3907" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.0_ifconv:6  %tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_108, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="3908" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.9.0_ifconv:7  %p_Result_0_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_108, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_9"/></StgValue>
</operation>

<operation id="3909" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.9.0_ifconv:8  %zext_ln461_54 = zext i11 %p_Result_0_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_54"/></StgValue>
</operation>

<operation id="3910" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.0_ifconv:9  %trunc_ln565_54 = trunc i64 %bitcast_ln696_108 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_54"/></StgValue>
</operation>

<operation id="3911" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.9.0_ifconv:10  %tmp_108 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_54)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="3912" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.9.0_ifconv:11  %zext_ln569_54 = zext i53 %tmp_108 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_54"/></StgValue>
</operation>

<operation id="3913" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.0_ifconv:12  %sub_ln461_54 = sub i54 0, %zext_ln569_54

]]></Node>
<StgValue><ssdm name="sub_ln461_54"/></StgValue>
</operation>

<operation id="3914" st_id="278" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.9.0_ifconv:13  %select_ln570_54 = select i1 %tmp_325, i54 %sub_ln461_54, i54 %zext_ln569_54

]]></Node>
<StgValue><ssdm name="select_ln570_54"/></StgValue>
</operation>

<operation id="3915" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.9.0_ifconv:14  %icmp_ln571_54 = icmp eq i63 %trunc_ln557_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_54"/></StgValue>
</operation>

<operation id="3916" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:15  %sub_ln575_54 = sub i12 1075, %zext_ln461_54

]]></Node>
<StgValue><ssdm name="sub_ln575_54"/></StgValue>
</operation>

<operation id="3917" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:16  %icmp_ln581_54 = icmp sgt i12 %sub_ln575_54, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_54"/></StgValue>
</operation>

<operation id="3918" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:17  %add_ln581_54 = add i12 -4, %sub_ln575_54

]]></Node>
<StgValue><ssdm name="add_ln581_54"/></StgValue>
</operation>

<operation id="3919" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:18  %sub_ln581_54 = sub i12 4, %sub_ln575_54

]]></Node>
<StgValue><ssdm name="sub_ln581_54"/></StgValue>
</operation>

<operation id="3920" st_id="278" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:19  %select_ln581_54 = select i1 %icmp_ln581_54, i12 %add_ln581_54, i12 %sub_ln581_54

]]></Node>
<StgValue><ssdm name="select_ln581_54"/></StgValue>
</operation>

<operation id="3921" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:21  %icmp_ln582_54 = icmp eq i12 %sub_ln575_54, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_54"/></StgValue>
</operation>

<operation id="3922" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.0_ifconv:22  %trunc_ln583_54 = trunc i54 %select_ln570_54 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_54"/></StgValue>
</operation>

<operation id="3923" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:23  %icmp_ln585_54 = icmp ult i12 %select_ln581_54, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_54"/></StgValue>
</operation>

<operation id="3924" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.0_ifconv:28  %bitcast_ln696_109 = bitcast float %v_assign_0_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_109"/></StgValue>
</operation>

<operation id="3925" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.0_ifconv:29  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_109, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="3926" st_id="278" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:30  %select_ln588_54 = select i1 %tmp_327, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_54"/></StgValue>
</operation>

<operation id="3927" st_id="278" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:32  %xor_ln571_54 = xor i1 %icmp_ln571_54, true

]]></Node>
<StgValue><ssdm name="xor_ln571_54"/></StgValue>
</operation>

<operation id="3928" st_id="278" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:33  %and_ln582_54 = and i1 %icmp_ln582_54, %xor_ln571_54

]]></Node>
<StgValue><ssdm name="and_ln582_54"/></StgValue>
</operation>

<operation id="3929" st_id="278" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:34  %select_ln582_54 = select i1 %and_ln582_54, i12 %trunc_ln583_54, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_54"/></StgValue>
</operation>

<operation id="3930" st_id="278" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:35  %or_ln582_54 = or i1 %icmp_ln571_54, %icmp_ln582_54

]]></Node>
<StgValue><ssdm name="or_ln582_54"/></StgValue>
</operation>

<operation id="3931" st_id="278" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:36  %xor_ln582_54 = xor i1 %or_ln582_54, true

]]></Node>
<StgValue><ssdm name="xor_ln582_54"/></StgValue>
</operation>

<operation id="3932" st_id="278" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:37  %and_ln581_54 = and i1 %icmp_ln581_54, %xor_ln582_54

]]></Node>
<StgValue><ssdm name="and_ln581_54"/></StgValue>
</operation>

<operation id="3933" st_id="278" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:38  %xor_ln585_54 = xor i1 %icmp_ln585_54, true

]]></Node>
<StgValue><ssdm name="xor_ln585_54"/></StgValue>
</operation>

<operation id="3934" st_id="278" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:39  %and_ln585_108 = and i1 %and_ln581_54, %xor_ln585_54

]]></Node>
<StgValue><ssdm name="and_ln585_108"/></StgValue>
</operation>

<operation id="3935" st_id="278" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:40  %select_ln585_108 = select i1 %and_ln585_108, i12 %select_ln588_54, i12 %select_ln582_54

]]></Node>
<StgValue><ssdm name="select_ln585_108"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="3936" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:20  %sext_ln581_54 = sext i12 %select_ln581_54 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_54"/></StgValue>
</operation>

<operation id="3937" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:24  %icmp_ln603_54 = icmp ult i12 %select_ln581_54, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_54"/></StgValue>
</operation>

<operation id="3938" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.0_ifconv:25  %zext_ln586_54 = zext i32 %sext_ln581_54 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_54"/></StgValue>
</operation>

<operation id="3939" st_id="279" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.0_ifconv:26  %ashr_ln586_54 = ashr i54 %select_ln570_54, %zext_ln586_54

]]></Node>
<StgValue><ssdm name="ashr_ln586_54"/></StgValue>
</operation>

<operation id="3940" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.0_ifconv:27  %trunc_ln586_54 = trunc i54 %ashr_ln586_54 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_54"/></StgValue>
</operation>

<operation id="3941" st_id="279" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:31  %shl_ln604_54 = shl i12 %trunc_ln583_54, %select_ln581_54

]]></Node>
<StgValue><ssdm name="shl_ln604_54"/></StgValue>
</operation>

<operation id="3942" st_id="279" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:41  %and_ln585_109 = and i1 %and_ln581_54, %icmp_ln585_54

]]></Node>
<StgValue><ssdm name="and_ln585_109"/></StgValue>
</operation>

<operation id="3943" st_id="279" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:42  %select_ln585_109 = select i1 %and_ln585_109, i12 %trunc_ln586_54, i12 %select_ln585_108

]]></Node>
<StgValue><ssdm name="select_ln585_109"/></StgValue>
</operation>

<operation id="3944" st_id="279" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:43  %or_ln581_54 = or i1 %or_ln582_54, %icmp_ln581_54

]]></Node>
<StgValue><ssdm name="or_ln581_54"/></StgValue>
</operation>

<operation id="3945" st_id="279" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:44  %xor_ln581_54 = xor i1 %or_ln581_54, true

]]></Node>
<StgValue><ssdm name="xor_ln581_54"/></StgValue>
</operation>

<operation id="3946" st_id="279" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.0_ifconv:45  %and_ln603_54 = and i1 %icmp_ln603_54, %xor_ln581_54

]]></Node>
<StgValue><ssdm name="and_ln603_54"/></StgValue>
</operation>

<operation id="3947" st_id="279" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.0_ifconv:46  %select_ln603_54 = select i1 %and_ln603_54, i12 %shl_ln604_54, i12 %select_ln585_109

]]></Node>
<StgValue><ssdm name="select_ln603_54"/></StgValue>
</operation>

<operation id="3948" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.9.0_ifconv:47  br i1 %and_ln71_20, label %55, label %._crit_edge.0.9.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3949" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_61 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_61"/></StgValue>
</operation>

<operation id="3950" st_id="279" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_9_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %zext_ln73_61, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_0_9_1"/></StgValue>
</operation>

<operation id="3951" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_9_1)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="3952" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.9.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="3953" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.9.1_ifconv:0  %has_hit_0_0_9_1 = phi i1 [ %tmp_329, %55 ], [ false, %._crit_edge.0.9.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_9_1"/></StgValue>
</operation>

<operation id="3954" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:1  %zext_ln76_55 = zext i1 %has_hit_0_0_9_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_55"/></StgValue>
</operation>

<operation id="3955" st_id="280" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.1_ifconv:2  %v_assign_0_9_1 = uitofp i32 %zext_ln76_55 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9_1"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="3956" st_id="281" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.1_ifconv:2  %v_assign_0_9_1 = uitofp i32 %zext_ln76_55 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9_1"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="3957" st_id="282" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.1_ifconv:3  %d_assign_0_9_1 = fpext float %v_assign_0_9_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9_1"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="3958" st_id="283" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.1_ifconv:3  %d_assign_0_9_1 = fpext float %v_assign_0_9_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9_1"/></StgValue>
</operation>

<operation id="3959" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.1_ifconv:4  %bitcast_ln696_110 = bitcast double %d_assign_0_9_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_110"/></StgValue>
</operation>

<operation id="3960" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.1_ifconv:5  %trunc_ln557_55 = trunc i64 %bitcast_ln696_110 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_55"/></StgValue>
</operation>

<operation id="3961" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.1_ifconv:6  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_110, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="3962" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.9.1_ifconv:7  %p_Result_0_9_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_110, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_9_1"/></StgValue>
</operation>

<operation id="3963" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.9.1_ifconv:8  %zext_ln461_55 = zext i11 %p_Result_0_9_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_55"/></StgValue>
</operation>

<operation id="3964" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.1_ifconv:9  %trunc_ln565_55 = trunc i64 %bitcast_ln696_110 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_55"/></StgValue>
</operation>

<operation id="3965" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.9.1_ifconv:10  %tmp_110 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_55)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="3966" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.9.1_ifconv:11  %zext_ln569_55 = zext i53 %tmp_110 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_55"/></StgValue>
</operation>

<operation id="3967" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.1_ifconv:12  %sub_ln461_55 = sub i54 0, %zext_ln569_55

]]></Node>
<StgValue><ssdm name="sub_ln461_55"/></StgValue>
</operation>

<operation id="3968" st_id="283" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.9.1_ifconv:13  %select_ln570_55 = select i1 %tmp_331, i54 %sub_ln461_55, i54 %zext_ln569_55

]]></Node>
<StgValue><ssdm name="select_ln570_55"/></StgValue>
</operation>

<operation id="3969" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.9.1_ifconv:14  %icmp_ln571_55 = icmp eq i63 %trunc_ln557_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_55"/></StgValue>
</operation>

<operation id="3970" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:15  %sub_ln575_55 = sub i12 1075, %zext_ln461_55

]]></Node>
<StgValue><ssdm name="sub_ln575_55"/></StgValue>
</operation>

<operation id="3971" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:16  %icmp_ln581_55 = icmp sgt i12 %sub_ln575_55, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_55"/></StgValue>
</operation>

<operation id="3972" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:17  %add_ln581_55 = add i12 -4, %sub_ln575_55

]]></Node>
<StgValue><ssdm name="add_ln581_55"/></StgValue>
</operation>

<operation id="3973" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:18  %sub_ln581_55 = sub i12 4, %sub_ln575_55

]]></Node>
<StgValue><ssdm name="sub_ln581_55"/></StgValue>
</operation>

<operation id="3974" st_id="283" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:19  %select_ln581_55 = select i1 %icmp_ln581_55, i12 %add_ln581_55, i12 %sub_ln581_55

]]></Node>
<StgValue><ssdm name="select_ln581_55"/></StgValue>
</operation>

<operation id="3975" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:21  %icmp_ln582_55 = icmp eq i12 %sub_ln575_55, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_55"/></StgValue>
</operation>

<operation id="3976" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.1_ifconv:22  %trunc_ln583_55 = trunc i54 %select_ln570_55 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_55"/></StgValue>
</operation>

<operation id="3977" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:23  %icmp_ln585_55 = icmp ult i12 %select_ln581_55, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_55"/></StgValue>
</operation>

<operation id="3978" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.1_ifconv:28  %bitcast_ln696_111 = bitcast float %v_assign_0_9_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_111"/></StgValue>
</operation>

<operation id="3979" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.1_ifconv:29  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_111, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="3980" st_id="283" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:30  %select_ln588_55 = select i1 %tmp_333, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_55"/></StgValue>
</operation>

<operation id="3981" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:32  %xor_ln571_55 = xor i1 %icmp_ln571_55, true

]]></Node>
<StgValue><ssdm name="xor_ln571_55"/></StgValue>
</operation>

<operation id="3982" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:33  %and_ln582_55 = and i1 %icmp_ln582_55, %xor_ln571_55

]]></Node>
<StgValue><ssdm name="and_ln582_55"/></StgValue>
</operation>

<operation id="3983" st_id="283" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:34  %select_ln582_55 = select i1 %and_ln582_55, i12 %trunc_ln583_55, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_55"/></StgValue>
</operation>

<operation id="3984" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:35  %or_ln582_55 = or i1 %icmp_ln571_55, %icmp_ln582_55

]]></Node>
<StgValue><ssdm name="or_ln582_55"/></StgValue>
</operation>

<operation id="3985" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:36  %xor_ln582_55 = xor i1 %or_ln582_55, true

]]></Node>
<StgValue><ssdm name="xor_ln582_55"/></StgValue>
</operation>

<operation id="3986" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:37  %and_ln581_55 = and i1 %icmp_ln581_55, %xor_ln582_55

]]></Node>
<StgValue><ssdm name="and_ln581_55"/></StgValue>
</operation>

<operation id="3987" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:38  %xor_ln585_55 = xor i1 %icmp_ln585_55, true

]]></Node>
<StgValue><ssdm name="xor_ln585_55"/></StgValue>
</operation>

<operation id="3988" st_id="283" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:39  %and_ln585_110 = and i1 %and_ln581_55, %xor_ln585_55

]]></Node>
<StgValue><ssdm name="and_ln585_110"/></StgValue>
</operation>

<operation id="3989" st_id="283" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:40  %select_ln585_110 = select i1 %and_ln585_110, i12 %select_ln588_55, i12 %select_ln582_55

]]></Node>
<StgValue><ssdm name="select_ln585_110"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="3990" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:20  %sext_ln581_55 = sext i12 %select_ln581_55 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_55"/></StgValue>
</operation>

<operation id="3991" st_id="284" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:24  %icmp_ln603_55 = icmp ult i12 %select_ln581_55, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_55"/></StgValue>
</operation>

<operation id="3992" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.1_ifconv:25  %zext_ln586_55 = zext i32 %sext_ln581_55 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_55"/></StgValue>
</operation>

<operation id="3993" st_id="284" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.1_ifconv:26  %ashr_ln586_55 = ashr i54 %select_ln570_55, %zext_ln586_55

]]></Node>
<StgValue><ssdm name="ashr_ln586_55"/></StgValue>
</operation>

<operation id="3994" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.1_ifconv:27  %trunc_ln586_55 = trunc i54 %ashr_ln586_55 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_55"/></StgValue>
</operation>

<operation id="3995" st_id="284" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:31  %shl_ln604_55 = shl i12 %trunc_ln583_55, %select_ln581_55

]]></Node>
<StgValue><ssdm name="shl_ln604_55"/></StgValue>
</operation>

<operation id="3996" st_id="284" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:41  %and_ln585_111 = and i1 %and_ln581_55, %icmp_ln585_55

]]></Node>
<StgValue><ssdm name="and_ln585_111"/></StgValue>
</operation>

<operation id="3997" st_id="284" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:42  %select_ln585_111 = select i1 %and_ln585_111, i12 %trunc_ln586_55, i12 %select_ln585_110

]]></Node>
<StgValue><ssdm name="select_ln585_111"/></StgValue>
</operation>

<operation id="3998" st_id="284" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:43  %or_ln581_55 = or i1 %or_ln582_55, %icmp_ln581_55

]]></Node>
<StgValue><ssdm name="or_ln581_55"/></StgValue>
</operation>

<operation id="3999" st_id="284" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:44  %xor_ln581_55 = xor i1 %or_ln581_55, true

]]></Node>
<StgValue><ssdm name="xor_ln581_55"/></StgValue>
</operation>

<operation id="4000" st_id="284" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.1_ifconv:45  %and_ln603_55 = and i1 %icmp_ln603_55, %xor_ln581_55

]]></Node>
<StgValue><ssdm name="and_ln603_55"/></StgValue>
</operation>

<operation id="4001" st_id="284" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.1_ifconv:46  %select_ln603_55 = select i1 %and_ln603_55, i12 %shl_ln604_55, i12 %select_ln585_111

]]></Node>
<StgValue><ssdm name="select_ln603_55"/></StgValue>
</operation>

<operation id="4002" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.9.1_ifconv:47  br i1 %and_ln71_20, label %56, label %._crit_edge.0.9.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4003" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_62 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_62"/></StgValue>
</operation>

<operation id="4004" st_id="284" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_9_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %zext_ln73_62, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_0_9_2"/></StgValue>
</operation>

<operation id="4005" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_9_2)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="4006" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.9.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="4007" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.9.2_ifconv:0  %has_hit_0_0_9_2 = phi i1 [ %tmp_335, %56 ], [ false, %._crit_edge.0.9.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_9_2"/></StgValue>
</operation>

<operation id="4008" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:1  %zext_ln76_56 = zext i1 %has_hit_0_0_9_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_56"/></StgValue>
</operation>

<operation id="4009" st_id="285" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.2_ifconv:2  %v_assign_0_9_2 = uitofp i32 %zext_ln76_56 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9_2"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="4010" st_id="286" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.2_ifconv:2  %v_assign_0_9_2 = uitofp i32 %zext_ln76_56 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9_2"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="4011" st_id="287" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.2_ifconv:3  %d_assign_0_9_2 = fpext float %v_assign_0_9_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9_2"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="4012" st_id="288" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.2_ifconv:3  %d_assign_0_9_2 = fpext float %v_assign_0_9_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9_2"/></StgValue>
</operation>

<operation id="4013" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.2_ifconv:4  %bitcast_ln696_112 = bitcast double %d_assign_0_9_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_112"/></StgValue>
</operation>

<operation id="4014" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.2_ifconv:5  %trunc_ln557_56 = trunc i64 %bitcast_ln696_112 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_56"/></StgValue>
</operation>

<operation id="4015" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.2_ifconv:6  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_112, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="4016" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.9.2_ifconv:7  %p_Result_0_9_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_112, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_9_2"/></StgValue>
</operation>

<operation id="4017" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.9.2_ifconv:8  %zext_ln461_56 = zext i11 %p_Result_0_9_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_56"/></StgValue>
</operation>

<operation id="4018" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.2_ifconv:9  %trunc_ln565_56 = trunc i64 %bitcast_ln696_112 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_56"/></StgValue>
</operation>

<operation id="4019" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.9.2_ifconv:10  %tmp_112 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_56)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="4020" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.9.2_ifconv:11  %zext_ln569_56 = zext i53 %tmp_112 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_56"/></StgValue>
</operation>

<operation id="4021" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.2_ifconv:12  %sub_ln461_56 = sub i54 0, %zext_ln569_56

]]></Node>
<StgValue><ssdm name="sub_ln461_56"/></StgValue>
</operation>

<operation id="4022" st_id="288" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.9.2_ifconv:13  %select_ln570_56 = select i1 %tmp_337, i54 %sub_ln461_56, i54 %zext_ln569_56

]]></Node>
<StgValue><ssdm name="select_ln570_56"/></StgValue>
</operation>

<operation id="4023" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.9.2_ifconv:14  %icmp_ln571_56 = icmp eq i63 %trunc_ln557_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_56"/></StgValue>
</operation>

<operation id="4024" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:15  %sub_ln575_56 = sub i12 1075, %zext_ln461_56

]]></Node>
<StgValue><ssdm name="sub_ln575_56"/></StgValue>
</operation>

<operation id="4025" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:16  %icmp_ln581_56 = icmp sgt i12 %sub_ln575_56, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_56"/></StgValue>
</operation>

<operation id="4026" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:17  %add_ln581_56 = add i12 -4, %sub_ln575_56

]]></Node>
<StgValue><ssdm name="add_ln581_56"/></StgValue>
</operation>

<operation id="4027" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:18  %sub_ln581_56 = sub i12 4, %sub_ln575_56

]]></Node>
<StgValue><ssdm name="sub_ln581_56"/></StgValue>
</operation>

<operation id="4028" st_id="288" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:19  %select_ln581_56 = select i1 %icmp_ln581_56, i12 %add_ln581_56, i12 %sub_ln581_56

]]></Node>
<StgValue><ssdm name="select_ln581_56"/></StgValue>
</operation>

<operation id="4029" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:21  %icmp_ln582_56 = icmp eq i12 %sub_ln575_56, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_56"/></StgValue>
</operation>

<operation id="4030" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.2_ifconv:22  %trunc_ln583_56 = trunc i54 %select_ln570_56 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_56"/></StgValue>
</operation>

<operation id="4031" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:23  %icmp_ln585_56 = icmp ult i12 %select_ln581_56, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_56"/></StgValue>
</operation>

<operation id="4032" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.2_ifconv:28  %bitcast_ln696_113 = bitcast float %v_assign_0_9_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_113"/></StgValue>
</operation>

<operation id="4033" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.2_ifconv:29  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_113, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="4034" st_id="288" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:30  %select_ln588_56 = select i1 %tmp_339, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_56"/></StgValue>
</operation>

<operation id="4035" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:32  %xor_ln571_56 = xor i1 %icmp_ln571_56, true

]]></Node>
<StgValue><ssdm name="xor_ln571_56"/></StgValue>
</operation>

<operation id="4036" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:33  %and_ln582_56 = and i1 %icmp_ln582_56, %xor_ln571_56

]]></Node>
<StgValue><ssdm name="and_ln582_56"/></StgValue>
</operation>

<operation id="4037" st_id="288" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:34  %select_ln582_56 = select i1 %and_ln582_56, i12 %trunc_ln583_56, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_56"/></StgValue>
</operation>

<operation id="4038" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:35  %or_ln582_56 = or i1 %icmp_ln571_56, %icmp_ln582_56

]]></Node>
<StgValue><ssdm name="or_ln582_56"/></StgValue>
</operation>

<operation id="4039" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:36  %xor_ln582_56 = xor i1 %or_ln582_56, true

]]></Node>
<StgValue><ssdm name="xor_ln582_56"/></StgValue>
</operation>

<operation id="4040" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:37  %and_ln581_56 = and i1 %icmp_ln581_56, %xor_ln582_56

]]></Node>
<StgValue><ssdm name="and_ln581_56"/></StgValue>
</operation>

<operation id="4041" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:38  %xor_ln585_56 = xor i1 %icmp_ln585_56, true

]]></Node>
<StgValue><ssdm name="xor_ln585_56"/></StgValue>
</operation>

<operation id="4042" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:39  %and_ln585_112 = and i1 %and_ln581_56, %xor_ln585_56

]]></Node>
<StgValue><ssdm name="and_ln585_112"/></StgValue>
</operation>

<operation id="4043" st_id="288" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:40  %select_ln585_112 = select i1 %and_ln585_112, i12 %select_ln588_56, i12 %select_ln582_56

]]></Node>
<StgValue><ssdm name="select_ln585_112"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="4044" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:20  %sext_ln581_56 = sext i12 %select_ln581_56 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_56"/></StgValue>
</operation>

<operation id="4045" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:24  %icmp_ln603_56 = icmp ult i12 %select_ln581_56, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_56"/></StgValue>
</operation>

<operation id="4046" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.2_ifconv:25  %zext_ln586_56 = zext i32 %sext_ln581_56 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_56"/></StgValue>
</operation>

<operation id="4047" st_id="289" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.2_ifconv:26  %ashr_ln586_56 = ashr i54 %select_ln570_56, %zext_ln586_56

]]></Node>
<StgValue><ssdm name="ashr_ln586_56"/></StgValue>
</operation>

<operation id="4048" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.2_ifconv:27  %trunc_ln586_56 = trunc i54 %ashr_ln586_56 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_56"/></StgValue>
</operation>

<operation id="4049" st_id="289" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:31  %shl_ln604_56 = shl i12 %trunc_ln583_56, %select_ln581_56

]]></Node>
<StgValue><ssdm name="shl_ln604_56"/></StgValue>
</operation>

<operation id="4050" st_id="289" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:41  %and_ln585_113 = and i1 %and_ln581_56, %icmp_ln585_56

]]></Node>
<StgValue><ssdm name="and_ln585_113"/></StgValue>
</operation>

<operation id="4051" st_id="289" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:42  %select_ln585_113 = select i1 %and_ln585_113, i12 %trunc_ln586_56, i12 %select_ln585_112

]]></Node>
<StgValue><ssdm name="select_ln585_113"/></StgValue>
</operation>

<operation id="4052" st_id="289" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:43  %or_ln581_56 = or i1 %or_ln582_56, %icmp_ln581_56

]]></Node>
<StgValue><ssdm name="or_ln581_56"/></StgValue>
</operation>

<operation id="4053" st_id="289" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:44  %xor_ln581_56 = xor i1 %or_ln581_56, true

]]></Node>
<StgValue><ssdm name="xor_ln581_56"/></StgValue>
</operation>

<operation id="4054" st_id="289" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.2_ifconv:45  %and_ln603_56 = and i1 %icmp_ln603_56, %xor_ln581_56

]]></Node>
<StgValue><ssdm name="and_ln603_56"/></StgValue>
</operation>

<operation id="4055" st_id="289" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.2_ifconv:46  %select_ln603_56 = select i1 %and_ln603_56, i12 %shl_ln604_56, i12 %select_ln585_113

]]></Node>
<StgValue><ssdm name="select_ln603_56"/></StgValue>
</operation>

<operation id="4056" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.9.2_ifconv:47  br i1 %and_ln71_20, label %57, label %._crit_edge.0.9.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4057" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_63 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_63"/></StgValue>
</operation>

<operation id="4058" st_id="289" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_9_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %zext_ln73_63, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_0_9_3"/></StgValue>
</operation>

<operation id="4059" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_9_3)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="4060" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.9.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="4061" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.9.3_ifconv:0  %has_hit_0_0_9_3 = phi i1 [ %tmp_341, %57 ], [ false, %._crit_edge.0.9.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_9_3"/></StgValue>
</operation>

<operation id="4062" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:1  %zext_ln76_57 = zext i1 %has_hit_0_0_9_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_57"/></StgValue>
</operation>

<operation id="4063" st_id="290" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.3_ifconv:2  %v_assign_0_9_3 = uitofp i32 %zext_ln76_57 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9_3"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="4064" st_id="291" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.3_ifconv:2  %v_assign_0_9_3 = uitofp i32 %zext_ln76_57 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9_3"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="4065" st_id="292" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.3_ifconv:3  %d_assign_0_9_3 = fpext float %v_assign_0_9_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9_3"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="4066" st_id="293" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.3_ifconv:3  %d_assign_0_9_3 = fpext float %v_assign_0_9_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9_3"/></StgValue>
</operation>

<operation id="4067" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.3_ifconv:4  %bitcast_ln696_114 = bitcast double %d_assign_0_9_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_114"/></StgValue>
</operation>

<operation id="4068" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.3_ifconv:5  %trunc_ln557_57 = trunc i64 %bitcast_ln696_114 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_57"/></StgValue>
</operation>

<operation id="4069" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.3_ifconv:6  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_114, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="4070" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.9.3_ifconv:7  %p_Result_0_9_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_114, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_9_3"/></StgValue>
</operation>

<operation id="4071" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.9.3_ifconv:8  %zext_ln461_57 = zext i11 %p_Result_0_9_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_57"/></StgValue>
</operation>

<operation id="4072" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.3_ifconv:9  %trunc_ln565_57 = trunc i64 %bitcast_ln696_114 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_57"/></StgValue>
</operation>

<operation id="4073" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.9.3_ifconv:10  %tmp_114 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_57)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="4074" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.9.3_ifconv:11  %zext_ln569_57 = zext i53 %tmp_114 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_57"/></StgValue>
</operation>

<operation id="4075" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.3_ifconv:12  %sub_ln461_57 = sub i54 0, %zext_ln569_57

]]></Node>
<StgValue><ssdm name="sub_ln461_57"/></StgValue>
</operation>

<operation id="4076" st_id="293" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.9.3_ifconv:13  %select_ln570_57 = select i1 %tmp_343, i54 %sub_ln461_57, i54 %zext_ln569_57

]]></Node>
<StgValue><ssdm name="select_ln570_57"/></StgValue>
</operation>

<operation id="4077" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.9.3_ifconv:14  %icmp_ln571_57 = icmp eq i63 %trunc_ln557_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_57"/></StgValue>
</operation>

<operation id="4078" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:15  %sub_ln575_57 = sub i12 1075, %zext_ln461_57

]]></Node>
<StgValue><ssdm name="sub_ln575_57"/></StgValue>
</operation>

<operation id="4079" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:16  %icmp_ln581_57 = icmp sgt i12 %sub_ln575_57, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_57"/></StgValue>
</operation>

<operation id="4080" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:17  %add_ln581_57 = add i12 -4, %sub_ln575_57

]]></Node>
<StgValue><ssdm name="add_ln581_57"/></StgValue>
</operation>

<operation id="4081" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:18  %sub_ln581_57 = sub i12 4, %sub_ln575_57

]]></Node>
<StgValue><ssdm name="sub_ln581_57"/></StgValue>
</operation>

<operation id="4082" st_id="293" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:19  %select_ln581_57 = select i1 %icmp_ln581_57, i12 %add_ln581_57, i12 %sub_ln581_57

]]></Node>
<StgValue><ssdm name="select_ln581_57"/></StgValue>
</operation>

<operation id="4083" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:21  %icmp_ln582_57 = icmp eq i12 %sub_ln575_57, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_57"/></StgValue>
</operation>

<operation id="4084" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.3_ifconv:22  %trunc_ln583_57 = trunc i54 %select_ln570_57 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_57"/></StgValue>
</operation>

<operation id="4085" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:23  %icmp_ln585_57 = icmp ult i12 %select_ln581_57, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_57"/></StgValue>
</operation>

<operation id="4086" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.3_ifconv:28  %bitcast_ln696_115 = bitcast float %v_assign_0_9_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_115"/></StgValue>
</operation>

<operation id="4087" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.3_ifconv:29  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_115, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="4088" st_id="293" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:30  %select_ln588_57 = select i1 %tmp_345, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_57"/></StgValue>
</operation>

<operation id="4089" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:32  %xor_ln571_57 = xor i1 %icmp_ln571_57, true

]]></Node>
<StgValue><ssdm name="xor_ln571_57"/></StgValue>
</operation>

<operation id="4090" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:33  %and_ln582_57 = and i1 %icmp_ln582_57, %xor_ln571_57

]]></Node>
<StgValue><ssdm name="and_ln582_57"/></StgValue>
</operation>

<operation id="4091" st_id="293" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:34  %select_ln582_57 = select i1 %and_ln582_57, i12 %trunc_ln583_57, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_57"/></StgValue>
</operation>

<operation id="4092" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:35  %or_ln582_57 = or i1 %icmp_ln571_57, %icmp_ln582_57

]]></Node>
<StgValue><ssdm name="or_ln582_57"/></StgValue>
</operation>

<operation id="4093" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:36  %xor_ln582_57 = xor i1 %or_ln582_57, true

]]></Node>
<StgValue><ssdm name="xor_ln582_57"/></StgValue>
</operation>

<operation id="4094" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:37  %and_ln581_57 = and i1 %icmp_ln581_57, %xor_ln582_57

]]></Node>
<StgValue><ssdm name="and_ln581_57"/></StgValue>
</operation>

<operation id="4095" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:38  %xor_ln585_57 = xor i1 %icmp_ln585_57, true

]]></Node>
<StgValue><ssdm name="xor_ln585_57"/></StgValue>
</operation>

<operation id="4096" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:39  %and_ln585_114 = and i1 %and_ln581_57, %xor_ln585_57

]]></Node>
<StgValue><ssdm name="and_ln585_114"/></StgValue>
</operation>

<operation id="4097" st_id="293" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:40  %select_ln585_114 = select i1 %and_ln585_114, i12 %select_ln588_57, i12 %select_ln582_57

]]></Node>
<StgValue><ssdm name="select_ln585_114"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="4098" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:20  %sext_ln581_57 = sext i12 %select_ln581_57 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_57"/></StgValue>
</operation>

<operation id="4099" st_id="294" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:24  %icmp_ln603_57 = icmp ult i12 %select_ln581_57, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_57"/></StgValue>
</operation>

<operation id="4100" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.3_ifconv:25  %zext_ln586_57 = zext i32 %sext_ln581_57 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_57"/></StgValue>
</operation>

<operation id="4101" st_id="294" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.3_ifconv:26  %ashr_ln586_57 = ashr i54 %select_ln570_57, %zext_ln586_57

]]></Node>
<StgValue><ssdm name="ashr_ln586_57"/></StgValue>
</operation>

<operation id="4102" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.3_ifconv:27  %trunc_ln586_57 = trunc i54 %ashr_ln586_57 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_57"/></StgValue>
</operation>

<operation id="4103" st_id="294" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:31  %shl_ln604_57 = shl i12 %trunc_ln583_57, %select_ln581_57

]]></Node>
<StgValue><ssdm name="shl_ln604_57"/></StgValue>
</operation>

<operation id="4104" st_id="294" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:41  %and_ln585_115 = and i1 %and_ln581_57, %icmp_ln585_57

]]></Node>
<StgValue><ssdm name="and_ln585_115"/></StgValue>
</operation>

<operation id="4105" st_id="294" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:42  %select_ln585_115 = select i1 %and_ln585_115, i12 %trunc_ln586_57, i12 %select_ln585_114

]]></Node>
<StgValue><ssdm name="select_ln585_115"/></StgValue>
</operation>

<operation id="4106" st_id="294" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:43  %or_ln581_57 = or i1 %or_ln582_57, %icmp_ln581_57

]]></Node>
<StgValue><ssdm name="or_ln581_57"/></StgValue>
</operation>

<operation id="4107" st_id="294" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:44  %xor_ln581_57 = xor i1 %or_ln581_57, true

]]></Node>
<StgValue><ssdm name="xor_ln581_57"/></StgValue>
</operation>

<operation id="4108" st_id="294" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.3_ifconv:45  %and_ln603_57 = and i1 %icmp_ln603_57, %xor_ln581_57

]]></Node>
<StgValue><ssdm name="and_ln603_57"/></StgValue>
</operation>

<operation id="4109" st_id="294" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.3_ifconv:46  %select_ln603_57 = select i1 %and_ln603_57, i12 %shl_ln604_57, i12 %select_ln585_115

]]></Node>
<StgValue><ssdm name="select_ln603_57"/></StgValue>
</operation>

<operation id="4110" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.9.3_ifconv:47  br i1 %and_ln71_20, label %58, label %._crit_edge.0.9.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4111" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_64 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_64"/></StgValue>
</operation>

<operation id="4112" st_id="294" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_9_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %zext_ln73_64, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_0_9_4"/></StgValue>
</operation>

<operation id="4113" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_9_4)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="4114" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.9.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="4115" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.9.4_ifconv:0  %has_hit_0_0_9_4 = phi i1 [ %tmp_347, %58 ], [ false, %._crit_edge.0.9.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_9_4"/></StgValue>
</operation>

<operation id="4116" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:1  %zext_ln76_58 = zext i1 %has_hit_0_0_9_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_58"/></StgValue>
</operation>

<operation id="4117" st_id="295" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.4_ifconv:2  %v_assign_0_9_4 = uitofp i32 %zext_ln76_58 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9_4"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="4118" st_id="296" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.4_ifconv:2  %v_assign_0_9_4 = uitofp i32 %zext_ln76_58 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9_4"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="4119" st_id="297" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.4_ifconv:3  %d_assign_0_9_4 = fpext float %v_assign_0_9_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9_4"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="4120" st_id="298" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.4_ifconv:3  %d_assign_0_9_4 = fpext float %v_assign_0_9_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9_4"/></StgValue>
</operation>

<operation id="4121" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.4_ifconv:4  %bitcast_ln696_116 = bitcast double %d_assign_0_9_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_116"/></StgValue>
</operation>

<operation id="4122" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.4_ifconv:5  %trunc_ln557_58 = trunc i64 %bitcast_ln696_116 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_58"/></StgValue>
</operation>

<operation id="4123" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.4_ifconv:6  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_116, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="4124" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.9.4_ifconv:7  %p_Result_0_9_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_116, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_9_4"/></StgValue>
</operation>

<operation id="4125" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.9.4_ifconv:8  %zext_ln461_58 = zext i11 %p_Result_0_9_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_58"/></StgValue>
</operation>

<operation id="4126" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.4_ifconv:9  %trunc_ln565_58 = trunc i64 %bitcast_ln696_116 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_58"/></StgValue>
</operation>

<operation id="4127" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.9.4_ifconv:10  %tmp_116 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_58)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="4128" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.9.4_ifconv:11  %zext_ln569_58 = zext i53 %tmp_116 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_58"/></StgValue>
</operation>

<operation id="4129" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.4_ifconv:12  %sub_ln461_58 = sub i54 0, %zext_ln569_58

]]></Node>
<StgValue><ssdm name="sub_ln461_58"/></StgValue>
</operation>

<operation id="4130" st_id="298" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.9.4_ifconv:13  %select_ln570_58 = select i1 %tmp_349, i54 %sub_ln461_58, i54 %zext_ln569_58

]]></Node>
<StgValue><ssdm name="select_ln570_58"/></StgValue>
</operation>

<operation id="4131" st_id="298" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.9.4_ifconv:14  %icmp_ln571_58 = icmp eq i63 %trunc_ln557_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_58"/></StgValue>
</operation>

<operation id="4132" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:15  %sub_ln575_58 = sub i12 1075, %zext_ln461_58

]]></Node>
<StgValue><ssdm name="sub_ln575_58"/></StgValue>
</operation>

<operation id="4133" st_id="298" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:16  %icmp_ln581_58 = icmp sgt i12 %sub_ln575_58, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_58"/></StgValue>
</operation>

<operation id="4134" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:17  %add_ln581_58 = add i12 -4, %sub_ln575_58

]]></Node>
<StgValue><ssdm name="add_ln581_58"/></StgValue>
</operation>

<operation id="4135" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:18  %sub_ln581_58 = sub i12 4, %sub_ln575_58

]]></Node>
<StgValue><ssdm name="sub_ln581_58"/></StgValue>
</operation>

<operation id="4136" st_id="298" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:19  %select_ln581_58 = select i1 %icmp_ln581_58, i12 %add_ln581_58, i12 %sub_ln581_58

]]></Node>
<StgValue><ssdm name="select_ln581_58"/></StgValue>
</operation>

<operation id="4137" st_id="298" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:21  %icmp_ln582_58 = icmp eq i12 %sub_ln575_58, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_58"/></StgValue>
</operation>

<operation id="4138" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.4_ifconv:22  %trunc_ln583_58 = trunc i54 %select_ln570_58 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_58"/></StgValue>
</operation>

<operation id="4139" st_id="298" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:23  %icmp_ln585_58 = icmp ult i12 %select_ln581_58, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_58"/></StgValue>
</operation>

<operation id="4140" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.4_ifconv:28  %bitcast_ln696_117 = bitcast float %v_assign_0_9_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_117"/></StgValue>
</operation>

<operation id="4141" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.4_ifconv:29  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_117, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="4142" st_id="298" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:30  %select_ln588_58 = select i1 %tmp_351, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_58"/></StgValue>
</operation>

<operation id="4143" st_id="298" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:32  %xor_ln571_58 = xor i1 %icmp_ln571_58, true

]]></Node>
<StgValue><ssdm name="xor_ln571_58"/></StgValue>
</operation>

<operation id="4144" st_id="298" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:33  %and_ln582_58 = and i1 %icmp_ln582_58, %xor_ln571_58

]]></Node>
<StgValue><ssdm name="and_ln582_58"/></StgValue>
</operation>

<operation id="4145" st_id="298" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:34  %select_ln582_58 = select i1 %and_ln582_58, i12 %trunc_ln583_58, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_58"/></StgValue>
</operation>

<operation id="4146" st_id="298" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:35  %or_ln582_58 = or i1 %icmp_ln571_58, %icmp_ln582_58

]]></Node>
<StgValue><ssdm name="or_ln582_58"/></StgValue>
</operation>

<operation id="4147" st_id="298" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:36  %xor_ln582_58 = xor i1 %or_ln582_58, true

]]></Node>
<StgValue><ssdm name="xor_ln582_58"/></StgValue>
</operation>

<operation id="4148" st_id="298" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:37  %and_ln581_58 = and i1 %icmp_ln581_58, %xor_ln582_58

]]></Node>
<StgValue><ssdm name="and_ln581_58"/></StgValue>
</operation>

<operation id="4149" st_id="298" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:38  %xor_ln585_58 = xor i1 %icmp_ln585_58, true

]]></Node>
<StgValue><ssdm name="xor_ln585_58"/></StgValue>
</operation>

<operation id="4150" st_id="298" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:39  %and_ln585_116 = and i1 %and_ln581_58, %xor_ln585_58

]]></Node>
<StgValue><ssdm name="and_ln585_116"/></StgValue>
</operation>

<operation id="4151" st_id="298" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:40  %select_ln585_116 = select i1 %and_ln585_116, i12 %select_ln588_58, i12 %select_ln582_58

]]></Node>
<StgValue><ssdm name="select_ln585_116"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="4152" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:20  %sext_ln581_58 = sext i12 %select_ln581_58 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_58"/></StgValue>
</operation>

<operation id="4153" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:24  %icmp_ln603_58 = icmp ult i12 %select_ln581_58, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_58"/></StgValue>
</operation>

<operation id="4154" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.4_ifconv:25  %zext_ln586_58 = zext i32 %sext_ln581_58 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_58"/></StgValue>
</operation>

<operation id="4155" st_id="299" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.4_ifconv:26  %ashr_ln586_58 = ashr i54 %select_ln570_58, %zext_ln586_58

]]></Node>
<StgValue><ssdm name="ashr_ln586_58"/></StgValue>
</operation>

<operation id="4156" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.4_ifconv:27  %trunc_ln586_58 = trunc i54 %ashr_ln586_58 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_58"/></StgValue>
</operation>

<operation id="4157" st_id="299" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:31  %shl_ln604_58 = shl i12 %trunc_ln583_58, %select_ln581_58

]]></Node>
<StgValue><ssdm name="shl_ln604_58"/></StgValue>
</operation>

<operation id="4158" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:41  %and_ln585_117 = and i1 %and_ln581_58, %icmp_ln585_58

]]></Node>
<StgValue><ssdm name="and_ln585_117"/></StgValue>
</operation>

<operation id="4159" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:42  %select_ln585_117 = select i1 %and_ln585_117, i12 %trunc_ln586_58, i12 %select_ln585_116

]]></Node>
<StgValue><ssdm name="select_ln585_117"/></StgValue>
</operation>

<operation id="4160" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:43  %or_ln581_58 = or i1 %or_ln582_58, %icmp_ln581_58

]]></Node>
<StgValue><ssdm name="or_ln581_58"/></StgValue>
</operation>

<operation id="4161" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:44  %xor_ln581_58 = xor i1 %or_ln581_58, true

]]></Node>
<StgValue><ssdm name="xor_ln581_58"/></StgValue>
</operation>

<operation id="4162" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.4_ifconv:45  %and_ln603_58 = and i1 %icmp_ln603_58, %xor_ln581_58

]]></Node>
<StgValue><ssdm name="and_ln603_58"/></StgValue>
</operation>

<operation id="4163" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.4_ifconv:46  %select_ln603_58 = select i1 %and_ln603_58, i12 %shl_ln604_58, i12 %select_ln585_117

]]></Node>
<StgValue><ssdm name="select_ln603_58"/></StgValue>
</operation>

<operation id="4164" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.9.4_ifconv:47  br i1 %and_ln71_20, label %59, label %._crit_edge.0.9.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4165" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_65 = zext i10 %max_coor_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_65"/></StgValue>
</operation>

<operation id="4166" st_id="299" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_0_9_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %zext_ln73_65, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_0_9_5"/></StgValue>
</operation>

<operation id="4167" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_0_9_5)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="4168" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.9.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="4169" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0.9.5_ifconv:0  %has_hit_0_0_9_5 = phi i1 [ %tmp_353, %59 ], [ false, %._crit_edge.0.9.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_0_9_5"/></StgValue>
</operation>

<operation id="4170" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:1  %zext_ln76_59 = zext i1 %has_hit_0_0_9_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_59"/></StgValue>
</operation>

<operation id="4171" st_id="300" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.5_ifconv:2  %v_assign_0_9_5 = uitofp i32 %zext_ln76_59 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9_5"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="4172" st_id="301" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.5_ifconv:2  %v_assign_0_9_5 = uitofp i32 %zext_ln76_59 to float

]]></Node>
<StgValue><ssdm name="v_assign_0_9_5"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="4173" st_id="302" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.5_ifconv:3  %d_assign_0_9_5 = fpext float %v_assign_0_9_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9_5"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="4174" st_id="303" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.5_ifconv:3  %d_assign_0_9_5 = fpext float %v_assign_0_9_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_0_9_5"/></StgValue>
</operation>

<operation id="4175" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.5_ifconv:4  %bitcast_ln696_118 = bitcast double %d_assign_0_9_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_118"/></StgValue>
</operation>

<operation id="4176" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.5_ifconv:5  %trunc_ln557_59 = trunc i64 %bitcast_ln696_118 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_59"/></StgValue>
</operation>

<operation id="4177" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.5_ifconv:6  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_118, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="4178" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.9.5_ifconv:7  %p_Result_0_9_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_118, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_9_5"/></StgValue>
</operation>

<operation id="4179" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.9.5_ifconv:8  %zext_ln461_59 = zext i11 %p_Result_0_9_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_59"/></StgValue>
</operation>

<operation id="4180" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.9.5_ifconv:9  %trunc_ln565_59 = trunc i64 %bitcast_ln696_118 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_59"/></StgValue>
</operation>

<operation id="4181" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.9.5_ifconv:10  %tmp_118 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_59)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="4182" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.9.5_ifconv:11  %zext_ln569_59 = zext i53 %tmp_118 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_59"/></StgValue>
</operation>

<operation id="4183" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.5_ifconv:12  %sub_ln461_59 = sub i54 0, %zext_ln569_59

]]></Node>
<StgValue><ssdm name="sub_ln461_59"/></StgValue>
</operation>

<operation id="4184" st_id="303" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.9.5_ifconv:13  %select_ln570_59 = select i1 %tmp_355, i54 %sub_ln461_59, i54 %zext_ln569_59

]]></Node>
<StgValue><ssdm name="select_ln570_59"/></StgValue>
</operation>

<operation id="4185" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.9.5_ifconv:14  %icmp_ln571_59 = icmp eq i63 %trunc_ln557_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_59"/></StgValue>
</operation>

<operation id="4186" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:15  %sub_ln575_59 = sub i12 1075, %zext_ln461_59

]]></Node>
<StgValue><ssdm name="sub_ln575_59"/></StgValue>
</operation>

<operation id="4187" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:16  %icmp_ln581_59 = icmp sgt i12 %sub_ln575_59, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_59"/></StgValue>
</operation>

<operation id="4188" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:17  %add_ln581_59 = add i12 -4, %sub_ln575_59

]]></Node>
<StgValue><ssdm name="add_ln581_59"/></StgValue>
</operation>

<operation id="4189" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:18  %sub_ln581_59 = sub i12 4, %sub_ln575_59

]]></Node>
<StgValue><ssdm name="sub_ln581_59"/></StgValue>
</operation>

<operation id="4190" st_id="303" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:19  %select_ln581_59 = select i1 %icmp_ln581_59, i12 %add_ln581_59, i12 %sub_ln581_59

]]></Node>
<StgValue><ssdm name="select_ln581_59"/></StgValue>
</operation>

<operation id="4191" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:21  %icmp_ln582_59 = icmp eq i12 %sub_ln575_59, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_59"/></StgValue>
</operation>

<operation id="4192" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.5_ifconv:22  %trunc_ln583_59 = trunc i54 %select_ln570_59 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_59"/></StgValue>
</operation>

<operation id="4193" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:23  %icmp_ln585_59 = icmp ult i12 %select_ln581_59, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_59"/></StgValue>
</operation>

<operation id="4194" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.5_ifconv:28  %bitcast_ln696_119 = bitcast float %v_assign_0_9_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_119"/></StgValue>
</operation>

<operation id="4195" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.9.5_ifconv:29  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_119, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="4196" st_id="303" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:30  %select_ln588_59 = select i1 %tmp_357, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_59"/></StgValue>
</operation>

<operation id="4197" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:32  %xor_ln571_59 = xor i1 %icmp_ln571_59, true

]]></Node>
<StgValue><ssdm name="xor_ln571_59"/></StgValue>
</operation>

<operation id="4198" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:33  %and_ln582_59 = and i1 %icmp_ln582_59, %xor_ln571_59

]]></Node>
<StgValue><ssdm name="and_ln582_59"/></StgValue>
</operation>

<operation id="4199" st_id="303" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:34  %select_ln582_59 = select i1 %and_ln582_59, i12 %trunc_ln583_59, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_59"/></StgValue>
</operation>

<operation id="4200" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:35  %or_ln582_59 = or i1 %icmp_ln571_59, %icmp_ln582_59

]]></Node>
<StgValue><ssdm name="or_ln582_59"/></StgValue>
</operation>

<operation id="4201" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:36  %xor_ln582_59 = xor i1 %or_ln582_59, true

]]></Node>
<StgValue><ssdm name="xor_ln582_59"/></StgValue>
</operation>

<operation id="4202" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:37  %and_ln581_59 = and i1 %icmp_ln581_59, %xor_ln582_59

]]></Node>
<StgValue><ssdm name="and_ln581_59"/></StgValue>
</operation>

<operation id="4203" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:38  %xor_ln585_59 = xor i1 %icmp_ln585_59, true

]]></Node>
<StgValue><ssdm name="xor_ln585_59"/></StgValue>
</operation>

<operation id="4204" st_id="303" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:39  %and_ln585_118 = and i1 %and_ln581_59, %xor_ln585_59

]]></Node>
<StgValue><ssdm name="and_ln585_118"/></StgValue>
</operation>

<operation id="4205" st_id="303" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:40  %select_ln585_118 = select i1 %and_ln585_118, i12 %select_ln588_59, i12 %select_ln582_59

]]></Node>
<StgValue><ssdm name="select_ln585_118"/></StgValue>
</operation>

<operation id="4206" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.9.5_ifconv:47  %add_ln67 = add i11 1, %extLd33122_cast

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="4207" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:20  %sext_ln581_59 = sext i12 %select_ln581_59 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_59"/></StgValue>
</operation>

<operation id="4208" st_id="304" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:24  %icmp_ln603_59 = icmp ult i12 %select_ln581_59, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_59"/></StgValue>
</operation>

<operation id="4209" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.9.5_ifconv:25  %zext_ln586_59 = zext i32 %sext_ln581_59 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_59"/></StgValue>
</operation>

<operation id="4210" st_id="304" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.9.5_ifconv:26  %ashr_ln586_59 = ashr i54 %select_ln570_59, %zext_ln586_59

]]></Node>
<StgValue><ssdm name="ashr_ln586_59"/></StgValue>
</operation>

<operation id="4211" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.0.9.5_ifconv:27  %trunc_ln586_59 = trunc i54 %ashr_ln586_59 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_59"/></StgValue>
</operation>

<operation id="4212" st_id="304" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:31  %shl_ln604_59 = shl i12 %trunc_ln583_59, %select_ln581_59

]]></Node>
<StgValue><ssdm name="shl_ln604_59"/></StgValue>
</operation>

<operation id="4213" st_id="304" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:41  %and_ln585_119 = and i1 %and_ln581_59, %icmp_ln585_59

]]></Node>
<StgValue><ssdm name="and_ln585_119"/></StgValue>
</operation>

<operation id="4214" st_id="304" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:42  %select_ln585_119 = select i1 %and_ln585_119, i12 %trunc_ln586_59, i12 %select_ln585_118

]]></Node>
<StgValue><ssdm name="select_ln585_119"/></StgValue>
</operation>

<operation id="4215" st_id="304" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:43  %or_ln581_59 = or i1 %or_ln582_59, %icmp_ln581_59

]]></Node>
<StgValue><ssdm name="or_ln581_59"/></StgValue>
</operation>

<operation id="4216" st_id="304" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:44  %xor_ln581_59 = xor i1 %or_ln581_59, true

]]></Node>
<StgValue><ssdm name="xor_ln581_59"/></StgValue>
</operation>

<operation id="4217" st_id="304" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:45  %and_ln603_59 = and i1 %icmp_ln603_59, %xor_ln581_59

]]></Node>
<StgValue><ssdm name="and_ln603_59"/></StgValue>
</operation>

<operation id="4218" st_id="304" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.9.5_ifconv:46  %select_ln603_59 = select i1 %and_ln603_59, i12 %shl_ln604_59, i12 %select_ln585_119

]]></Node>
<StgValue><ssdm name="select_ln603_59"/></StgValue>
</operation>

<operation id="4219" st_id="304" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.9.5_ifconv:48  %icmp_ln71_22 = icmp sgt i11 %add_ln67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_22"/></StgValue>
</operation>

<operation id="4220" st_id="304" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.9.5_ifconv:49  %icmp_ln71_23 = icmp slt i11 %add_ln67, 9

]]></Node>
<StgValue><ssdm name="icmp_ln71_23"/></StgValue>
</operation>

<operation id="4221" st_id="304" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:50  %and_ln71_21 = and i1 %icmp_ln71_22, %icmp_ln71_23

]]></Node>
<StgValue><ssdm name="and_ln71_21"/></StgValue>
</operation>

<operation id="4222" st_id="304" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9.5_ifconv:51  %and_ln71_22 = and i1 %and_ln71_1, %and_ln71_21

]]></Node>
<StgValue><ssdm name="and_ln71_22"/></StgValue>
</operation>

<operation id="4223" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.9.5_ifconv:52  br i1 %and_ln71_22, label %60, label %._crit_edge.1.0.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4224" st_id="304" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="4225" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="4226" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.0.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="4227" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.0.0_ifconv:0  %has_hit_0_1_0_0 = phi i1 [ %tmp_359, %60 ], [ false, %._crit_edge.0.9.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_0_0"/></StgValue>
</operation>

<operation id="4228" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:1  %zext_ln76_60 = zext i1 %has_hit_0_1_0_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_60"/></StgValue>
</operation>

<operation id="4229" st_id="305" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0_ifconv:2  %v_assign_1 = uitofp i32 %zext_ln76_60 to float

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="4230" st_id="306" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0_ifconv:2  %v_assign_1 = uitofp i32 %zext_ln76_60 to float

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="4231" st_id="307" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0_ifconv:3  %d_assign_1 = fpext float %v_assign_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="4232" st_id="308" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0_ifconv:3  %d_assign_1 = fpext float %v_assign_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="4233" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.0_ifconv:4  %bitcast_ln696_120 = bitcast double %d_assign_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_120"/></StgValue>
</operation>

<operation id="4234" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.0_ifconv:5  %trunc_ln557_60 = trunc i64 %bitcast_ln696_120 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_60"/></StgValue>
</operation>

<operation id="4235" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.0_ifconv:6  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_120, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="4236" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.0_ifconv:7  %p_Result_s_14 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_120, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_s_14"/></StgValue>
</operation>

<operation id="4237" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.0.0_ifconv:8  %zext_ln461_60 = zext i11 %p_Result_s_14 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_60"/></StgValue>
</operation>

<operation id="4238" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.0_ifconv:9  %trunc_ln565_60 = trunc i64 %bitcast_ln696_120 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_60"/></StgValue>
</operation>

<operation id="4239" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.0.0_ifconv:10  %tmp_120 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_60)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="4240" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.0.0_ifconv:11  %zext_ln569_60 = zext i53 %tmp_120 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_60"/></StgValue>
</operation>

<operation id="4241" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.0_ifconv:12  %sub_ln461_60 = sub i54 0, %zext_ln569_60

]]></Node>
<StgValue><ssdm name="sub_ln461_60"/></StgValue>
</operation>

<operation id="4242" st_id="308" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.0.0_ifconv:13  %select_ln570_60 = select i1 %tmp_360, i54 %sub_ln461_60, i54 %zext_ln569_60

]]></Node>
<StgValue><ssdm name="select_ln570_60"/></StgValue>
</operation>

<operation id="4243" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.0.0_ifconv:14  %icmp_ln571_60 = icmp eq i63 %trunc_ln557_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_60"/></StgValue>
</operation>

<operation id="4244" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:15  %sub_ln575_60 = sub i12 1075, %zext_ln461_60

]]></Node>
<StgValue><ssdm name="sub_ln575_60"/></StgValue>
</operation>

<operation id="4245" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:16  %icmp_ln581_60 = icmp sgt i12 %sub_ln575_60, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_60"/></StgValue>
</operation>

<operation id="4246" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:17  %add_ln581_60 = add i12 -4, %sub_ln575_60

]]></Node>
<StgValue><ssdm name="add_ln581_60"/></StgValue>
</operation>

<operation id="4247" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:18  %sub_ln581_60 = sub i12 4, %sub_ln575_60

]]></Node>
<StgValue><ssdm name="sub_ln581_60"/></StgValue>
</operation>

<operation id="4248" st_id="308" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:19  %select_ln581_60 = select i1 %icmp_ln581_60, i12 %add_ln581_60, i12 %sub_ln581_60

]]></Node>
<StgValue><ssdm name="select_ln581_60"/></StgValue>
</operation>

<operation id="4249" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:21  %icmp_ln582_60 = icmp eq i12 %sub_ln575_60, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_60"/></StgValue>
</operation>

<operation id="4250" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.0_ifconv:22  %trunc_ln583_60 = trunc i54 %select_ln570_60 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_60"/></StgValue>
</operation>

<operation id="4251" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:23  %icmp_ln585_60 = icmp ult i12 %select_ln581_60, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_60"/></StgValue>
</operation>

<operation id="4252" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0_ifconv:28  %bitcast_ln696_121 = bitcast float %v_assign_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_121"/></StgValue>
</operation>

<operation id="4253" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.0_ifconv:29  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_121, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="4254" st_id="308" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:30  %select_ln588_60 = select i1 %tmp_361, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_60"/></StgValue>
</operation>

<operation id="4255" st_id="308" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:32  %xor_ln571_60 = xor i1 %icmp_ln571_60, true

]]></Node>
<StgValue><ssdm name="xor_ln571_60"/></StgValue>
</operation>

<operation id="4256" st_id="308" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:33  %and_ln582_60 = and i1 %icmp_ln582_60, %xor_ln571_60

]]></Node>
<StgValue><ssdm name="and_ln582_60"/></StgValue>
</operation>

<operation id="4257" st_id="308" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:34  %select_ln582_60 = select i1 %and_ln582_60, i12 %trunc_ln583_60, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_60"/></StgValue>
</operation>

<operation id="4258" st_id="308" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:35  %or_ln582_60 = or i1 %icmp_ln571_60, %icmp_ln582_60

]]></Node>
<StgValue><ssdm name="or_ln582_60"/></StgValue>
</operation>

<operation id="4259" st_id="308" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:36  %xor_ln582_60 = xor i1 %or_ln582_60, true

]]></Node>
<StgValue><ssdm name="xor_ln582_60"/></StgValue>
</operation>

<operation id="4260" st_id="308" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:37  %and_ln581_60 = and i1 %icmp_ln581_60, %xor_ln582_60

]]></Node>
<StgValue><ssdm name="and_ln581_60"/></StgValue>
</operation>

<operation id="4261" st_id="308" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:38  %xor_ln585_60 = xor i1 %icmp_ln585_60, true

]]></Node>
<StgValue><ssdm name="xor_ln585_60"/></StgValue>
</operation>

<operation id="4262" st_id="308" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:39  %and_ln585_120 = and i1 %and_ln581_60, %xor_ln585_60

]]></Node>
<StgValue><ssdm name="and_ln585_120"/></StgValue>
</operation>

<operation id="4263" st_id="308" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:40  %select_ln585_120 = select i1 %and_ln585_120, i12 %select_ln588_60, i12 %select_ln582_60

]]></Node>
<StgValue><ssdm name="select_ln585_120"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="4264" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:20  %sext_ln581_60 = sext i12 %select_ln581_60 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_60"/></StgValue>
</operation>

<operation id="4265" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:24  %icmp_ln603_60 = icmp ult i12 %select_ln581_60, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_60"/></StgValue>
</operation>

<operation id="4266" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0_ifconv:25  %zext_ln586_60 = zext i32 %sext_ln581_60 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_60"/></StgValue>
</operation>

<operation id="4267" st_id="309" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.0_ifconv:26  %ashr_ln586_60 = ashr i54 %select_ln570_60, %zext_ln586_60

]]></Node>
<StgValue><ssdm name="ashr_ln586_60"/></StgValue>
</operation>

<operation id="4268" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.0_ifconv:27  %trunc_ln586_60 = trunc i54 %ashr_ln586_60 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_60"/></StgValue>
</operation>

<operation id="4269" st_id="309" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:31  %shl_ln604_60 = shl i12 %trunc_ln583_60, %select_ln581_60

]]></Node>
<StgValue><ssdm name="shl_ln604_60"/></StgValue>
</operation>

<operation id="4270" st_id="309" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:41  %and_ln585_121 = and i1 %and_ln581_60, %icmp_ln585_60

]]></Node>
<StgValue><ssdm name="and_ln585_121"/></StgValue>
</operation>

<operation id="4271" st_id="309" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:42  %select_ln585_121 = select i1 %and_ln585_121, i12 %trunc_ln586_60, i12 %select_ln585_120

]]></Node>
<StgValue><ssdm name="select_ln585_121"/></StgValue>
</operation>

<operation id="4272" st_id="309" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:43  %or_ln581_60 = or i1 %or_ln582_60, %icmp_ln581_60

]]></Node>
<StgValue><ssdm name="or_ln581_60"/></StgValue>
</operation>

<operation id="4273" st_id="309" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:44  %xor_ln581_60 = xor i1 %or_ln581_60, true

]]></Node>
<StgValue><ssdm name="xor_ln581_60"/></StgValue>
</operation>

<operation id="4274" st_id="309" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0_ifconv:45  %and_ln603_60 = and i1 %icmp_ln603_60, %xor_ln581_60

]]></Node>
<StgValue><ssdm name="and_ln603_60"/></StgValue>
</operation>

<operation id="4275" st_id="309" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.0_ifconv:46  %select_ln603_60 = select i1 %and_ln603_60, i12 %shl_ln604_60, i12 %select_ln585_121

]]></Node>
<StgValue><ssdm name="select_ln603_60"/></StgValue>
</operation>

<operation id="4276" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0.0_ifconv:47  br i1 %and_ln71_22, label %61, label %._crit_edge.1.0.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4277" st_id="309" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_0_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_1_0_1"/></StgValue>
</operation>

<operation id="4278" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_0_1)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="4279" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.0.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="4280" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.0.1_ifconv:0  %has_hit_0_1_0_1 = phi i1 [ %tmp_362, %61 ], [ false, %._crit_edge.1.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_0_1"/></StgValue>
</operation>

<operation id="4281" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:1  %zext_ln76_61 = zext i1 %has_hit_0_1_0_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_61"/></StgValue>
</operation>

<operation id="4282" st_id="310" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.1_ifconv:2  %v_assign_1_0_1 = uitofp i32 %zext_ln76_61 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_0_1"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="4283" st_id="311" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.1_ifconv:2  %v_assign_1_0_1 = uitofp i32 %zext_ln76_61 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_0_1"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="4284" st_id="312" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.1_ifconv:3  %d_assign_1_0_1 = fpext float %v_assign_1_0_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_0_1"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="4285" st_id="313" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.1_ifconv:3  %d_assign_1_0_1 = fpext float %v_assign_1_0_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_0_1"/></StgValue>
</operation>

<operation id="4286" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.1_ifconv:4  %bitcast_ln696_122 = bitcast double %d_assign_1_0_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_122"/></StgValue>
</operation>

<operation id="4287" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.1_ifconv:5  %trunc_ln557_61 = trunc i64 %bitcast_ln696_122 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_61"/></StgValue>
</operation>

<operation id="4288" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.1_ifconv:6  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_122, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="4289" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.1_ifconv:7  %p_Result_112_0_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_122, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_0_1"/></StgValue>
</operation>

<operation id="4290" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.0.1_ifconv:8  %zext_ln461_61 = zext i11 %p_Result_112_0_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_61"/></StgValue>
</operation>

<operation id="4291" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.1_ifconv:9  %trunc_ln565_61 = trunc i64 %bitcast_ln696_122 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_61"/></StgValue>
</operation>

<operation id="4292" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.0.1_ifconv:10  %tmp_122 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_61)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="4293" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.0.1_ifconv:11  %zext_ln569_61 = zext i53 %tmp_122 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_61"/></StgValue>
</operation>

<operation id="4294" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.1_ifconv:12  %sub_ln461_61 = sub i54 0, %zext_ln569_61

]]></Node>
<StgValue><ssdm name="sub_ln461_61"/></StgValue>
</operation>

<operation id="4295" st_id="313" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.0.1_ifconv:13  %select_ln570_61 = select i1 %tmp_363, i54 %sub_ln461_61, i54 %zext_ln569_61

]]></Node>
<StgValue><ssdm name="select_ln570_61"/></StgValue>
</operation>

<operation id="4296" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.0.1_ifconv:14  %icmp_ln571_61 = icmp eq i63 %trunc_ln557_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_61"/></StgValue>
</operation>

<operation id="4297" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:15  %sub_ln575_61 = sub i12 1075, %zext_ln461_61

]]></Node>
<StgValue><ssdm name="sub_ln575_61"/></StgValue>
</operation>

<operation id="4298" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:16  %icmp_ln581_61 = icmp sgt i12 %sub_ln575_61, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_61"/></StgValue>
</operation>

<operation id="4299" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:17  %add_ln581_61 = add i12 -4, %sub_ln575_61

]]></Node>
<StgValue><ssdm name="add_ln581_61"/></StgValue>
</operation>

<operation id="4300" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:18  %sub_ln581_61 = sub i12 4, %sub_ln575_61

]]></Node>
<StgValue><ssdm name="sub_ln581_61"/></StgValue>
</operation>

<operation id="4301" st_id="313" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:19  %select_ln581_61 = select i1 %icmp_ln581_61, i12 %add_ln581_61, i12 %sub_ln581_61

]]></Node>
<StgValue><ssdm name="select_ln581_61"/></StgValue>
</operation>

<operation id="4302" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:21  %icmp_ln582_61 = icmp eq i12 %sub_ln575_61, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_61"/></StgValue>
</operation>

<operation id="4303" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.1_ifconv:22  %trunc_ln583_61 = trunc i54 %select_ln570_61 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_61"/></StgValue>
</operation>

<operation id="4304" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:23  %icmp_ln585_61 = icmp ult i12 %select_ln581_61, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_61"/></StgValue>
</operation>

<operation id="4305" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.1_ifconv:28  %bitcast_ln696_123 = bitcast float %v_assign_1_0_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_123"/></StgValue>
</operation>

<operation id="4306" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.1_ifconv:29  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_123, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="4307" st_id="313" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:30  %select_ln588_61 = select i1 %tmp_364, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_61"/></StgValue>
</operation>

<operation id="4308" st_id="313" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:32  %xor_ln571_61 = xor i1 %icmp_ln571_61, true

]]></Node>
<StgValue><ssdm name="xor_ln571_61"/></StgValue>
</operation>

<operation id="4309" st_id="313" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:33  %and_ln582_61 = and i1 %icmp_ln582_61, %xor_ln571_61

]]></Node>
<StgValue><ssdm name="and_ln582_61"/></StgValue>
</operation>

<operation id="4310" st_id="313" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:34  %select_ln582_61 = select i1 %and_ln582_61, i12 %trunc_ln583_61, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_61"/></StgValue>
</operation>

<operation id="4311" st_id="313" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:35  %or_ln582_61 = or i1 %icmp_ln571_61, %icmp_ln582_61

]]></Node>
<StgValue><ssdm name="or_ln582_61"/></StgValue>
</operation>

<operation id="4312" st_id="313" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:36  %xor_ln582_61 = xor i1 %or_ln582_61, true

]]></Node>
<StgValue><ssdm name="xor_ln582_61"/></StgValue>
</operation>

<operation id="4313" st_id="313" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:37  %and_ln581_61 = and i1 %icmp_ln581_61, %xor_ln582_61

]]></Node>
<StgValue><ssdm name="and_ln581_61"/></StgValue>
</operation>

<operation id="4314" st_id="313" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:38  %xor_ln585_61 = xor i1 %icmp_ln585_61, true

]]></Node>
<StgValue><ssdm name="xor_ln585_61"/></StgValue>
</operation>

<operation id="4315" st_id="313" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:39  %and_ln585_122 = and i1 %and_ln581_61, %xor_ln585_61

]]></Node>
<StgValue><ssdm name="and_ln585_122"/></StgValue>
</operation>

<operation id="4316" st_id="313" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:40  %select_ln585_122 = select i1 %and_ln585_122, i12 %select_ln588_61, i12 %select_ln582_61

]]></Node>
<StgValue><ssdm name="select_ln585_122"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="4317" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:20  %sext_ln581_61 = sext i12 %select_ln581_61 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_61"/></StgValue>
</operation>

<operation id="4318" st_id="314" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:24  %icmp_ln603_61 = icmp ult i12 %select_ln581_61, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_61"/></StgValue>
</operation>

<operation id="4319" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.1_ifconv:25  %zext_ln586_61 = zext i32 %sext_ln581_61 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_61"/></StgValue>
</operation>

<operation id="4320" st_id="314" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.1_ifconv:26  %ashr_ln586_61 = ashr i54 %select_ln570_61, %zext_ln586_61

]]></Node>
<StgValue><ssdm name="ashr_ln586_61"/></StgValue>
</operation>

<operation id="4321" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.1_ifconv:27  %trunc_ln586_61 = trunc i54 %ashr_ln586_61 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_61"/></StgValue>
</operation>

<operation id="4322" st_id="314" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:31  %shl_ln604_61 = shl i12 %trunc_ln583_61, %select_ln581_61

]]></Node>
<StgValue><ssdm name="shl_ln604_61"/></StgValue>
</operation>

<operation id="4323" st_id="314" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:41  %and_ln585_123 = and i1 %and_ln581_61, %icmp_ln585_61

]]></Node>
<StgValue><ssdm name="and_ln585_123"/></StgValue>
</operation>

<operation id="4324" st_id="314" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:42  %select_ln585_123 = select i1 %and_ln585_123, i12 %trunc_ln586_61, i12 %select_ln585_122

]]></Node>
<StgValue><ssdm name="select_ln585_123"/></StgValue>
</operation>

<operation id="4325" st_id="314" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:43  %or_ln581_61 = or i1 %or_ln582_61, %icmp_ln581_61

]]></Node>
<StgValue><ssdm name="or_ln581_61"/></StgValue>
</operation>

<operation id="4326" st_id="314" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:44  %xor_ln581_61 = xor i1 %or_ln581_61, true

]]></Node>
<StgValue><ssdm name="xor_ln581_61"/></StgValue>
</operation>

<operation id="4327" st_id="314" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1_ifconv:45  %and_ln603_61 = and i1 %icmp_ln603_61, %xor_ln581_61

]]></Node>
<StgValue><ssdm name="and_ln603_61"/></StgValue>
</operation>

<operation id="4328" st_id="314" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.1_ifconv:46  %select_ln603_61 = select i1 %and_ln603_61, i12 %shl_ln604_61, i12 %select_ln585_123

]]></Node>
<StgValue><ssdm name="select_ln603_61"/></StgValue>
</operation>

<operation id="4329" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0.1_ifconv:47  br i1 %and_ln71_22, label %62, label %._crit_edge.1.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4330" st_id="314" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_0_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_1_0_2"/></StgValue>
</operation>

<operation id="4331" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_0_2)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="4332" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="4333" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.0.2_ifconv:0  %has_hit_0_1_0_2 = phi i1 [ %tmp_365, %62 ], [ false, %._crit_edge.1.0.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_0_2"/></StgValue>
</operation>

<operation id="4334" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:1  %zext_ln76_62 = zext i1 %has_hit_0_1_0_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_62"/></StgValue>
</operation>

<operation id="4335" st_id="315" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.2_ifconv:2  %v_assign_1_0_2 = uitofp i32 %zext_ln76_62 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_0_2"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="4336" st_id="316" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.2_ifconv:2  %v_assign_1_0_2 = uitofp i32 %zext_ln76_62 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_0_2"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="4337" st_id="317" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.2_ifconv:3  %d_assign_1_0_2 = fpext float %v_assign_1_0_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_0_2"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="4338" st_id="318" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.2_ifconv:3  %d_assign_1_0_2 = fpext float %v_assign_1_0_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_0_2"/></StgValue>
</operation>

<operation id="4339" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.2_ifconv:4  %bitcast_ln696_124 = bitcast double %d_assign_1_0_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_124"/></StgValue>
</operation>

<operation id="4340" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.2_ifconv:5  %trunc_ln557_62 = trunc i64 %bitcast_ln696_124 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_62"/></StgValue>
</operation>

<operation id="4341" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.2_ifconv:6  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_124, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="4342" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.2_ifconv:7  %p_Result_112_0_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_124, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_0_2"/></StgValue>
</operation>

<operation id="4343" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.0.2_ifconv:8  %zext_ln461_62 = zext i11 %p_Result_112_0_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_62"/></StgValue>
</operation>

<operation id="4344" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.2_ifconv:9  %trunc_ln565_62 = trunc i64 %bitcast_ln696_124 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_62"/></StgValue>
</operation>

<operation id="4345" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.0.2_ifconv:10  %tmp_124 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_62)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="4346" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.0.2_ifconv:11  %zext_ln569_62 = zext i53 %tmp_124 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_62"/></StgValue>
</operation>

<operation id="4347" st_id="318" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.2_ifconv:12  %sub_ln461_62 = sub i54 0, %zext_ln569_62

]]></Node>
<StgValue><ssdm name="sub_ln461_62"/></StgValue>
</operation>

<operation id="4348" st_id="318" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.0.2_ifconv:13  %select_ln570_62 = select i1 %tmp_366, i54 %sub_ln461_62, i54 %zext_ln569_62

]]></Node>
<StgValue><ssdm name="select_ln570_62"/></StgValue>
</operation>

<operation id="4349" st_id="318" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.0.2_ifconv:14  %icmp_ln571_62 = icmp eq i63 %trunc_ln557_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_62"/></StgValue>
</operation>

<operation id="4350" st_id="318" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:15  %sub_ln575_62 = sub i12 1075, %zext_ln461_62

]]></Node>
<StgValue><ssdm name="sub_ln575_62"/></StgValue>
</operation>

<operation id="4351" st_id="318" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:16  %icmp_ln581_62 = icmp sgt i12 %sub_ln575_62, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_62"/></StgValue>
</operation>

<operation id="4352" st_id="318" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:17  %add_ln581_62 = add i12 -4, %sub_ln575_62

]]></Node>
<StgValue><ssdm name="add_ln581_62"/></StgValue>
</operation>

<operation id="4353" st_id="318" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:18  %sub_ln581_62 = sub i12 4, %sub_ln575_62

]]></Node>
<StgValue><ssdm name="sub_ln581_62"/></StgValue>
</operation>

<operation id="4354" st_id="318" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:19  %select_ln581_62 = select i1 %icmp_ln581_62, i12 %add_ln581_62, i12 %sub_ln581_62

]]></Node>
<StgValue><ssdm name="select_ln581_62"/></StgValue>
</operation>

<operation id="4355" st_id="318" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:21  %icmp_ln582_62 = icmp eq i12 %sub_ln575_62, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_62"/></StgValue>
</operation>

<operation id="4356" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.2_ifconv:22  %trunc_ln583_62 = trunc i54 %select_ln570_62 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_62"/></StgValue>
</operation>

<operation id="4357" st_id="318" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:23  %icmp_ln585_62 = icmp ult i12 %select_ln581_62, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_62"/></StgValue>
</operation>

<operation id="4358" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.2_ifconv:28  %bitcast_ln696_125 = bitcast float %v_assign_1_0_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_125"/></StgValue>
</operation>

<operation id="4359" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.2_ifconv:29  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_125, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="4360" st_id="318" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:30  %select_ln588_62 = select i1 %tmp_367, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_62"/></StgValue>
</operation>

<operation id="4361" st_id="318" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:32  %xor_ln571_62 = xor i1 %icmp_ln571_62, true

]]></Node>
<StgValue><ssdm name="xor_ln571_62"/></StgValue>
</operation>

<operation id="4362" st_id="318" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:33  %and_ln582_62 = and i1 %icmp_ln582_62, %xor_ln571_62

]]></Node>
<StgValue><ssdm name="and_ln582_62"/></StgValue>
</operation>

<operation id="4363" st_id="318" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:34  %select_ln582_62 = select i1 %and_ln582_62, i12 %trunc_ln583_62, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_62"/></StgValue>
</operation>

<operation id="4364" st_id="318" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:35  %or_ln582_62 = or i1 %icmp_ln571_62, %icmp_ln582_62

]]></Node>
<StgValue><ssdm name="or_ln582_62"/></StgValue>
</operation>

<operation id="4365" st_id="318" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:36  %xor_ln582_62 = xor i1 %or_ln582_62, true

]]></Node>
<StgValue><ssdm name="xor_ln582_62"/></StgValue>
</operation>

<operation id="4366" st_id="318" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:37  %and_ln581_62 = and i1 %icmp_ln581_62, %xor_ln582_62

]]></Node>
<StgValue><ssdm name="and_ln581_62"/></StgValue>
</operation>

<operation id="4367" st_id="318" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:38  %xor_ln585_62 = xor i1 %icmp_ln585_62, true

]]></Node>
<StgValue><ssdm name="xor_ln585_62"/></StgValue>
</operation>

<operation id="4368" st_id="318" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:39  %and_ln585_124 = and i1 %and_ln581_62, %xor_ln585_62

]]></Node>
<StgValue><ssdm name="and_ln585_124"/></StgValue>
</operation>

<operation id="4369" st_id="318" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:40  %select_ln585_124 = select i1 %and_ln585_124, i12 %select_ln588_62, i12 %select_ln582_62

]]></Node>
<StgValue><ssdm name="select_ln585_124"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="4370" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:20  %sext_ln581_62 = sext i12 %select_ln581_62 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_62"/></StgValue>
</operation>

<operation id="4371" st_id="319" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:24  %icmp_ln603_62 = icmp ult i12 %select_ln581_62, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_62"/></StgValue>
</operation>

<operation id="4372" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.2_ifconv:25  %zext_ln586_62 = zext i32 %sext_ln581_62 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_62"/></StgValue>
</operation>

<operation id="4373" st_id="319" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.2_ifconv:26  %ashr_ln586_62 = ashr i54 %select_ln570_62, %zext_ln586_62

]]></Node>
<StgValue><ssdm name="ashr_ln586_62"/></StgValue>
</operation>

<operation id="4374" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.2_ifconv:27  %trunc_ln586_62 = trunc i54 %ashr_ln586_62 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_62"/></StgValue>
</operation>

<operation id="4375" st_id="319" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:31  %shl_ln604_62 = shl i12 %trunc_ln583_62, %select_ln581_62

]]></Node>
<StgValue><ssdm name="shl_ln604_62"/></StgValue>
</operation>

<operation id="4376" st_id="319" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:41  %and_ln585_125 = and i1 %and_ln581_62, %icmp_ln585_62

]]></Node>
<StgValue><ssdm name="and_ln585_125"/></StgValue>
</operation>

<operation id="4377" st_id="319" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:42  %select_ln585_125 = select i1 %and_ln585_125, i12 %trunc_ln586_62, i12 %select_ln585_124

]]></Node>
<StgValue><ssdm name="select_ln585_125"/></StgValue>
</operation>

<operation id="4378" st_id="319" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:43  %or_ln581_62 = or i1 %or_ln582_62, %icmp_ln581_62

]]></Node>
<StgValue><ssdm name="or_ln581_62"/></StgValue>
</operation>

<operation id="4379" st_id="319" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:44  %xor_ln581_62 = xor i1 %or_ln581_62, true

]]></Node>
<StgValue><ssdm name="xor_ln581_62"/></StgValue>
</operation>

<operation id="4380" st_id="319" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.2_ifconv:45  %and_ln603_62 = and i1 %icmp_ln603_62, %xor_ln581_62

]]></Node>
<StgValue><ssdm name="and_ln603_62"/></StgValue>
</operation>

<operation id="4381" st_id="319" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.2_ifconv:46  %select_ln603_62 = select i1 %and_ln603_62, i12 %shl_ln604_62, i12 %select_ln585_125

]]></Node>
<StgValue><ssdm name="select_ln603_62"/></StgValue>
</operation>

<operation id="4382" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0.2_ifconv:47  br i1 %and_ln71_22, label %63, label %._crit_edge.1.0.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4383" st_id="319" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_0_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_1_0_3"/></StgValue>
</operation>

<operation id="4384" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_0_3)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="4385" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.0.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="4386" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.0.3_ifconv:0  %has_hit_0_1_0_3 = phi i1 [ %tmp_368, %63 ], [ false, %._crit_edge.1.0.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_0_3"/></StgValue>
</operation>

<operation id="4387" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:1  %zext_ln76_63 = zext i1 %has_hit_0_1_0_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_63"/></StgValue>
</operation>

<operation id="4388" st_id="320" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.3_ifconv:2  %v_assign_1_0_3 = uitofp i32 %zext_ln76_63 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_0_3"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="4389" st_id="321" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.3_ifconv:2  %v_assign_1_0_3 = uitofp i32 %zext_ln76_63 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_0_3"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="4390" st_id="322" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.3_ifconv:3  %d_assign_1_0_3 = fpext float %v_assign_1_0_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_0_3"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="4391" st_id="323" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.3_ifconv:3  %d_assign_1_0_3 = fpext float %v_assign_1_0_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_0_3"/></StgValue>
</operation>

<operation id="4392" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.3_ifconv:4  %bitcast_ln696_126 = bitcast double %d_assign_1_0_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_126"/></StgValue>
</operation>

<operation id="4393" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.3_ifconv:5  %trunc_ln557_63 = trunc i64 %bitcast_ln696_126 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_63"/></StgValue>
</operation>

<operation id="4394" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.3_ifconv:6  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_126, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="4395" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.3_ifconv:7  %p_Result_112_0_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_126, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_0_3"/></StgValue>
</operation>

<operation id="4396" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.0.3_ifconv:8  %zext_ln461_63 = zext i11 %p_Result_112_0_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_63"/></StgValue>
</operation>

<operation id="4397" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.3_ifconv:9  %trunc_ln565_63 = trunc i64 %bitcast_ln696_126 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_63"/></StgValue>
</operation>

<operation id="4398" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.0.3_ifconv:10  %tmp_126 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_63)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="4399" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.0.3_ifconv:11  %zext_ln569_63 = zext i53 %tmp_126 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_63"/></StgValue>
</operation>

<operation id="4400" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.3_ifconv:12  %sub_ln461_63 = sub i54 0, %zext_ln569_63

]]></Node>
<StgValue><ssdm name="sub_ln461_63"/></StgValue>
</operation>

<operation id="4401" st_id="323" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.0.3_ifconv:13  %select_ln570_63 = select i1 %tmp_369, i54 %sub_ln461_63, i54 %zext_ln569_63

]]></Node>
<StgValue><ssdm name="select_ln570_63"/></StgValue>
</operation>

<operation id="4402" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.0.3_ifconv:14  %icmp_ln571_63 = icmp eq i63 %trunc_ln557_63, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_63"/></StgValue>
</operation>

<operation id="4403" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:15  %sub_ln575_63 = sub i12 1075, %zext_ln461_63

]]></Node>
<StgValue><ssdm name="sub_ln575_63"/></StgValue>
</operation>

<operation id="4404" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:16  %icmp_ln581_63 = icmp sgt i12 %sub_ln575_63, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_63"/></StgValue>
</operation>

<operation id="4405" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:17  %add_ln581_63 = add i12 -4, %sub_ln575_63

]]></Node>
<StgValue><ssdm name="add_ln581_63"/></StgValue>
</operation>

<operation id="4406" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:18  %sub_ln581_63 = sub i12 4, %sub_ln575_63

]]></Node>
<StgValue><ssdm name="sub_ln581_63"/></StgValue>
</operation>

<operation id="4407" st_id="323" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:19  %select_ln581_63 = select i1 %icmp_ln581_63, i12 %add_ln581_63, i12 %sub_ln581_63

]]></Node>
<StgValue><ssdm name="select_ln581_63"/></StgValue>
</operation>

<operation id="4408" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:21  %icmp_ln582_63 = icmp eq i12 %sub_ln575_63, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_63"/></StgValue>
</operation>

<operation id="4409" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.3_ifconv:22  %trunc_ln583_63 = trunc i54 %select_ln570_63 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_63"/></StgValue>
</operation>

<operation id="4410" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:23  %icmp_ln585_63 = icmp ult i12 %select_ln581_63, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_63"/></StgValue>
</operation>

<operation id="4411" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.3_ifconv:28  %bitcast_ln696_127 = bitcast float %v_assign_1_0_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_127"/></StgValue>
</operation>

<operation id="4412" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.3_ifconv:29  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_127, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="4413" st_id="323" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:30  %select_ln588_63 = select i1 %tmp_370, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_63"/></StgValue>
</operation>

<operation id="4414" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:32  %xor_ln571_63 = xor i1 %icmp_ln571_63, true

]]></Node>
<StgValue><ssdm name="xor_ln571_63"/></StgValue>
</operation>

<operation id="4415" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:33  %and_ln582_63 = and i1 %icmp_ln582_63, %xor_ln571_63

]]></Node>
<StgValue><ssdm name="and_ln582_63"/></StgValue>
</operation>

<operation id="4416" st_id="323" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:34  %select_ln582_63 = select i1 %and_ln582_63, i12 %trunc_ln583_63, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_63"/></StgValue>
</operation>

<operation id="4417" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:35  %or_ln582_63 = or i1 %icmp_ln571_63, %icmp_ln582_63

]]></Node>
<StgValue><ssdm name="or_ln582_63"/></StgValue>
</operation>

<operation id="4418" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:36  %xor_ln582_63 = xor i1 %or_ln582_63, true

]]></Node>
<StgValue><ssdm name="xor_ln582_63"/></StgValue>
</operation>

<operation id="4419" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:37  %and_ln581_63 = and i1 %icmp_ln581_63, %xor_ln582_63

]]></Node>
<StgValue><ssdm name="and_ln581_63"/></StgValue>
</operation>

<operation id="4420" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:38  %xor_ln585_63 = xor i1 %icmp_ln585_63, true

]]></Node>
<StgValue><ssdm name="xor_ln585_63"/></StgValue>
</operation>

<operation id="4421" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:39  %and_ln585_126 = and i1 %and_ln581_63, %xor_ln585_63

]]></Node>
<StgValue><ssdm name="and_ln585_126"/></StgValue>
</operation>

<operation id="4422" st_id="323" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:40  %select_ln585_126 = select i1 %and_ln585_126, i12 %select_ln588_63, i12 %select_ln582_63

]]></Node>
<StgValue><ssdm name="select_ln585_126"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="4423" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:20  %sext_ln581_63 = sext i12 %select_ln581_63 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_63"/></StgValue>
</operation>

<operation id="4424" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:24  %icmp_ln603_63 = icmp ult i12 %select_ln581_63, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_63"/></StgValue>
</operation>

<operation id="4425" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.3_ifconv:25  %zext_ln586_63 = zext i32 %sext_ln581_63 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_63"/></StgValue>
</operation>

<operation id="4426" st_id="324" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.3_ifconv:26  %ashr_ln586_63 = ashr i54 %select_ln570_63, %zext_ln586_63

]]></Node>
<StgValue><ssdm name="ashr_ln586_63"/></StgValue>
</operation>

<operation id="4427" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.3_ifconv:27  %trunc_ln586_63 = trunc i54 %ashr_ln586_63 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_63"/></StgValue>
</operation>

<operation id="4428" st_id="324" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:31  %shl_ln604_63 = shl i12 %trunc_ln583_63, %select_ln581_63

]]></Node>
<StgValue><ssdm name="shl_ln604_63"/></StgValue>
</operation>

<operation id="4429" st_id="324" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:41  %and_ln585_127 = and i1 %and_ln581_63, %icmp_ln585_63

]]></Node>
<StgValue><ssdm name="and_ln585_127"/></StgValue>
</operation>

<operation id="4430" st_id="324" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:42  %select_ln585_127 = select i1 %and_ln585_127, i12 %trunc_ln586_63, i12 %select_ln585_126

]]></Node>
<StgValue><ssdm name="select_ln585_127"/></StgValue>
</operation>

<operation id="4431" st_id="324" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:43  %or_ln581_63 = or i1 %or_ln582_63, %icmp_ln581_63

]]></Node>
<StgValue><ssdm name="or_ln581_63"/></StgValue>
</operation>

<operation id="4432" st_id="324" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:44  %xor_ln581_63 = xor i1 %or_ln581_63, true

]]></Node>
<StgValue><ssdm name="xor_ln581_63"/></StgValue>
</operation>

<operation id="4433" st_id="324" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.3_ifconv:45  %and_ln603_63 = and i1 %icmp_ln603_63, %xor_ln581_63

]]></Node>
<StgValue><ssdm name="and_ln603_63"/></StgValue>
</operation>

<operation id="4434" st_id="324" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.3_ifconv:46  %select_ln603_63 = select i1 %and_ln603_63, i12 %shl_ln604_63, i12 %select_ln585_127

]]></Node>
<StgValue><ssdm name="select_ln603_63"/></StgValue>
</operation>

<operation id="4435" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0.3_ifconv:47  br i1 %and_ln71_22, label %64, label %._crit_edge.1.0.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4436" st_id="324" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_0_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_1_0_4"/></StgValue>
</operation>

<operation id="4437" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_0_4)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="4438" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.0.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="4439" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.0.4_ifconv:0  %has_hit_0_1_0_4 = phi i1 [ %tmp_371, %64 ], [ false, %._crit_edge.1.0.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_0_4"/></StgValue>
</operation>

<operation id="4440" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:1  %zext_ln76_64 = zext i1 %has_hit_0_1_0_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_64"/></StgValue>
</operation>

<operation id="4441" st_id="325" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.4_ifconv:2  %v_assign_1_0_4 = uitofp i32 %zext_ln76_64 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_0_4"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="4442" st_id="326" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.4_ifconv:2  %v_assign_1_0_4 = uitofp i32 %zext_ln76_64 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_0_4"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="4443" st_id="327" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.4_ifconv:3  %d_assign_1_0_4 = fpext float %v_assign_1_0_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_0_4"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="4444" st_id="328" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.4_ifconv:3  %d_assign_1_0_4 = fpext float %v_assign_1_0_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_0_4"/></StgValue>
</operation>

<operation id="4445" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.4_ifconv:4  %bitcast_ln696_128 = bitcast double %d_assign_1_0_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_128"/></StgValue>
</operation>

<operation id="4446" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.4_ifconv:5  %trunc_ln557_64 = trunc i64 %bitcast_ln696_128 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_64"/></StgValue>
</operation>

<operation id="4447" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.4_ifconv:6  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_128, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="4448" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.4_ifconv:7  %p_Result_112_0_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_128, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_0_4"/></StgValue>
</operation>

<operation id="4449" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.0.4_ifconv:8  %zext_ln461_64 = zext i11 %p_Result_112_0_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_64"/></StgValue>
</operation>

<operation id="4450" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.4_ifconv:9  %trunc_ln565_64 = trunc i64 %bitcast_ln696_128 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_64"/></StgValue>
</operation>

<operation id="4451" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.0.4_ifconv:10  %tmp_128 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_64)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="4452" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.0.4_ifconv:11  %zext_ln569_64 = zext i53 %tmp_128 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_64"/></StgValue>
</operation>

<operation id="4453" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.4_ifconv:12  %sub_ln461_64 = sub i54 0, %zext_ln569_64

]]></Node>
<StgValue><ssdm name="sub_ln461_64"/></StgValue>
</operation>

<operation id="4454" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.0.4_ifconv:13  %select_ln570_64 = select i1 %tmp_372, i54 %sub_ln461_64, i54 %zext_ln569_64

]]></Node>
<StgValue><ssdm name="select_ln570_64"/></StgValue>
</operation>

<operation id="4455" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.0.4_ifconv:14  %icmp_ln571_64 = icmp eq i63 %trunc_ln557_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_64"/></StgValue>
</operation>

<operation id="4456" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:15  %sub_ln575_64 = sub i12 1075, %zext_ln461_64

]]></Node>
<StgValue><ssdm name="sub_ln575_64"/></StgValue>
</operation>

<operation id="4457" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:16  %icmp_ln581_64 = icmp sgt i12 %sub_ln575_64, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_64"/></StgValue>
</operation>

<operation id="4458" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:17  %add_ln581_64 = add i12 -4, %sub_ln575_64

]]></Node>
<StgValue><ssdm name="add_ln581_64"/></StgValue>
</operation>

<operation id="4459" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:18  %sub_ln581_64 = sub i12 4, %sub_ln575_64

]]></Node>
<StgValue><ssdm name="sub_ln581_64"/></StgValue>
</operation>

<operation id="4460" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:19  %select_ln581_64 = select i1 %icmp_ln581_64, i12 %add_ln581_64, i12 %sub_ln581_64

]]></Node>
<StgValue><ssdm name="select_ln581_64"/></StgValue>
</operation>

<operation id="4461" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:21  %icmp_ln582_64 = icmp eq i12 %sub_ln575_64, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_64"/></StgValue>
</operation>

<operation id="4462" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.4_ifconv:22  %trunc_ln583_64 = trunc i54 %select_ln570_64 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_64"/></StgValue>
</operation>

<operation id="4463" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:23  %icmp_ln585_64 = icmp ult i12 %select_ln581_64, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_64"/></StgValue>
</operation>

<operation id="4464" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.4_ifconv:28  %bitcast_ln696_129 = bitcast float %v_assign_1_0_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_129"/></StgValue>
</operation>

<operation id="4465" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.4_ifconv:29  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_129, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="4466" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:30  %select_ln588_64 = select i1 %tmp_373, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_64"/></StgValue>
</operation>

<operation id="4467" st_id="328" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:32  %xor_ln571_64 = xor i1 %icmp_ln571_64, true

]]></Node>
<StgValue><ssdm name="xor_ln571_64"/></StgValue>
</operation>

<operation id="4468" st_id="328" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:33  %and_ln582_64 = and i1 %icmp_ln582_64, %xor_ln571_64

]]></Node>
<StgValue><ssdm name="and_ln582_64"/></StgValue>
</operation>

<operation id="4469" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:34  %select_ln582_64 = select i1 %and_ln582_64, i12 %trunc_ln583_64, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_64"/></StgValue>
</operation>

<operation id="4470" st_id="328" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:35  %or_ln582_64 = or i1 %icmp_ln571_64, %icmp_ln582_64

]]></Node>
<StgValue><ssdm name="or_ln582_64"/></StgValue>
</operation>

<operation id="4471" st_id="328" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:36  %xor_ln582_64 = xor i1 %or_ln582_64, true

]]></Node>
<StgValue><ssdm name="xor_ln582_64"/></StgValue>
</operation>

<operation id="4472" st_id="328" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:37  %and_ln581_64 = and i1 %icmp_ln581_64, %xor_ln582_64

]]></Node>
<StgValue><ssdm name="and_ln581_64"/></StgValue>
</operation>

<operation id="4473" st_id="328" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:38  %xor_ln585_64 = xor i1 %icmp_ln585_64, true

]]></Node>
<StgValue><ssdm name="xor_ln585_64"/></StgValue>
</operation>

<operation id="4474" st_id="328" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:39  %and_ln585_128 = and i1 %and_ln581_64, %xor_ln585_64

]]></Node>
<StgValue><ssdm name="and_ln585_128"/></StgValue>
</operation>

<operation id="4475" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:40  %select_ln585_128 = select i1 %and_ln585_128, i12 %select_ln588_64, i12 %select_ln582_64

]]></Node>
<StgValue><ssdm name="select_ln585_128"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="4476" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:20  %sext_ln581_64 = sext i12 %select_ln581_64 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_64"/></StgValue>
</operation>

<operation id="4477" st_id="329" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:24  %icmp_ln603_64 = icmp ult i12 %select_ln581_64, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_64"/></StgValue>
</operation>

<operation id="4478" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.4_ifconv:25  %zext_ln586_64 = zext i32 %sext_ln581_64 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_64"/></StgValue>
</operation>

<operation id="4479" st_id="329" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.4_ifconv:26  %ashr_ln586_64 = ashr i54 %select_ln570_64, %zext_ln586_64

]]></Node>
<StgValue><ssdm name="ashr_ln586_64"/></StgValue>
</operation>

<operation id="4480" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.4_ifconv:27  %trunc_ln586_64 = trunc i54 %ashr_ln586_64 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_64"/></StgValue>
</operation>

<operation id="4481" st_id="329" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:31  %shl_ln604_64 = shl i12 %trunc_ln583_64, %select_ln581_64

]]></Node>
<StgValue><ssdm name="shl_ln604_64"/></StgValue>
</operation>

<operation id="4482" st_id="329" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:41  %and_ln585_129 = and i1 %and_ln581_64, %icmp_ln585_64

]]></Node>
<StgValue><ssdm name="and_ln585_129"/></StgValue>
</operation>

<operation id="4483" st_id="329" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:42  %select_ln585_129 = select i1 %and_ln585_129, i12 %trunc_ln586_64, i12 %select_ln585_128

]]></Node>
<StgValue><ssdm name="select_ln585_129"/></StgValue>
</operation>

<operation id="4484" st_id="329" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:43  %or_ln581_64 = or i1 %or_ln582_64, %icmp_ln581_64

]]></Node>
<StgValue><ssdm name="or_ln581_64"/></StgValue>
</operation>

<operation id="4485" st_id="329" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:44  %xor_ln581_64 = xor i1 %or_ln581_64, true

]]></Node>
<StgValue><ssdm name="xor_ln581_64"/></StgValue>
</operation>

<operation id="4486" st_id="329" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.4_ifconv:45  %and_ln603_64 = and i1 %icmp_ln603_64, %xor_ln581_64

]]></Node>
<StgValue><ssdm name="and_ln603_64"/></StgValue>
</operation>

<operation id="4487" st_id="329" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.4_ifconv:46  %select_ln603_64 = select i1 %and_ln603_64, i12 %shl_ln604_64, i12 %select_ln585_129

]]></Node>
<StgValue><ssdm name="select_ln603_64"/></StgValue>
</operation>

<operation id="4488" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0.4_ifconv:47  br i1 %and_ln71_22, label %65, label %._crit_edge.1.0.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4489" st_id="329" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_0_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_1_0_5"/></StgValue>
</operation>

<operation id="4490" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_0_5)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="4491" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.0.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="4492" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.0.5_ifconv:0  %has_hit_0_1_0_5 = phi i1 [ %tmp_374, %65 ], [ false, %._crit_edge.1.0.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_0_5"/></StgValue>
</operation>

<operation id="4493" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:1  %zext_ln76_65 = zext i1 %has_hit_0_1_0_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_65"/></StgValue>
</operation>

<operation id="4494" st_id="330" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.5_ifconv:2  %v_assign_1_0_5 = uitofp i32 %zext_ln76_65 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_0_5"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="4495" st_id="331" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.5_ifconv:2  %v_assign_1_0_5 = uitofp i32 %zext_ln76_65 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_0_5"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="4496" st_id="332" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.5_ifconv:3  %d_assign_1_0_5 = fpext float %v_assign_1_0_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_0_5"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="4497" st_id="333" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.5_ifconv:3  %d_assign_1_0_5 = fpext float %v_assign_1_0_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_0_5"/></StgValue>
</operation>

<operation id="4498" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.5_ifconv:4  %bitcast_ln696_130 = bitcast double %d_assign_1_0_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_130"/></StgValue>
</operation>

<operation id="4499" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.5_ifconv:5  %trunc_ln557_65 = trunc i64 %bitcast_ln696_130 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_65"/></StgValue>
</operation>

<operation id="4500" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.5_ifconv:6  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_130, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="4501" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.5_ifconv:7  %p_Result_112_0_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_130, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_0_5"/></StgValue>
</operation>

<operation id="4502" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.0.5_ifconv:8  %zext_ln461_65 = zext i11 %p_Result_112_0_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_65"/></StgValue>
</operation>

<operation id="4503" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.0.5_ifconv:9  %trunc_ln565_65 = trunc i64 %bitcast_ln696_130 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_65"/></StgValue>
</operation>

<operation id="4504" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.0.5_ifconv:10  %tmp_130 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_65)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="4505" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.0.5_ifconv:11  %zext_ln569_65 = zext i53 %tmp_130 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_65"/></StgValue>
</operation>

<operation id="4506" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.5_ifconv:12  %sub_ln461_65 = sub i54 0, %zext_ln569_65

]]></Node>
<StgValue><ssdm name="sub_ln461_65"/></StgValue>
</operation>

<operation id="4507" st_id="333" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.0.5_ifconv:13  %select_ln570_65 = select i1 %tmp_375, i54 %sub_ln461_65, i54 %zext_ln569_65

]]></Node>
<StgValue><ssdm name="select_ln570_65"/></StgValue>
</operation>

<operation id="4508" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.0.5_ifconv:14  %icmp_ln571_65 = icmp eq i63 %trunc_ln557_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_65"/></StgValue>
</operation>

<operation id="4509" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:15  %sub_ln575_65 = sub i12 1075, %zext_ln461_65

]]></Node>
<StgValue><ssdm name="sub_ln575_65"/></StgValue>
</operation>

<operation id="4510" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:16  %icmp_ln581_65 = icmp sgt i12 %sub_ln575_65, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_65"/></StgValue>
</operation>

<operation id="4511" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:17  %add_ln581_65 = add i12 -4, %sub_ln575_65

]]></Node>
<StgValue><ssdm name="add_ln581_65"/></StgValue>
</operation>

<operation id="4512" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:18  %sub_ln581_65 = sub i12 4, %sub_ln575_65

]]></Node>
<StgValue><ssdm name="sub_ln581_65"/></StgValue>
</operation>

<operation id="4513" st_id="333" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:19  %select_ln581_65 = select i1 %icmp_ln581_65, i12 %add_ln581_65, i12 %sub_ln581_65

]]></Node>
<StgValue><ssdm name="select_ln581_65"/></StgValue>
</operation>

<operation id="4514" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:21  %icmp_ln582_65 = icmp eq i12 %sub_ln575_65, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_65"/></StgValue>
</operation>

<operation id="4515" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.5_ifconv:22  %trunc_ln583_65 = trunc i54 %select_ln570_65 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_65"/></StgValue>
</operation>

<operation id="4516" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:23  %icmp_ln585_65 = icmp ult i12 %select_ln581_65, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_65"/></StgValue>
</operation>

<operation id="4517" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.5_ifconv:28  %bitcast_ln696_131 = bitcast float %v_assign_1_0_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_131"/></StgValue>
</operation>

<operation id="4518" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.5_ifconv:29  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_131, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="4519" st_id="333" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:30  %select_ln588_65 = select i1 %tmp_376, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_65"/></StgValue>
</operation>

<operation id="4520" st_id="333" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:32  %xor_ln571_65 = xor i1 %icmp_ln571_65, true

]]></Node>
<StgValue><ssdm name="xor_ln571_65"/></StgValue>
</operation>

<operation id="4521" st_id="333" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:33  %and_ln582_65 = and i1 %icmp_ln582_65, %xor_ln571_65

]]></Node>
<StgValue><ssdm name="and_ln582_65"/></StgValue>
</operation>

<operation id="4522" st_id="333" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:34  %select_ln582_65 = select i1 %and_ln582_65, i12 %trunc_ln583_65, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_65"/></StgValue>
</operation>

<operation id="4523" st_id="333" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:35  %or_ln582_65 = or i1 %icmp_ln571_65, %icmp_ln582_65

]]></Node>
<StgValue><ssdm name="or_ln582_65"/></StgValue>
</operation>

<operation id="4524" st_id="333" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:36  %xor_ln582_65 = xor i1 %or_ln582_65, true

]]></Node>
<StgValue><ssdm name="xor_ln582_65"/></StgValue>
</operation>

<operation id="4525" st_id="333" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:37  %and_ln581_65 = and i1 %icmp_ln581_65, %xor_ln582_65

]]></Node>
<StgValue><ssdm name="and_ln581_65"/></StgValue>
</operation>

<operation id="4526" st_id="333" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:38  %xor_ln585_65 = xor i1 %icmp_ln585_65, true

]]></Node>
<StgValue><ssdm name="xor_ln585_65"/></StgValue>
</operation>

<operation id="4527" st_id="333" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:39  %and_ln585_130 = and i1 %and_ln581_65, %xor_ln585_65

]]></Node>
<StgValue><ssdm name="and_ln585_130"/></StgValue>
</operation>

<operation id="4528" st_id="333" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:40  %select_ln585_130 = select i1 %and_ln585_130, i12 %select_ln588_65, i12 %select_ln582_65

]]></Node>
<StgValue><ssdm name="select_ln585_130"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="4529" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:20  %sext_ln581_65 = sext i12 %select_ln581_65 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_65"/></StgValue>
</operation>

<operation id="4530" st_id="334" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:24  %icmp_ln603_65 = icmp ult i12 %select_ln581_65, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_65"/></StgValue>
</operation>

<operation id="4531" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.5_ifconv:25  %zext_ln586_65 = zext i32 %sext_ln581_65 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_65"/></StgValue>
</operation>

<operation id="4532" st_id="334" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.0.5_ifconv:26  %ashr_ln586_65 = ashr i54 %select_ln570_65, %zext_ln586_65

]]></Node>
<StgValue><ssdm name="ashr_ln586_65"/></StgValue>
</operation>

<operation id="4533" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.0.5_ifconv:27  %trunc_ln586_65 = trunc i54 %ashr_ln586_65 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_65"/></StgValue>
</operation>

<operation id="4534" st_id="334" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:31  %shl_ln604_65 = shl i12 %trunc_ln583_65, %select_ln581_65

]]></Node>
<StgValue><ssdm name="shl_ln604_65"/></StgValue>
</operation>

<operation id="4535" st_id="334" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:41  %and_ln585_131 = and i1 %and_ln581_65, %icmp_ln585_65

]]></Node>
<StgValue><ssdm name="and_ln585_131"/></StgValue>
</operation>

<operation id="4536" st_id="334" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:42  %select_ln585_131 = select i1 %and_ln585_131, i12 %trunc_ln586_65, i12 %select_ln585_130

]]></Node>
<StgValue><ssdm name="select_ln585_131"/></StgValue>
</operation>

<operation id="4537" st_id="334" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:43  %or_ln581_65 = or i1 %or_ln582_65, %icmp_ln581_65

]]></Node>
<StgValue><ssdm name="or_ln581_65"/></StgValue>
</operation>

<operation id="4538" st_id="334" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:44  %xor_ln581_65 = xor i1 %or_ln581_65, true

]]></Node>
<StgValue><ssdm name="xor_ln581_65"/></StgValue>
</operation>

<operation id="4539" st_id="334" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:45  %and_ln603_65 = and i1 %icmp_ln603_65, %xor_ln581_65

]]></Node>
<StgValue><ssdm name="and_ln603_65"/></StgValue>
</operation>

<operation id="4540" st_id="334" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.0.5_ifconv:46  %select_ln603_65 = select i1 %and_ln603_65, i12 %shl_ln604_65, i12 %select_ln585_131

]]></Node>
<StgValue><ssdm name="select_ln603_65"/></StgValue>
</operation>

<operation id="4541" st_id="334" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.5_ifconv:47  %and_ln71_23 = and i1 %and_ln71_3, %and_ln71_21

]]></Node>
<StgValue><ssdm name="and_ln71_23"/></StgValue>
</operation>

<operation id="4542" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0.5_ifconv:48  br i1 %and_ln71_23, label %66, label %._crit_edge.1.1.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4543" st_id="334" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_1 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_1_1"/></StgValue>
</operation>

<operation id="4544" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_1)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="4545" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.1.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="4546" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.1.0_ifconv:0  %has_hit_0_1_1_0 = phi i1 [ %tmp_377, %66 ], [ false, %._crit_edge.1.0.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_1_0"/></StgValue>
</operation>

<operation id="4547" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:1  %zext_ln76_66 = zext i1 %has_hit_0_1_1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_66"/></StgValue>
</operation>

<operation id="4548" st_id="335" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.0_ifconv:2  %v_assign_1_1 = uitofp i32 %zext_ln76_66 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="4549" st_id="336" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.0_ifconv:2  %v_assign_1_1 = uitofp i32 %zext_ln76_66 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="4550" st_id="337" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.0_ifconv:3  %d_assign_1_1 = fpext float %v_assign_1_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="4551" st_id="338" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.0_ifconv:3  %d_assign_1_1 = fpext float %v_assign_1_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1"/></StgValue>
</operation>

<operation id="4552" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.0_ifconv:4  %bitcast_ln696_132 = bitcast double %d_assign_1_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_132"/></StgValue>
</operation>

<operation id="4553" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.0_ifconv:5  %trunc_ln557_66 = trunc i64 %bitcast_ln696_132 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_66"/></StgValue>
</operation>

<operation id="4554" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.0_ifconv:6  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_132, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="4555" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.0_ifconv:7  %p_Result_112_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_132, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_1"/></StgValue>
</operation>

<operation id="4556" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.1.0_ifconv:8  %zext_ln461_66 = zext i11 %p_Result_112_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_66"/></StgValue>
</operation>

<operation id="4557" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.0_ifconv:9  %trunc_ln565_66 = trunc i64 %bitcast_ln696_132 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_66"/></StgValue>
</operation>

<operation id="4558" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.1.0_ifconv:10  %tmp_132 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_66)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="4559" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.1.0_ifconv:11  %zext_ln569_66 = zext i53 %tmp_132 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_66"/></StgValue>
</operation>

<operation id="4560" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.0_ifconv:12  %sub_ln461_66 = sub i54 0, %zext_ln569_66

]]></Node>
<StgValue><ssdm name="sub_ln461_66"/></StgValue>
</operation>

<operation id="4561" st_id="338" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.1.0_ifconv:13  %select_ln570_66 = select i1 %tmp_378, i54 %sub_ln461_66, i54 %zext_ln569_66

]]></Node>
<StgValue><ssdm name="select_ln570_66"/></StgValue>
</operation>

<operation id="4562" st_id="338" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.1.0_ifconv:14  %icmp_ln571_66 = icmp eq i63 %trunc_ln557_66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_66"/></StgValue>
</operation>

<operation id="4563" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:15  %sub_ln575_66 = sub i12 1075, %zext_ln461_66

]]></Node>
<StgValue><ssdm name="sub_ln575_66"/></StgValue>
</operation>

<operation id="4564" st_id="338" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:16  %icmp_ln581_66 = icmp sgt i12 %sub_ln575_66, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_66"/></StgValue>
</operation>

<operation id="4565" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:17  %add_ln581_66 = add i12 -4, %sub_ln575_66

]]></Node>
<StgValue><ssdm name="add_ln581_66"/></StgValue>
</operation>

<operation id="4566" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:18  %sub_ln581_66 = sub i12 4, %sub_ln575_66

]]></Node>
<StgValue><ssdm name="sub_ln581_66"/></StgValue>
</operation>

<operation id="4567" st_id="338" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:19  %select_ln581_66 = select i1 %icmp_ln581_66, i12 %add_ln581_66, i12 %sub_ln581_66

]]></Node>
<StgValue><ssdm name="select_ln581_66"/></StgValue>
</operation>

<operation id="4568" st_id="338" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:21  %icmp_ln582_66 = icmp eq i12 %sub_ln575_66, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_66"/></StgValue>
</operation>

<operation id="4569" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.0_ifconv:22  %trunc_ln583_66 = trunc i54 %select_ln570_66 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_66"/></StgValue>
</operation>

<operation id="4570" st_id="338" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:23  %icmp_ln585_66 = icmp ult i12 %select_ln581_66, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_66"/></StgValue>
</operation>

<operation id="4571" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.0_ifconv:28  %bitcast_ln696_133 = bitcast float %v_assign_1_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_133"/></StgValue>
</operation>

<operation id="4572" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.0_ifconv:29  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_133, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="4573" st_id="338" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:30  %select_ln588_66 = select i1 %tmp_379, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_66"/></StgValue>
</operation>

<operation id="4574" st_id="338" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:32  %xor_ln571_66 = xor i1 %icmp_ln571_66, true

]]></Node>
<StgValue><ssdm name="xor_ln571_66"/></StgValue>
</operation>

<operation id="4575" st_id="338" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:33  %and_ln582_66 = and i1 %icmp_ln582_66, %xor_ln571_66

]]></Node>
<StgValue><ssdm name="and_ln582_66"/></StgValue>
</operation>

<operation id="4576" st_id="338" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:34  %select_ln582_66 = select i1 %and_ln582_66, i12 %trunc_ln583_66, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_66"/></StgValue>
</operation>

<operation id="4577" st_id="338" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:35  %or_ln582_66 = or i1 %icmp_ln571_66, %icmp_ln582_66

]]></Node>
<StgValue><ssdm name="or_ln582_66"/></StgValue>
</operation>

<operation id="4578" st_id="338" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:36  %xor_ln582_66 = xor i1 %or_ln582_66, true

]]></Node>
<StgValue><ssdm name="xor_ln582_66"/></StgValue>
</operation>

<operation id="4579" st_id="338" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:37  %and_ln581_66 = and i1 %icmp_ln581_66, %xor_ln582_66

]]></Node>
<StgValue><ssdm name="and_ln581_66"/></StgValue>
</operation>

<operation id="4580" st_id="338" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:38  %xor_ln585_66 = xor i1 %icmp_ln585_66, true

]]></Node>
<StgValue><ssdm name="xor_ln585_66"/></StgValue>
</operation>

<operation id="4581" st_id="338" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:39  %and_ln585_132 = and i1 %and_ln581_66, %xor_ln585_66

]]></Node>
<StgValue><ssdm name="and_ln585_132"/></StgValue>
</operation>

<operation id="4582" st_id="338" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:40  %select_ln585_132 = select i1 %and_ln585_132, i12 %select_ln588_66, i12 %select_ln582_66

]]></Node>
<StgValue><ssdm name="select_ln585_132"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="4583" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:20  %sext_ln581_66 = sext i12 %select_ln581_66 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_66"/></StgValue>
</operation>

<operation id="4584" st_id="339" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:24  %icmp_ln603_66 = icmp ult i12 %select_ln581_66, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_66"/></StgValue>
</operation>

<operation id="4585" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.0_ifconv:25  %zext_ln586_66 = zext i32 %sext_ln581_66 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_66"/></StgValue>
</operation>

<operation id="4586" st_id="339" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.0_ifconv:26  %ashr_ln586_66 = ashr i54 %select_ln570_66, %zext_ln586_66

]]></Node>
<StgValue><ssdm name="ashr_ln586_66"/></StgValue>
</operation>

<operation id="4587" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.0_ifconv:27  %trunc_ln586_66 = trunc i54 %ashr_ln586_66 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_66"/></StgValue>
</operation>

<operation id="4588" st_id="339" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:31  %shl_ln604_66 = shl i12 %trunc_ln583_66, %select_ln581_66

]]></Node>
<StgValue><ssdm name="shl_ln604_66"/></StgValue>
</operation>

<operation id="4589" st_id="339" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:41  %and_ln585_133 = and i1 %and_ln581_66, %icmp_ln585_66

]]></Node>
<StgValue><ssdm name="and_ln585_133"/></StgValue>
</operation>

<operation id="4590" st_id="339" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:42  %select_ln585_133 = select i1 %and_ln585_133, i12 %trunc_ln586_66, i12 %select_ln585_132

]]></Node>
<StgValue><ssdm name="select_ln585_133"/></StgValue>
</operation>

<operation id="4591" st_id="339" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:43  %or_ln581_66 = or i1 %or_ln582_66, %icmp_ln581_66

]]></Node>
<StgValue><ssdm name="or_ln581_66"/></StgValue>
</operation>

<operation id="4592" st_id="339" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:44  %xor_ln581_66 = xor i1 %or_ln581_66, true

]]></Node>
<StgValue><ssdm name="xor_ln581_66"/></StgValue>
</operation>

<operation id="4593" st_id="339" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0_ifconv:45  %and_ln603_66 = and i1 %icmp_ln603_66, %xor_ln581_66

]]></Node>
<StgValue><ssdm name="and_ln603_66"/></StgValue>
</operation>

<operation id="4594" st_id="339" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.0_ifconv:46  %select_ln603_66 = select i1 %and_ln603_66, i12 %shl_ln604_66, i12 %select_ln585_133

]]></Node>
<StgValue><ssdm name="select_ln603_66"/></StgValue>
</operation>

<operation id="4595" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1.0_ifconv:47  br i1 %and_ln71_23, label %67, label %._crit_edge.1.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4596" st_id="339" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_1_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_1_1_1"/></StgValue>
</operation>

<operation id="4597" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_1_1)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="4598" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="4599" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.1.1_ifconv:0  %has_hit_0_1_1_1 = phi i1 [ %tmp_380, %67 ], [ false, %._crit_edge.1.1.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_1_1"/></StgValue>
</operation>

<operation id="4600" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:1  %zext_ln76_67 = zext i1 %has_hit_0_1_1_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_67"/></StgValue>
</operation>

<operation id="4601" st_id="340" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.1_ifconv:2  %v_assign_1_1_1 = uitofp i32 %zext_ln76_67 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1_1"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="4602" st_id="341" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.1_ifconv:2  %v_assign_1_1_1 = uitofp i32 %zext_ln76_67 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1_1"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="4603" st_id="342" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.1_ifconv:3  %d_assign_1_1_1 = fpext float %v_assign_1_1_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1_1"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="4604" st_id="343" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.1_ifconv:3  %d_assign_1_1_1 = fpext float %v_assign_1_1_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1_1"/></StgValue>
</operation>

<operation id="4605" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.1_ifconv:4  %bitcast_ln696_134 = bitcast double %d_assign_1_1_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_134"/></StgValue>
</operation>

<operation id="4606" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.1_ifconv:5  %trunc_ln557_67 = trunc i64 %bitcast_ln696_134 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_67"/></StgValue>
</operation>

<operation id="4607" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.1_ifconv:6  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_134, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="4608" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.1_ifconv:7  %p_Result_112_1_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_134, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_1_1"/></StgValue>
</operation>

<operation id="4609" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.1.1_ifconv:8  %zext_ln461_67 = zext i11 %p_Result_112_1_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_67"/></StgValue>
</operation>

<operation id="4610" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.1_ifconv:9  %trunc_ln565_67 = trunc i64 %bitcast_ln696_134 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_67"/></StgValue>
</operation>

<operation id="4611" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.1.1_ifconv:10  %tmp_134 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_67)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="4612" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.1.1_ifconv:11  %zext_ln569_67 = zext i53 %tmp_134 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_67"/></StgValue>
</operation>

<operation id="4613" st_id="343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.1_ifconv:12  %sub_ln461_67 = sub i54 0, %zext_ln569_67

]]></Node>
<StgValue><ssdm name="sub_ln461_67"/></StgValue>
</operation>

<operation id="4614" st_id="343" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.1.1_ifconv:13  %select_ln570_67 = select i1 %tmp_381, i54 %sub_ln461_67, i54 %zext_ln569_67

]]></Node>
<StgValue><ssdm name="select_ln570_67"/></StgValue>
</operation>

<operation id="4615" st_id="343" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.1.1_ifconv:14  %icmp_ln571_67 = icmp eq i63 %trunc_ln557_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_67"/></StgValue>
</operation>

<operation id="4616" st_id="343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:15  %sub_ln575_67 = sub i12 1075, %zext_ln461_67

]]></Node>
<StgValue><ssdm name="sub_ln575_67"/></StgValue>
</operation>

<operation id="4617" st_id="343" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:16  %icmp_ln581_67 = icmp sgt i12 %sub_ln575_67, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_67"/></StgValue>
</operation>

<operation id="4618" st_id="343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:17  %add_ln581_67 = add i12 -4, %sub_ln575_67

]]></Node>
<StgValue><ssdm name="add_ln581_67"/></StgValue>
</operation>

<operation id="4619" st_id="343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:18  %sub_ln581_67 = sub i12 4, %sub_ln575_67

]]></Node>
<StgValue><ssdm name="sub_ln581_67"/></StgValue>
</operation>

<operation id="4620" st_id="343" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:19  %select_ln581_67 = select i1 %icmp_ln581_67, i12 %add_ln581_67, i12 %sub_ln581_67

]]></Node>
<StgValue><ssdm name="select_ln581_67"/></StgValue>
</operation>

<operation id="4621" st_id="343" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:21  %icmp_ln582_67 = icmp eq i12 %sub_ln575_67, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_67"/></StgValue>
</operation>

<operation id="4622" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.1_ifconv:22  %trunc_ln583_67 = trunc i54 %select_ln570_67 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_67"/></StgValue>
</operation>

<operation id="4623" st_id="343" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:23  %icmp_ln585_67 = icmp ult i12 %select_ln581_67, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_67"/></StgValue>
</operation>

<operation id="4624" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.1_ifconv:28  %bitcast_ln696_135 = bitcast float %v_assign_1_1_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_135"/></StgValue>
</operation>

<operation id="4625" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.1_ifconv:29  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_135, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="4626" st_id="343" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:30  %select_ln588_67 = select i1 %tmp_382, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_67"/></StgValue>
</operation>

<operation id="4627" st_id="343" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:32  %xor_ln571_67 = xor i1 %icmp_ln571_67, true

]]></Node>
<StgValue><ssdm name="xor_ln571_67"/></StgValue>
</operation>

<operation id="4628" st_id="343" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:33  %and_ln582_67 = and i1 %icmp_ln582_67, %xor_ln571_67

]]></Node>
<StgValue><ssdm name="and_ln582_67"/></StgValue>
</operation>

<operation id="4629" st_id="343" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:34  %select_ln582_67 = select i1 %and_ln582_67, i12 %trunc_ln583_67, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_67"/></StgValue>
</operation>

<operation id="4630" st_id="343" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:35  %or_ln582_67 = or i1 %icmp_ln571_67, %icmp_ln582_67

]]></Node>
<StgValue><ssdm name="or_ln582_67"/></StgValue>
</operation>

<operation id="4631" st_id="343" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:36  %xor_ln582_67 = xor i1 %or_ln582_67, true

]]></Node>
<StgValue><ssdm name="xor_ln582_67"/></StgValue>
</operation>

<operation id="4632" st_id="343" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:37  %and_ln581_67 = and i1 %icmp_ln581_67, %xor_ln582_67

]]></Node>
<StgValue><ssdm name="and_ln581_67"/></StgValue>
</operation>

<operation id="4633" st_id="343" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:38  %xor_ln585_67 = xor i1 %icmp_ln585_67, true

]]></Node>
<StgValue><ssdm name="xor_ln585_67"/></StgValue>
</operation>

<operation id="4634" st_id="343" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:39  %and_ln585_134 = and i1 %and_ln581_67, %xor_ln585_67

]]></Node>
<StgValue><ssdm name="and_ln585_134"/></StgValue>
</operation>

<operation id="4635" st_id="343" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:40  %select_ln585_134 = select i1 %and_ln585_134, i12 %select_ln588_67, i12 %select_ln582_67

]]></Node>
<StgValue><ssdm name="select_ln585_134"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="4636" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:20  %sext_ln581_67 = sext i12 %select_ln581_67 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_67"/></StgValue>
</operation>

<operation id="4637" st_id="344" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:24  %icmp_ln603_67 = icmp ult i12 %select_ln581_67, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_67"/></StgValue>
</operation>

<operation id="4638" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.1_ifconv:25  %zext_ln586_67 = zext i32 %sext_ln581_67 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_67"/></StgValue>
</operation>

<operation id="4639" st_id="344" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.1_ifconv:26  %ashr_ln586_67 = ashr i54 %select_ln570_67, %zext_ln586_67

]]></Node>
<StgValue><ssdm name="ashr_ln586_67"/></StgValue>
</operation>

<operation id="4640" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.1_ifconv:27  %trunc_ln586_67 = trunc i54 %ashr_ln586_67 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_67"/></StgValue>
</operation>

<operation id="4641" st_id="344" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:31  %shl_ln604_67 = shl i12 %trunc_ln583_67, %select_ln581_67

]]></Node>
<StgValue><ssdm name="shl_ln604_67"/></StgValue>
</operation>

<operation id="4642" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:41  %and_ln585_135 = and i1 %and_ln581_67, %icmp_ln585_67

]]></Node>
<StgValue><ssdm name="and_ln585_135"/></StgValue>
</operation>

<operation id="4643" st_id="344" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:42  %select_ln585_135 = select i1 %and_ln585_135, i12 %trunc_ln586_67, i12 %select_ln585_134

]]></Node>
<StgValue><ssdm name="select_ln585_135"/></StgValue>
</operation>

<operation id="4644" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:43  %or_ln581_67 = or i1 %or_ln582_67, %icmp_ln581_67

]]></Node>
<StgValue><ssdm name="or_ln581_67"/></StgValue>
</operation>

<operation id="4645" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:44  %xor_ln581_67 = xor i1 %or_ln581_67, true

]]></Node>
<StgValue><ssdm name="xor_ln581_67"/></StgValue>
</operation>

<operation id="4646" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1_ifconv:45  %and_ln603_67 = and i1 %icmp_ln603_67, %xor_ln581_67

]]></Node>
<StgValue><ssdm name="and_ln603_67"/></StgValue>
</operation>

<operation id="4647" st_id="344" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.1_ifconv:46  %select_ln603_67 = select i1 %and_ln603_67, i12 %shl_ln604_67, i12 %select_ln585_135

]]></Node>
<StgValue><ssdm name="select_ln603_67"/></StgValue>
</operation>

<operation id="4648" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1.1_ifconv:47  br i1 %and_ln71_23, label %68, label %._crit_edge.1.1.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4649" st_id="344" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_1_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_1_1_2"/></StgValue>
</operation>

<operation id="4650" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_1_2)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="4651" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.1.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="4652" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.1.2_ifconv:0  %has_hit_0_1_1_2 = phi i1 [ %tmp_383, %68 ], [ false, %._crit_edge.1.1.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_1_2"/></StgValue>
</operation>

<operation id="4653" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:1  %zext_ln76_68 = zext i1 %has_hit_0_1_1_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_68"/></StgValue>
</operation>

<operation id="4654" st_id="345" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.2_ifconv:2  %v_assign_1_1_2 = uitofp i32 %zext_ln76_68 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1_2"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="4655" st_id="346" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.2_ifconv:2  %v_assign_1_1_2 = uitofp i32 %zext_ln76_68 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1_2"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="4656" st_id="347" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.2_ifconv:3  %d_assign_1_1_2 = fpext float %v_assign_1_1_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1_2"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="4657" st_id="348" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.2_ifconv:3  %d_assign_1_1_2 = fpext float %v_assign_1_1_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1_2"/></StgValue>
</operation>

<operation id="4658" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.2_ifconv:4  %bitcast_ln696_136 = bitcast double %d_assign_1_1_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_136"/></StgValue>
</operation>

<operation id="4659" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.2_ifconv:5  %trunc_ln557_68 = trunc i64 %bitcast_ln696_136 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_68"/></StgValue>
</operation>

<operation id="4660" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.2_ifconv:6  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_136, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="4661" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.2_ifconv:7  %p_Result_112_1_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_136, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_1_2"/></StgValue>
</operation>

<operation id="4662" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.1.2_ifconv:8  %zext_ln461_68 = zext i11 %p_Result_112_1_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_68"/></StgValue>
</operation>

<operation id="4663" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.2_ifconv:9  %trunc_ln565_68 = trunc i64 %bitcast_ln696_136 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_68"/></StgValue>
</operation>

<operation id="4664" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.1.2_ifconv:10  %tmp_136 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_68)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="4665" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.1.2_ifconv:11  %zext_ln569_68 = zext i53 %tmp_136 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_68"/></StgValue>
</operation>

<operation id="4666" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.2_ifconv:12  %sub_ln461_68 = sub i54 0, %zext_ln569_68

]]></Node>
<StgValue><ssdm name="sub_ln461_68"/></StgValue>
</operation>

<operation id="4667" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.1.2_ifconv:13  %select_ln570_68 = select i1 %tmp_384, i54 %sub_ln461_68, i54 %zext_ln569_68

]]></Node>
<StgValue><ssdm name="select_ln570_68"/></StgValue>
</operation>

<operation id="4668" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.1.2_ifconv:14  %icmp_ln571_68 = icmp eq i63 %trunc_ln557_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_68"/></StgValue>
</operation>

<operation id="4669" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:15  %sub_ln575_68 = sub i12 1075, %zext_ln461_68

]]></Node>
<StgValue><ssdm name="sub_ln575_68"/></StgValue>
</operation>

<operation id="4670" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:16  %icmp_ln581_68 = icmp sgt i12 %sub_ln575_68, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_68"/></StgValue>
</operation>

<operation id="4671" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:17  %add_ln581_68 = add i12 -4, %sub_ln575_68

]]></Node>
<StgValue><ssdm name="add_ln581_68"/></StgValue>
</operation>

<operation id="4672" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:18  %sub_ln581_68 = sub i12 4, %sub_ln575_68

]]></Node>
<StgValue><ssdm name="sub_ln581_68"/></StgValue>
</operation>

<operation id="4673" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:19  %select_ln581_68 = select i1 %icmp_ln581_68, i12 %add_ln581_68, i12 %sub_ln581_68

]]></Node>
<StgValue><ssdm name="select_ln581_68"/></StgValue>
</operation>

<operation id="4674" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:21  %icmp_ln582_68 = icmp eq i12 %sub_ln575_68, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_68"/></StgValue>
</operation>

<operation id="4675" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.2_ifconv:22  %trunc_ln583_68 = trunc i54 %select_ln570_68 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_68"/></StgValue>
</operation>

<operation id="4676" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:23  %icmp_ln585_68 = icmp ult i12 %select_ln581_68, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_68"/></StgValue>
</operation>

<operation id="4677" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.2_ifconv:28  %bitcast_ln696_137 = bitcast float %v_assign_1_1_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_137"/></StgValue>
</operation>

<operation id="4678" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.2_ifconv:29  %tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_137, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="4679" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:30  %select_ln588_68 = select i1 %tmp_385, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_68"/></StgValue>
</operation>

<operation id="4680" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:32  %xor_ln571_68 = xor i1 %icmp_ln571_68, true

]]></Node>
<StgValue><ssdm name="xor_ln571_68"/></StgValue>
</operation>

<operation id="4681" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:33  %and_ln582_68 = and i1 %icmp_ln582_68, %xor_ln571_68

]]></Node>
<StgValue><ssdm name="and_ln582_68"/></StgValue>
</operation>

<operation id="4682" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:34  %select_ln582_68 = select i1 %and_ln582_68, i12 %trunc_ln583_68, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_68"/></StgValue>
</operation>

<operation id="4683" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:35  %or_ln582_68 = or i1 %icmp_ln571_68, %icmp_ln582_68

]]></Node>
<StgValue><ssdm name="or_ln582_68"/></StgValue>
</operation>

<operation id="4684" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:36  %xor_ln582_68 = xor i1 %or_ln582_68, true

]]></Node>
<StgValue><ssdm name="xor_ln582_68"/></StgValue>
</operation>

<operation id="4685" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:37  %and_ln581_68 = and i1 %icmp_ln581_68, %xor_ln582_68

]]></Node>
<StgValue><ssdm name="and_ln581_68"/></StgValue>
</operation>

<operation id="4686" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:38  %xor_ln585_68 = xor i1 %icmp_ln585_68, true

]]></Node>
<StgValue><ssdm name="xor_ln585_68"/></StgValue>
</operation>

<operation id="4687" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:39  %and_ln585_136 = and i1 %and_ln581_68, %xor_ln585_68

]]></Node>
<StgValue><ssdm name="and_ln585_136"/></StgValue>
</operation>

<operation id="4688" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:40  %select_ln585_136 = select i1 %and_ln585_136, i12 %select_ln588_68, i12 %select_ln582_68

]]></Node>
<StgValue><ssdm name="select_ln585_136"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="4689" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:20  %sext_ln581_68 = sext i12 %select_ln581_68 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_68"/></StgValue>
</operation>

<operation id="4690" st_id="349" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:24  %icmp_ln603_68 = icmp ult i12 %select_ln581_68, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_68"/></StgValue>
</operation>

<operation id="4691" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.2_ifconv:25  %zext_ln586_68 = zext i32 %sext_ln581_68 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_68"/></StgValue>
</operation>

<operation id="4692" st_id="349" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.2_ifconv:26  %ashr_ln586_68 = ashr i54 %select_ln570_68, %zext_ln586_68

]]></Node>
<StgValue><ssdm name="ashr_ln586_68"/></StgValue>
</operation>

<operation id="4693" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.2_ifconv:27  %trunc_ln586_68 = trunc i54 %ashr_ln586_68 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_68"/></StgValue>
</operation>

<operation id="4694" st_id="349" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:31  %shl_ln604_68 = shl i12 %trunc_ln583_68, %select_ln581_68

]]></Node>
<StgValue><ssdm name="shl_ln604_68"/></StgValue>
</operation>

<operation id="4695" st_id="349" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:41  %and_ln585_137 = and i1 %and_ln581_68, %icmp_ln585_68

]]></Node>
<StgValue><ssdm name="and_ln585_137"/></StgValue>
</operation>

<operation id="4696" st_id="349" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:42  %select_ln585_137 = select i1 %and_ln585_137, i12 %trunc_ln586_68, i12 %select_ln585_136

]]></Node>
<StgValue><ssdm name="select_ln585_137"/></StgValue>
</operation>

<operation id="4697" st_id="349" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:43  %or_ln581_68 = or i1 %or_ln582_68, %icmp_ln581_68

]]></Node>
<StgValue><ssdm name="or_ln581_68"/></StgValue>
</operation>

<operation id="4698" st_id="349" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:44  %xor_ln581_68 = xor i1 %or_ln581_68, true

]]></Node>
<StgValue><ssdm name="xor_ln581_68"/></StgValue>
</operation>

<operation id="4699" st_id="349" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.2_ifconv:45  %and_ln603_68 = and i1 %icmp_ln603_68, %xor_ln581_68

]]></Node>
<StgValue><ssdm name="and_ln603_68"/></StgValue>
</operation>

<operation id="4700" st_id="349" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.2_ifconv:46  %select_ln603_68 = select i1 %and_ln603_68, i12 %shl_ln604_68, i12 %select_ln585_137

]]></Node>
<StgValue><ssdm name="select_ln603_68"/></StgValue>
</operation>

<operation id="4701" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1.2_ifconv:47  br i1 %and_ln71_23, label %69, label %._crit_edge.1.1.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4702" st_id="349" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_1_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_1_1_3"/></StgValue>
</operation>

<operation id="4703" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_1_3)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="4704" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.1.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="4705" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.1.3_ifconv:0  %has_hit_0_1_1_3 = phi i1 [ %tmp_386, %69 ], [ false, %._crit_edge.1.1.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_1_3"/></StgValue>
</operation>

<operation id="4706" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:1  %zext_ln76_69 = zext i1 %has_hit_0_1_1_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_69"/></StgValue>
</operation>

<operation id="4707" st_id="350" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.3_ifconv:2  %v_assign_1_1_3 = uitofp i32 %zext_ln76_69 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1_3"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="4708" st_id="351" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.3_ifconv:2  %v_assign_1_1_3 = uitofp i32 %zext_ln76_69 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1_3"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="4709" st_id="352" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.3_ifconv:3  %d_assign_1_1_3 = fpext float %v_assign_1_1_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1_3"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="4710" st_id="353" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.3_ifconv:3  %d_assign_1_1_3 = fpext float %v_assign_1_1_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1_3"/></StgValue>
</operation>

<operation id="4711" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.3_ifconv:4  %bitcast_ln696_138 = bitcast double %d_assign_1_1_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_138"/></StgValue>
</operation>

<operation id="4712" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.3_ifconv:5  %trunc_ln557_69 = trunc i64 %bitcast_ln696_138 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_69"/></StgValue>
</operation>

<operation id="4713" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.3_ifconv:6  %tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_138, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="4714" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.3_ifconv:7  %p_Result_112_1_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_138, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_1_3"/></StgValue>
</operation>

<operation id="4715" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.1.3_ifconv:8  %zext_ln461_69 = zext i11 %p_Result_112_1_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_69"/></StgValue>
</operation>

<operation id="4716" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.3_ifconv:9  %trunc_ln565_69 = trunc i64 %bitcast_ln696_138 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_69"/></StgValue>
</operation>

<operation id="4717" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.1.3_ifconv:10  %tmp_138 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_69)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="4718" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.1.3_ifconv:11  %zext_ln569_69 = zext i53 %tmp_138 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_69"/></StgValue>
</operation>

<operation id="4719" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.3_ifconv:12  %sub_ln461_69 = sub i54 0, %zext_ln569_69

]]></Node>
<StgValue><ssdm name="sub_ln461_69"/></StgValue>
</operation>

<operation id="4720" st_id="353" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.1.3_ifconv:13  %select_ln570_69 = select i1 %tmp_387, i54 %sub_ln461_69, i54 %zext_ln569_69

]]></Node>
<StgValue><ssdm name="select_ln570_69"/></StgValue>
</operation>

<operation id="4721" st_id="353" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.1.3_ifconv:14  %icmp_ln571_69 = icmp eq i63 %trunc_ln557_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_69"/></StgValue>
</operation>

<operation id="4722" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:15  %sub_ln575_69 = sub i12 1075, %zext_ln461_69

]]></Node>
<StgValue><ssdm name="sub_ln575_69"/></StgValue>
</operation>

<operation id="4723" st_id="353" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:16  %icmp_ln581_69 = icmp sgt i12 %sub_ln575_69, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_69"/></StgValue>
</operation>

<operation id="4724" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:17  %add_ln581_69 = add i12 -4, %sub_ln575_69

]]></Node>
<StgValue><ssdm name="add_ln581_69"/></StgValue>
</operation>

<operation id="4725" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:18  %sub_ln581_69 = sub i12 4, %sub_ln575_69

]]></Node>
<StgValue><ssdm name="sub_ln581_69"/></StgValue>
</operation>

<operation id="4726" st_id="353" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:19  %select_ln581_69 = select i1 %icmp_ln581_69, i12 %add_ln581_69, i12 %sub_ln581_69

]]></Node>
<StgValue><ssdm name="select_ln581_69"/></StgValue>
</operation>

<operation id="4727" st_id="353" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:21  %icmp_ln582_69 = icmp eq i12 %sub_ln575_69, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_69"/></StgValue>
</operation>

<operation id="4728" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.3_ifconv:22  %trunc_ln583_69 = trunc i54 %select_ln570_69 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_69"/></StgValue>
</operation>

<operation id="4729" st_id="353" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:23  %icmp_ln585_69 = icmp ult i12 %select_ln581_69, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_69"/></StgValue>
</operation>

<operation id="4730" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.3_ifconv:28  %bitcast_ln696_139 = bitcast float %v_assign_1_1_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_139"/></StgValue>
</operation>

<operation id="4731" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.3_ifconv:29  %tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_139, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="4732" st_id="353" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:30  %select_ln588_69 = select i1 %tmp_388, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_69"/></StgValue>
</operation>

<operation id="4733" st_id="353" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:32  %xor_ln571_69 = xor i1 %icmp_ln571_69, true

]]></Node>
<StgValue><ssdm name="xor_ln571_69"/></StgValue>
</operation>

<operation id="4734" st_id="353" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:33  %and_ln582_69 = and i1 %icmp_ln582_69, %xor_ln571_69

]]></Node>
<StgValue><ssdm name="and_ln582_69"/></StgValue>
</operation>

<operation id="4735" st_id="353" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:34  %select_ln582_69 = select i1 %and_ln582_69, i12 %trunc_ln583_69, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_69"/></StgValue>
</operation>

<operation id="4736" st_id="353" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:35  %or_ln582_69 = or i1 %icmp_ln571_69, %icmp_ln582_69

]]></Node>
<StgValue><ssdm name="or_ln582_69"/></StgValue>
</operation>

<operation id="4737" st_id="353" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:36  %xor_ln582_69 = xor i1 %or_ln582_69, true

]]></Node>
<StgValue><ssdm name="xor_ln582_69"/></StgValue>
</operation>

<operation id="4738" st_id="353" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:37  %and_ln581_69 = and i1 %icmp_ln581_69, %xor_ln582_69

]]></Node>
<StgValue><ssdm name="and_ln581_69"/></StgValue>
</operation>

<operation id="4739" st_id="353" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:38  %xor_ln585_69 = xor i1 %icmp_ln585_69, true

]]></Node>
<StgValue><ssdm name="xor_ln585_69"/></StgValue>
</operation>

<operation id="4740" st_id="353" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:39  %and_ln585_138 = and i1 %and_ln581_69, %xor_ln585_69

]]></Node>
<StgValue><ssdm name="and_ln585_138"/></StgValue>
</operation>

<operation id="4741" st_id="353" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:40  %select_ln585_138 = select i1 %and_ln585_138, i12 %select_ln588_69, i12 %select_ln582_69

]]></Node>
<StgValue><ssdm name="select_ln585_138"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="4742" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:20  %sext_ln581_69 = sext i12 %select_ln581_69 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_69"/></StgValue>
</operation>

<operation id="4743" st_id="354" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:24  %icmp_ln603_69 = icmp ult i12 %select_ln581_69, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_69"/></StgValue>
</operation>

<operation id="4744" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.3_ifconv:25  %zext_ln586_69 = zext i32 %sext_ln581_69 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_69"/></StgValue>
</operation>

<operation id="4745" st_id="354" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.3_ifconv:26  %ashr_ln586_69 = ashr i54 %select_ln570_69, %zext_ln586_69

]]></Node>
<StgValue><ssdm name="ashr_ln586_69"/></StgValue>
</operation>

<operation id="4746" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.3_ifconv:27  %trunc_ln586_69 = trunc i54 %ashr_ln586_69 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_69"/></StgValue>
</operation>

<operation id="4747" st_id="354" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:31  %shl_ln604_69 = shl i12 %trunc_ln583_69, %select_ln581_69

]]></Node>
<StgValue><ssdm name="shl_ln604_69"/></StgValue>
</operation>

<operation id="4748" st_id="354" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:41  %and_ln585_139 = and i1 %and_ln581_69, %icmp_ln585_69

]]></Node>
<StgValue><ssdm name="and_ln585_139"/></StgValue>
</operation>

<operation id="4749" st_id="354" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:42  %select_ln585_139 = select i1 %and_ln585_139, i12 %trunc_ln586_69, i12 %select_ln585_138

]]></Node>
<StgValue><ssdm name="select_ln585_139"/></StgValue>
</operation>

<operation id="4750" st_id="354" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:43  %or_ln581_69 = or i1 %or_ln582_69, %icmp_ln581_69

]]></Node>
<StgValue><ssdm name="or_ln581_69"/></StgValue>
</operation>

<operation id="4751" st_id="354" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:44  %xor_ln581_69 = xor i1 %or_ln581_69, true

]]></Node>
<StgValue><ssdm name="xor_ln581_69"/></StgValue>
</operation>

<operation id="4752" st_id="354" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.3_ifconv:45  %and_ln603_69 = and i1 %icmp_ln603_69, %xor_ln581_69

]]></Node>
<StgValue><ssdm name="and_ln603_69"/></StgValue>
</operation>

<operation id="4753" st_id="354" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.3_ifconv:46  %select_ln603_69 = select i1 %and_ln603_69, i12 %shl_ln604_69, i12 %select_ln585_139

]]></Node>
<StgValue><ssdm name="select_ln603_69"/></StgValue>
</operation>

<operation id="4754" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1.3_ifconv:47  br i1 %and_ln71_23, label %70, label %._crit_edge.1.1.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4755" st_id="354" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_1_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_1_1_4"/></StgValue>
</operation>

<operation id="4756" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_1_4)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="4757" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.1.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="4758" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.1.4_ifconv:0  %has_hit_0_1_1_4 = phi i1 [ %tmp_389, %70 ], [ false, %._crit_edge.1.1.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_1_4"/></StgValue>
</operation>

<operation id="4759" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:1  %zext_ln76_70 = zext i1 %has_hit_0_1_1_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_70"/></StgValue>
</operation>

<operation id="4760" st_id="355" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.4_ifconv:2  %v_assign_1_1_4 = uitofp i32 %zext_ln76_70 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1_4"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="4761" st_id="356" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.4_ifconv:2  %v_assign_1_1_4 = uitofp i32 %zext_ln76_70 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1_4"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="4762" st_id="357" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.4_ifconv:3  %d_assign_1_1_4 = fpext float %v_assign_1_1_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1_4"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="4763" st_id="358" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.4_ifconv:3  %d_assign_1_1_4 = fpext float %v_assign_1_1_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1_4"/></StgValue>
</operation>

<operation id="4764" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.4_ifconv:4  %bitcast_ln696_140 = bitcast double %d_assign_1_1_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_140"/></StgValue>
</operation>

<operation id="4765" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.4_ifconv:5  %trunc_ln557_70 = trunc i64 %bitcast_ln696_140 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_70"/></StgValue>
</operation>

<operation id="4766" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.4_ifconv:6  %tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_140, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="4767" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.4_ifconv:7  %p_Result_112_1_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_140, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_1_4"/></StgValue>
</operation>

<operation id="4768" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.1.4_ifconv:8  %zext_ln461_70 = zext i11 %p_Result_112_1_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_70"/></StgValue>
</operation>

<operation id="4769" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.4_ifconv:9  %trunc_ln565_70 = trunc i64 %bitcast_ln696_140 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_70"/></StgValue>
</operation>

<operation id="4770" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.1.4_ifconv:10  %tmp_140 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_70)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="4771" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.1.4_ifconv:11  %zext_ln569_70 = zext i53 %tmp_140 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_70"/></StgValue>
</operation>

<operation id="4772" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.4_ifconv:12  %sub_ln461_70 = sub i54 0, %zext_ln569_70

]]></Node>
<StgValue><ssdm name="sub_ln461_70"/></StgValue>
</operation>

<operation id="4773" st_id="358" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.1.4_ifconv:13  %select_ln570_70 = select i1 %tmp_390, i54 %sub_ln461_70, i54 %zext_ln569_70

]]></Node>
<StgValue><ssdm name="select_ln570_70"/></StgValue>
</operation>

<operation id="4774" st_id="358" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.1.4_ifconv:14  %icmp_ln571_70 = icmp eq i63 %trunc_ln557_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_70"/></StgValue>
</operation>

<operation id="4775" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:15  %sub_ln575_70 = sub i12 1075, %zext_ln461_70

]]></Node>
<StgValue><ssdm name="sub_ln575_70"/></StgValue>
</operation>

<operation id="4776" st_id="358" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:16  %icmp_ln581_70 = icmp sgt i12 %sub_ln575_70, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_70"/></StgValue>
</operation>

<operation id="4777" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:17  %add_ln581_70 = add i12 -4, %sub_ln575_70

]]></Node>
<StgValue><ssdm name="add_ln581_70"/></StgValue>
</operation>

<operation id="4778" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:18  %sub_ln581_70 = sub i12 4, %sub_ln575_70

]]></Node>
<StgValue><ssdm name="sub_ln581_70"/></StgValue>
</operation>

<operation id="4779" st_id="358" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:19  %select_ln581_70 = select i1 %icmp_ln581_70, i12 %add_ln581_70, i12 %sub_ln581_70

]]></Node>
<StgValue><ssdm name="select_ln581_70"/></StgValue>
</operation>

<operation id="4780" st_id="358" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:21  %icmp_ln582_70 = icmp eq i12 %sub_ln575_70, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_70"/></StgValue>
</operation>

<operation id="4781" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.4_ifconv:22  %trunc_ln583_70 = trunc i54 %select_ln570_70 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_70"/></StgValue>
</operation>

<operation id="4782" st_id="358" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:23  %icmp_ln585_70 = icmp ult i12 %select_ln581_70, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_70"/></StgValue>
</operation>

<operation id="4783" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.4_ifconv:28  %bitcast_ln696_141 = bitcast float %v_assign_1_1_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_141"/></StgValue>
</operation>

<operation id="4784" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.4_ifconv:29  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_141, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="4785" st_id="358" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:30  %select_ln588_70 = select i1 %tmp_391, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_70"/></StgValue>
</operation>

<operation id="4786" st_id="358" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:32  %xor_ln571_70 = xor i1 %icmp_ln571_70, true

]]></Node>
<StgValue><ssdm name="xor_ln571_70"/></StgValue>
</operation>

<operation id="4787" st_id="358" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:33  %and_ln582_70 = and i1 %icmp_ln582_70, %xor_ln571_70

]]></Node>
<StgValue><ssdm name="and_ln582_70"/></StgValue>
</operation>

<operation id="4788" st_id="358" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:34  %select_ln582_70 = select i1 %and_ln582_70, i12 %trunc_ln583_70, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_70"/></StgValue>
</operation>

<operation id="4789" st_id="358" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:35  %or_ln582_70 = or i1 %icmp_ln571_70, %icmp_ln582_70

]]></Node>
<StgValue><ssdm name="or_ln582_70"/></StgValue>
</operation>

<operation id="4790" st_id="358" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:36  %xor_ln582_70 = xor i1 %or_ln582_70, true

]]></Node>
<StgValue><ssdm name="xor_ln582_70"/></StgValue>
</operation>

<operation id="4791" st_id="358" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:37  %and_ln581_70 = and i1 %icmp_ln581_70, %xor_ln582_70

]]></Node>
<StgValue><ssdm name="and_ln581_70"/></StgValue>
</operation>

<operation id="4792" st_id="358" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:38  %xor_ln585_70 = xor i1 %icmp_ln585_70, true

]]></Node>
<StgValue><ssdm name="xor_ln585_70"/></StgValue>
</operation>

<operation id="4793" st_id="358" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:39  %and_ln585_140 = and i1 %and_ln581_70, %xor_ln585_70

]]></Node>
<StgValue><ssdm name="and_ln585_140"/></StgValue>
</operation>

<operation id="4794" st_id="358" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:40  %select_ln585_140 = select i1 %and_ln585_140, i12 %select_ln588_70, i12 %select_ln582_70

]]></Node>
<StgValue><ssdm name="select_ln585_140"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="4795" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:20  %sext_ln581_70 = sext i12 %select_ln581_70 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_70"/></StgValue>
</operation>

<operation id="4796" st_id="359" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:24  %icmp_ln603_70 = icmp ult i12 %select_ln581_70, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_70"/></StgValue>
</operation>

<operation id="4797" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.4_ifconv:25  %zext_ln586_70 = zext i32 %sext_ln581_70 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_70"/></StgValue>
</operation>

<operation id="4798" st_id="359" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.4_ifconv:26  %ashr_ln586_70 = ashr i54 %select_ln570_70, %zext_ln586_70

]]></Node>
<StgValue><ssdm name="ashr_ln586_70"/></StgValue>
</operation>

<operation id="4799" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.4_ifconv:27  %trunc_ln586_70 = trunc i54 %ashr_ln586_70 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_70"/></StgValue>
</operation>

<operation id="4800" st_id="359" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:31  %shl_ln604_70 = shl i12 %trunc_ln583_70, %select_ln581_70

]]></Node>
<StgValue><ssdm name="shl_ln604_70"/></StgValue>
</operation>

<operation id="4801" st_id="359" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:41  %and_ln585_141 = and i1 %and_ln581_70, %icmp_ln585_70

]]></Node>
<StgValue><ssdm name="and_ln585_141"/></StgValue>
</operation>

<operation id="4802" st_id="359" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:42  %select_ln585_141 = select i1 %and_ln585_141, i12 %trunc_ln586_70, i12 %select_ln585_140

]]></Node>
<StgValue><ssdm name="select_ln585_141"/></StgValue>
</operation>

<operation id="4803" st_id="359" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:43  %or_ln581_70 = or i1 %or_ln582_70, %icmp_ln581_70

]]></Node>
<StgValue><ssdm name="or_ln581_70"/></StgValue>
</operation>

<operation id="4804" st_id="359" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:44  %xor_ln581_70 = xor i1 %or_ln581_70, true

]]></Node>
<StgValue><ssdm name="xor_ln581_70"/></StgValue>
</operation>

<operation id="4805" st_id="359" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.4_ifconv:45  %and_ln603_70 = and i1 %icmp_ln603_70, %xor_ln581_70

]]></Node>
<StgValue><ssdm name="and_ln603_70"/></StgValue>
</operation>

<operation id="4806" st_id="359" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.4_ifconv:46  %select_ln603_70 = select i1 %and_ln603_70, i12 %shl_ln604_70, i12 %select_ln585_141

]]></Node>
<StgValue><ssdm name="select_ln603_70"/></StgValue>
</operation>

<operation id="4807" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1.4_ifconv:47  br i1 %and_ln71_23, label %71, label %._crit_edge.1.1.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4808" st_id="359" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_1_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_1_1_5"/></StgValue>
</operation>

<operation id="4809" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_1_5)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="4810" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4087" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.1.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="4811" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.1.5_ifconv:0  %has_hit_0_1_1_5 = phi i1 [ %tmp_392, %71 ], [ false, %._crit_edge.1.1.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_1_5"/></StgValue>
</operation>

<operation id="4812" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:1  %zext_ln76_71 = zext i1 %has_hit_0_1_1_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_71"/></StgValue>
</operation>

<operation id="4813" st_id="360" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.5_ifconv:2  %v_assign_1_1_5 = uitofp i32 %zext_ln76_71 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1_5"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="4814" st_id="361" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.5_ifconv:2  %v_assign_1_1_5 = uitofp i32 %zext_ln76_71 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_1_5"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="4815" st_id="362" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.5_ifconv:3  %d_assign_1_1_5 = fpext float %v_assign_1_1_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1_5"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="4816" st_id="363" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.5_ifconv:3  %d_assign_1_1_5 = fpext float %v_assign_1_1_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_1_5"/></StgValue>
</operation>

<operation id="4817" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.5_ifconv:4  %bitcast_ln696_142 = bitcast double %d_assign_1_1_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_142"/></StgValue>
</operation>

<operation id="4818" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.5_ifconv:5  %trunc_ln557_71 = trunc i64 %bitcast_ln696_142 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_71"/></StgValue>
</operation>

<operation id="4819" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.5_ifconv:6  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_142, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="4820" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.5_ifconv:7  %p_Result_112_1_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_142, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_1_5"/></StgValue>
</operation>

<operation id="4821" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.1.5_ifconv:8  %zext_ln461_71 = zext i11 %p_Result_112_1_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_71"/></StgValue>
</operation>

<operation id="4822" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.1.5_ifconv:9  %trunc_ln565_71 = trunc i64 %bitcast_ln696_142 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_71"/></StgValue>
</operation>

<operation id="4823" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.1.5_ifconv:10  %tmp_142 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_71)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="4824" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.1.5_ifconv:11  %zext_ln569_71 = zext i53 %tmp_142 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_71"/></StgValue>
</operation>

<operation id="4825" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.5_ifconv:12  %sub_ln461_71 = sub i54 0, %zext_ln569_71

]]></Node>
<StgValue><ssdm name="sub_ln461_71"/></StgValue>
</operation>

<operation id="4826" st_id="363" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.1.5_ifconv:13  %select_ln570_71 = select i1 %tmp_393, i54 %sub_ln461_71, i54 %zext_ln569_71

]]></Node>
<StgValue><ssdm name="select_ln570_71"/></StgValue>
</operation>

<operation id="4827" st_id="363" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.1.5_ifconv:14  %icmp_ln571_71 = icmp eq i63 %trunc_ln557_71, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_71"/></StgValue>
</operation>

<operation id="4828" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:15  %sub_ln575_71 = sub i12 1075, %zext_ln461_71

]]></Node>
<StgValue><ssdm name="sub_ln575_71"/></StgValue>
</operation>

<operation id="4829" st_id="363" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:16  %icmp_ln581_71 = icmp sgt i12 %sub_ln575_71, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_71"/></StgValue>
</operation>

<operation id="4830" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:17  %add_ln581_71 = add i12 -4, %sub_ln575_71

]]></Node>
<StgValue><ssdm name="add_ln581_71"/></StgValue>
</operation>

<operation id="4831" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:18  %sub_ln581_71 = sub i12 4, %sub_ln575_71

]]></Node>
<StgValue><ssdm name="sub_ln581_71"/></StgValue>
</operation>

<operation id="4832" st_id="363" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:19  %select_ln581_71 = select i1 %icmp_ln581_71, i12 %add_ln581_71, i12 %sub_ln581_71

]]></Node>
<StgValue><ssdm name="select_ln581_71"/></StgValue>
</operation>

<operation id="4833" st_id="363" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:21  %icmp_ln582_71 = icmp eq i12 %sub_ln575_71, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_71"/></StgValue>
</operation>

<operation id="4834" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.5_ifconv:22  %trunc_ln583_71 = trunc i54 %select_ln570_71 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_71"/></StgValue>
</operation>

<operation id="4835" st_id="363" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:23  %icmp_ln585_71 = icmp ult i12 %select_ln581_71, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_71"/></StgValue>
</operation>

<operation id="4836" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.5_ifconv:28  %bitcast_ln696_143 = bitcast float %v_assign_1_1_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_143"/></StgValue>
</operation>

<operation id="4837" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.5_ifconv:29  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_143, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="4838" st_id="363" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:30  %select_ln588_71 = select i1 %tmp_394, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_71"/></StgValue>
</operation>

<operation id="4839" st_id="363" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:32  %xor_ln571_71 = xor i1 %icmp_ln571_71, true

]]></Node>
<StgValue><ssdm name="xor_ln571_71"/></StgValue>
</operation>

<operation id="4840" st_id="363" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:33  %and_ln582_71 = and i1 %icmp_ln582_71, %xor_ln571_71

]]></Node>
<StgValue><ssdm name="and_ln582_71"/></StgValue>
</operation>

<operation id="4841" st_id="363" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:34  %select_ln582_71 = select i1 %and_ln582_71, i12 %trunc_ln583_71, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_71"/></StgValue>
</operation>

<operation id="4842" st_id="363" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:35  %or_ln582_71 = or i1 %icmp_ln571_71, %icmp_ln582_71

]]></Node>
<StgValue><ssdm name="or_ln582_71"/></StgValue>
</operation>

<operation id="4843" st_id="363" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:36  %xor_ln582_71 = xor i1 %or_ln582_71, true

]]></Node>
<StgValue><ssdm name="xor_ln582_71"/></StgValue>
</operation>

<operation id="4844" st_id="363" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:37  %and_ln581_71 = and i1 %icmp_ln581_71, %xor_ln582_71

]]></Node>
<StgValue><ssdm name="and_ln581_71"/></StgValue>
</operation>

<operation id="4845" st_id="363" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:38  %xor_ln585_71 = xor i1 %icmp_ln585_71, true

]]></Node>
<StgValue><ssdm name="xor_ln585_71"/></StgValue>
</operation>

<operation id="4846" st_id="363" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:39  %and_ln585_142 = and i1 %and_ln581_71, %xor_ln585_71

]]></Node>
<StgValue><ssdm name="and_ln585_142"/></StgValue>
</operation>

<operation id="4847" st_id="363" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:40  %select_ln585_142 = select i1 %and_ln585_142, i12 %select_ln588_71, i12 %select_ln582_71

]]></Node>
<StgValue><ssdm name="select_ln585_142"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="4848" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:20  %sext_ln581_71 = sext i12 %select_ln581_71 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_71"/></StgValue>
</operation>

<operation id="4849" st_id="364" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:24  %icmp_ln603_71 = icmp ult i12 %select_ln581_71, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_71"/></StgValue>
</operation>

<operation id="4850" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.5_ifconv:25  %zext_ln586_71 = zext i32 %sext_ln581_71 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_71"/></StgValue>
</operation>

<operation id="4851" st_id="364" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.1.5_ifconv:26  %ashr_ln586_71 = ashr i54 %select_ln570_71, %zext_ln586_71

]]></Node>
<StgValue><ssdm name="ashr_ln586_71"/></StgValue>
</operation>

<operation id="4852" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.1.5_ifconv:27  %trunc_ln586_71 = trunc i54 %ashr_ln586_71 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_71"/></StgValue>
</operation>

<operation id="4853" st_id="364" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:31  %shl_ln604_71 = shl i12 %trunc_ln583_71, %select_ln581_71

]]></Node>
<StgValue><ssdm name="shl_ln604_71"/></StgValue>
</operation>

<operation id="4854" st_id="364" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:41  %and_ln585_143 = and i1 %and_ln581_71, %icmp_ln585_71

]]></Node>
<StgValue><ssdm name="and_ln585_143"/></StgValue>
</operation>

<operation id="4855" st_id="364" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:42  %select_ln585_143 = select i1 %and_ln585_143, i12 %trunc_ln586_71, i12 %select_ln585_142

]]></Node>
<StgValue><ssdm name="select_ln585_143"/></StgValue>
</operation>

<operation id="4856" st_id="364" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:43  %or_ln581_71 = or i1 %or_ln582_71, %icmp_ln581_71

]]></Node>
<StgValue><ssdm name="or_ln581_71"/></StgValue>
</operation>

<operation id="4857" st_id="364" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:44  %xor_ln581_71 = xor i1 %or_ln581_71, true

]]></Node>
<StgValue><ssdm name="xor_ln581_71"/></StgValue>
</operation>

<operation id="4858" st_id="364" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:45  %and_ln603_71 = and i1 %icmp_ln603_71, %xor_ln581_71

]]></Node>
<StgValue><ssdm name="and_ln603_71"/></StgValue>
</operation>

<operation id="4859" st_id="364" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.1.5_ifconv:46  %select_ln603_71 = select i1 %and_ln603_71, i12 %shl_ln604_71, i12 %select_ln585_143

]]></Node>
<StgValue><ssdm name="select_ln603_71"/></StgValue>
</operation>

<operation id="4860" st_id="364" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.5_ifconv:47  %and_ln71_24 = and i1 %and_ln71_5, %and_ln71_21

]]></Node>
<StgValue><ssdm name="and_ln71_24"/></StgValue>
</operation>

<operation id="4861" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1.5_ifconv:48  br i1 %and_ln71_24, label %72, label %._crit_edge.1.2.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4862" st_id="364" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_2 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_1_2"/></StgValue>
</operation>

<operation id="4863" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4140" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_2)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="4864" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4141" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.2.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="4865" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.2.0_ifconv:0  %has_hit_0_1_2_0 = phi i1 [ %tmp_395, %72 ], [ false, %._crit_edge.1.1.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_2_0"/></StgValue>
</operation>

<operation id="4866" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:1  %zext_ln76_72 = zext i1 %has_hit_0_1_2_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_72"/></StgValue>
</operation>

<operation id="4867" st_id="365" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.0_ifconv:2  %v_assign_1_2 = uitofp i32 %zext_ln76_72 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="4868" st_id="366" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.0_ifconv:2  %v_assign_1_2 = uitofp i32 %zext_ln76_72 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="4869" st_id="367" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.0_ifconv:3  %d_assign_1_2 = fpext float %v_assign_1_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="4870" st_id="368" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.0_ifconv:3  %d_assign_1_2 = fpext float %v_assign_1_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2"/></StgValue>
</operation>

<operation id="4871" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.0_ifconv:4  %bitcast_ln696_144 = bitcast double %d_assign_1_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_144"/></StgValue>
</operation>

<operation id="4872" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.0_ifconv:5  %trunc_ln557_72 = trunc i64 %bitcast_ln696_144 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_72"/></StgValue>
</operation>

<operation id="4873" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.0_ifconv:6  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_144, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="4874" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.2.0_ifconv:7  %p_Result_112_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_144, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_2"/></StgValue>
</operation>

<operation id="4875" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.2.0_ifconv:8  %zext_ln461_72 = zext i11 %p_Result_112_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_72"/></StgValue>
</operation>

<operation id="4876" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.0_ifconv:9  %trunc_ln565_72 = trunc i64 %bitcast_ln696_144 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_72"/></StgValue>
</operation>

<operation id="4877" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.2.0_ifconv:10  %tmp_144 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_72)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="4878" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.2.0_ifconv:11  %zext_ln569_72 = zext i53 %tmp_144 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_72"/></StgValue>
</operation>

<operation id="4879" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.0_ifconv:12  %sub_ln461_72 = sub i54 0, %zext_ln569_72

]]></Node>
<StgValue><ssdm name="sub_ln461_72"/></StgValue>
</operation>

<operation id="4880" st_id="368" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.2.0_ifconv:13  %select_ln570_72 = select i1 %tmp_396, i54 %sub_ln461_72, i54 %zext_ln569_72

]]></Node>
<StgValue><ssdm name="select_ln570_72"/></StgValue>
</operation>

<operation id="4881" st_id="368" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.2.0_ifconv:14  %icmp_ln571_72 = icmp eq i63 %trunc_ln557_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_72"/></StgValue>
</operation>

<operation id="4882" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:15  %sub_ln575_72 = sub i12 1075, %zext_ln461_72

]]></Node>
<StgValue><ssdm name="sub_ln575_72"/></StgValue>
</operation>

<operation id="4883" st_id="368" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:16  %icmp_ln581_72 = icmp sgt i12 %sub_ln575_72, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_72"/></StgValue>
</operation>

<operation id="4884" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:17  %add_ln581_72 = add i12 -4, %sub_ln575_72

]]></Node>
<StgValue><ssdm name="add_ln581_72"/></StgValue>
</operation>

<operation id="4885" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:18  %sub_ln581_72 = sub i12 4, %sub_ln575_72

]]></Node>
<StgValue><ssdm name="sub_ln581_72"/></StgValue>
</operation>

<operation id="4886" st_id="368" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:19  %select_ln581_72 = select i1 %icmp_ln581_72, i12 %add_ln581_72, i12 %sub_ln581_72

]]></Node>
<StgValue><ssdm name="select_ln581_72"/></StgValue>
</operation>

<operation id="4887" st_id="368" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:21  %icmp_ln582_72 = icmp eq i12 %sub_ln575_72, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_72"/></StgValue>
</operation>

<operation id="4888" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.0_ifconv:22  %trunc_ln583_72 = trunc i54 %select_ln570_72 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_72"/></StgValue>
</operation>

<operation id="4889" st_id="368" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:23  %icmp_ln585_72 = icmp ult i12 %select_ln581_72, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_72"/></StgValue>
</operation>

<operation id="4890" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.0_ifconv:28  %bitcast_ln696_145 = bitcast float %v_assign_1_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_145"/></StgValue>
</operation>

<operation id="4891" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.0_ifconv:29  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_145, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="4892" st_id="368" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:30  %select_ln588_72 = select i1 %tmp_397, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_72"/></StgValue>
</operation>

<operation id="4893" st_id="368" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:32  %xor_ln571_72 = xor i1 %icmp_ln571_72, true

]]></Node>
<StgValue><ssdm name="xor_ln571_72"/></StgValue>
</operation>

<operation id="4894" st_id="368" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:33  %and_ln582_72 = and i1 %icmp_ln582_72, %xor_ln571_72

]]></Node>
<StgValue><ssdm name="and_ln582_72"/></StgValue>
</operation>

<operation id="4895" st_id="368" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:34  %select_ln582_72 = select i1 %and_ln582_72, i12 %trunc_ln583_72, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_72"/></StgValue>
</operation>

<operation id="4896" st_id="368" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:35  %or_ln582_72 = or i1 %icmp_ln571_72, %icmp_ln582_72

]]></Node>
<StgValue><ssdm name="or_ln582_72"/></StgValue>
</operation>

<operation id="4897" st_id="368" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:36  %xor_ln582_72 = xor i1 %or_ln582_72, true

]]></Node>
<StgValue><ssdm name="xor_ln582_72"/></StgValue>
</operation>

<operation id="4898" st_id="368" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:37  %and_ln581_72 = and i1 %icmp_ln581_72, %xor_ln582_72

]]></Node>
<StgValue><ssdm name="and_ln581_72"/></StgValue>
</operation>

<operation id="4899" st_id="368" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:38  %xor_ln585_72 = xor i1 %icmp_ln585_72, true

]]></Node>
<StgValue><ssdm name="xor_ln585_72"/></StgValue>
</operation>

<operation id="4900" st_id="368" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:39  %and_ln585_144 = and i1 %and_ln581_72, %xor_ln585_72

]]></Node>
<StgValue><ssdm name="and_ln585_144"/></StgValue>
</operation>

<operation id="4901" st_id="368" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:40  %select_ln585_144 = select i1 %and_ln585_144, i12 %select_ln588_72, i12 %select_ln582_72

]]></Node>
<StgValue><ssdm name="select_ln585_144"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="4902" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:20  %sext_ln581_72 = sext i12 %select_ln581_72 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_72"/></StgValue>
</operation>

<operation id="4903" st_id="369" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:24  %icmp_ln603_72 = icmp ult i12 %select_ln581_72, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_72"/></StgValue>
</operation>

<operation id="4904" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.0_ifconv:25  %zext_ln586_72 = zext i32 %sext_ln581_72 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_72"/></StgValue>
</operation>

<operation id="4905" st_id="369" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.0_ifconv:26  %ashr_ln586_72 = ashr i54 %select_ln570_72, %zext_ln586_72

]]></Node>
<StgValue><ssdm name="ashr_ln586_72"/></StgValue>
</operation>

<operation id="4906" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.0_ifconv:27  %trunc_ln586_72 = trunc i54 %ashr_ln586_72 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_72"/></StgValue>
</operation>

<operation id="4907" st_id="369" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:31  %shl_ln604_72 = shl i12 %trunc_ln583_72, %select_ln581_72

]]></Node>
<StgValue><ssdm name="shl_ln604_72"/></StgValue>
</operation>

<operation id="4908" st_id="369" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:41  %and_ln585_145 = and i1 %and_ln581_72, %icmp_ln585_72

]]></Node>
<StgValue><ssdm name="and_ln585_145"/></StgValue>
</operation>

<operation id="4909" st_id="369" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:42  %select_ln585_145 = select i1 %and_ln585_145, i12 %trunc_ln586_72, i12 %select_ln585_144

]]></Node>
<StgValue><ssdm name="select_ln585_145"/></StgValue>
</operation>

<operation id="4910" st_id="369" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:43  %or_ln581_72 = or i1 %or_ln582_72, %icmp_ln581_72

]]></Node>
<StgValue><ssdm name="or_ln581_72"/></StgValue>
</operation>

<operation id="4911" st_id="369" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:44  %xor_ln581_72 = xor i1 %or_ln581_72, true

]]></Node>
<StgValue><ssdm name="xor_ln581_72"/></StgValue>
</operation>

<operation id="4912" st_id="369" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.0_ifconv:45  %and_ln603_72 = and i1 %icmp_ln603_72, %xor_ln581_72

]]></Node>
<StgValue><ssdm name="and_ln603_72"/></StgValue>
</operation>

<operation id="4913" st_id="369" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.0_ifconv:46  %select_ln603_72 = select i1 %and_ln603_72, i12 %shl_ln604_72, i12 %select_ln585_145

]]></Node>
<StgValue><ssdm name="select_ln603_72"/></StgValue>
</operation>

<operation id="4914" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2.0_ifconv:47  br i1 %and_ln71_24, label %73, label %._crit_edge.1.2.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4915" st_id="369" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4192" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_2_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_1_2_1"/></StgValue>
</operation>

<operation id="4916" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4193" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_2_1)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="4917" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4194" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.2.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="4918" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.2.1_ifconv:0  %has_hit_0_1_2_1 = phi i1 [ %tmp_398, %73 ], [ false, %._crit_edge.1.2.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_2_1"/></StgValue>
</operation>

<operation id="4919" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:1  %zext_ln76_73 = zext i1 %has_hit_0_1_2_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_73"/></StgValue>
</operation>

<operation id="4920" st_id="370" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.1_ifconv:2  %v_assign_1_2_1 = uitofp i32 %zext_ln76_73 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2_1"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="4921" st_id="371" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.1_ifconv:2  %v_assign_1_2_1 = uitofp i32 %zext_ln76_73 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2_1"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="4922" st_id="372" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.1_ifconv:3  %d_assign_1_2_1 = fpext float %v_assign_1_2_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2_1"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="4923" st_id="373" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.1_ifconv:3  %d_assign_1_2_1 = fpext float %v_assign_1_2_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2_1"/></StgValue>
</operation>

<operation id="4924" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.1_ifconv:4  %bitcast_ln696_146 = bitcast double %d_assign_1_2_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_146"/></StgValue>
</operation>

<operation id="4925" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.1_ifconv:5  %trunc_ln557_73 = trunc i64 %bitcast_ln696_146 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_73"/></StgValue>
</operation>

<operation id="4926" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.1_ifconv:6  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_146, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="4927" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.2.1_ifconv:7  %p_Result_112_2_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_146, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_2_1"/></StgValue>
</operation>

<operation id="4928" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.2.1_ifconv:8  %zext_ln461_73 = zext i11 %p_Result_112_2_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_73"/></StgValue>
</operation>

<operation id="4929" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.1_ifconv:9  %trunc_ln565_73 = trunc i64 %bitcast_ln696_146 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_73"/></StgValue>
</operation>

<operation id="4930" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.2.1_ifconv:10  %tmp_146 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_73)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="4931" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.2.1_ifconv:11  %zext_ln569_73 = zext i53 %tmp_146 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_73"/></StgValue>
</operation>

<operation id="4932" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.1_ifconv:12  %sub_ln461_73 = sub i54 0, %zext_ln569_73

]]></Node>
<StgValue><ssdm name="sub_ln461_73"/></StgValue>
</operation>

<operation id="4933" st_id="373" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.2.1_ifconv:13  %select_ln570_73 = select i1 %tmp_399, i54 %sub_ln461_73, i54 %zext_ln569_73

]]></Node>
<StgValue><ssdm name="select_ln570_73"/></StgValue>
</operation>

<operation id="4934" st_id="373" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.2.1_ifconv:14  %icmp_ln571_73 = icmp eq i63 %trunc_ln557_73, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_73"/></StgValue>
</operation>

<operation id="4935" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:15  %sub_ln575_73 = sub i12 1075, %zext_ln461_73

]]></Node>
<StgValue><ssdm name="sub_ln575_73"/></StgValue>
</operation>

<operation id="4936" st_id="373" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:16  %icmp_ln581_73 = icmp sgt i12 %sub_ln575_73, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_73"/></StgValue>
</operation>

<operation id="4937" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:17  %add_ln581_73 = add i12 -4, %sub_ln575_73

]]></Node>
<StgValue><ssdm name="add_ln581_73"/></StgValue>
</operation>

<operation id="4938" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:18  %sub_ln581_73 = sub i12 4, %sub_ln575_73

]]></Node>
<StgValue><ssdm name="sub_ln581_73"/></StgValue>
</operation>

<operation id="4939" st_id="373" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:19  %select_ln581_73 = select i1 %icmp_ln581_73, i12 %add_ln581_73, i12 %sub_ln581_73

]]></Node>
<StgValue><ssdm name="select_ln581_73"/></StgValue>
</operation>

<operation id="4940" st_id="373" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:21  %icmp_ln582_73 = icmp eq i12 %sub_ln575_73, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_73"/></StgValue>
</operation>

<operation id="4941" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.1_ifconv:22  %trunc_ln583_73 = trunc i54 %select_ln570_73 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_73"/></StgValue>
</operation>

<operation id="4942" st_id="373" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:23  %icmp_ln585_73 = icmp ult i12 %select_ln581_73, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_73"/></StgValue>
</operation>

<operation id="4943" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.1_ifconv:28  %bitcast_ln696_147 = bitcast float %v_assign_1_2_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_147"/></StgValue>
</operation>

<operation id="4944" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.1_ifconv:29  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_147, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="4945" st_id="373" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:30  %select_ln588_73 = select i1 %tmp_400, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_73"/></StgValue>
</operation>

<operation id="4946" st_id="373" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:32  %xor_ln571_73 = xor i1 %icmp_ln571_73, true

]]></Node>
<StgValue><ssdm name="xor_ln571_73"/></StgValue>
</operation>

<operation id="4947" st_id="373" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:33  %and_ln582_73 = and i1 %icmp_ln582_73, %xor_ln571_73

]]></Node>
<StgValue><ssdm name="and_ln582_73"/></StgValue>
</operation>

<operation id="4948" st_id="373" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:34  %select_ln582_73 = select i1 %and_ln582_73, i12 %trunc_ln583_73, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_73"/></StgValue>
</operation>

<operation id="4949" st_id="373" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:35  %or_ln582_73 = or i1 %icmp_ln571_73, %icmp_ln582_73

]]></Node>
<StgValue><ssdm name="or_ln582_73"/></StgValue>
</operation>

<operation id="4950" st_id="373" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:36  %xor_ln582_73 = xor i1 %or_ln582_73, true

]]></Node>
<StgValue><ssdm name="xor_ln582_73"/></StgValue>
</operation>

<operation id="4951" st_id="373" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:37  %and_ln581_73 = and i1 %icmp_ln581_73, %xor_ln582_73

]]></Node>
<StgValue><ssdm name="and_ln581_73"/></StgValue>
</operation>

<operation id="4952" st_id="373" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:38  %xor_ln585_73 = xor i1 %icmp_ln585_73, true

]]></Node>
<StgValue><ssdm name="xor_ln585_73"/></StgValue>
</operation>

<operation id="4953" st_id="373" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:39  %and_ln585_146 = and i1 %and_ln581_73, %xor_ln585_73

]]></Node>
<StgValue><ssdm name="and_ln585_146"/></StgValue>
</operation>

<operation id="4954" st_id="373" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:40  %select_ln585_146 = select i1 %and_ln585_146, i12 %select_ln588_73, i12 %select_ln582_73

]]></Node>
<StgValue><ssdm name="select_ln585_146"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="4955" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:20  %sext_ln581_73 = sext i12 %select_ln581_73 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_73"/></StgValue>
</operation>

<operation id="4956" st_id="374" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:24  %icmp_ln603_73 = icmp ult i12 %select_ln581_73, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_73"/></StgValue>
</operation>

<operation id="4957" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.1_ifconv:25  %zext_ln586_73 = zext i32 %sext_ln581_73 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_73"/></StgValue>
</operation>

<operation id="4958" st_id="374" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.1_ifconv:26  %ashr_ln586_73 = ashr i54 %select_ln570_73, %zext_ln586_73

]]></Node>
<StgValue><ssdm name="ashr_ln586_73"/></StgValue>
</operation>

<operation id="4959" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.1_ifconv:27  %trunc_ln586_73 = trunc i54 %ashr_ln586_73 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_73"/></StgValue>
</operation>

<operation id="4960" st_id="374" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:31  %shl_ln604_73 = shl i12 %trunc_ln583_73, %select_ln581_73

]]></Node>
<StgValue><ssdm name="shl_ln604_73"/></StgValue>
</operation>

<operation id="4961" st_id="374" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:41  %and_ln585_147 = and i1 %and_ln581_73, %icmp_ln585_73

]]></Node>
<StgValue><ssdm name="and_ln585_147"/></StgValue>
</operation>

<operation id="4962" st_id="374" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:42  %select_ln585_147 = select i1 %and_ln585_147, i12 %trunc_ln586_73, i12 %select_ln585_146

]]></Node>
<StgValue><ssdm name="select_ln585_147"/></StgValue>
</operation>

<operation id="4963" st_id="374" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:43  %or_ln581_73 = or i1 %or_ln582_73, %icmp_ln581_73

]]></Node>
<StgValue><ssdm name="or_ln581_73"/></StgValue>
</operation>

<operation id="4964" st_id="374" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:44  %xor_ln581_73 = xor i1 %or_ln581_73, true

]]></Node>
<StgValue><ssdm name="xor_ln581_73"/></StgValue>
</operation>

<operation id="4965" st_id="374" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.1_ifconv:45  %and_ln603_73 = and i1 %icmp_ln603_73, %xor_ln581_73

]]></Node>
<StgValue><ssdm name="and_ln603_73"/></StgValue>
</operation>

<operation id="4966" st_id="374" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.1_ifconv:46  %select_ln603_73 = select i1 %and_ln603_73, i12 %shl_ln604_73, i12 %select_ln585_147

]]></Node>
<StgValue><ssdm name="select_ln603_73"/></StgValue>
</operation>

<operation id="4967" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2.1_ifconv:47  br i1 %and_ln71_24, label %74, label %._crit_edge.1.2.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="4968" st_id="374" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4245" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_2_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_1_2_2"/></StgValue>
</operation>

<operation id="4969" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4246" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_2_2)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="4970" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4247" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.2.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="4971" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.2.2_ifconv:0  %has_hit_0_1_2_2 = phi i1 [ %tmp_401, %74 ], [ false, %._crit_edge.1.2.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_2_2"/></StgValue>
</operation>

<operation id="4972" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:1  %zext_ln76_74 = zext i1 %has_hit_0_1_2_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_74"/></StgValue>
</operation>

<operation id="4973" st_id="375" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.2_ifconv:2  %v_assign_1_2_2 = uitofp i32 %zext_ln76_74 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2_2"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="4974" st_id="376" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.2_ifconv:2  %v_assign_1_2_2 = uitofp i32 %zext_ln76_74 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2_2"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="4975" st_id="377" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.2_ifconv:3  %d_assign_1_2_2 = fpext float %v_assign_1_2_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2_2"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="4976" st_id="378" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.2_ifconv:3  %d_assign_1_2_2 = fpext float %v_assign_1_2_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2_2"/></StgValue>
</operation>

<operation id="4977" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.2_ifconv:4  %bitcast_ln696_148 = bitcast double %d_assign_1_2_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_148"/></StgValue>
</operation>

<operation id="4978" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.2_ifconv:5  %trunc_ln557_74 = trunc i64 %bitcast_ln696_148 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_74"/></StgValue>
</operation>

<operation id="4979" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.2_ifconv:6  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_148, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="4980" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.2.2_ifconv:7  %p_Result_112_2_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_148, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_2_2"/></StgValue>
</operation>

<operation id="4981" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.2.2_ifconv:8  %zext_ln461_74 = zext i11 %p_Result_112_2_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_74"/></StgValue>
</operation>

<operation id="4982" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.2_ifconv:9  %trunc_ln565_74 = trunc i64 %bitcast_ln696_148 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_74"/></StgValue>
</operation>

<operation id="4983" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.2.2_ifconv:10  %tmp_148 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_74)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="4984" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.2.2_ifconv:11  %zext_ln569_74 = zext i53 %tmp_148 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_74"/></StgValue>
</operation>

<operation id="4985" st_id="378" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.2_ifconv:12  %sub_ln461_74 = sub i54 0, %zext_ln569_74

]]></Node>
<StgValue><ssdm name="sub_ln461_74"/></StgValue>
</operation>

<operation id="4986" st_id="378" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.2.2_ifconv:13  %select_ln570_74 = select i1 %tmp_402, i54 %sub_ln461_74, i54 %zext_ln569_74

]]></Node>
<StgValue><ssdm name="select_ln570_74"/></StgValue>
</operation>

<operation id="4987" st_id="378" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.2.2_ifconv:14  %icmp_ln571_74 = icmp eq i63 %trunc_ln557_74, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_74"/></StgValue>
</operation>

<operation id="4988" st_id="378" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:15  %sub_ln575_74 = sub i12 1075, %zext_ln461_74

]]></Node>
<StgValue><ssdm name="sub_ln575_74"/></StgValue>
</operation>

<operation id="4989" st_id="378" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:16  %icmp_ln581_74 = icmp sgt i12 %sub_ln575_74, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_74"/></StgValue>
</operation>

<operation id="4990" st_id="378" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:17  %add_ln581_74 = add i12 -4, %sub_ln575_74

]]></Node>
<StgValue><ssdm name="add_ln581_74"/></StgValue>
</operation>

<operation id="4991" st_id="378" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:18  %sub_ln581_74 = sub i12 4, %sub_ln575_74

]]></Node>
<StgValue><ssdm name="sub_ln581_74"/></StgValue>
</operation>

<operation id="4992" st_id="378" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:19  %select_ln581_74 = select i1 %icmp_ln581_74, i12 %add_ln581_74, i12 %sub_ln581_74

]]></Node>
<StgValue><ssdm name="select_ln581_74"/></StgValue>
</operation>

<operation id="4993" st_id="378" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:21  %icmp_ln582_74 = icmp eq i12 %sub_ln575_74, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_74"/></StgValue>
</operation>

<operation id="4994" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.2_ifconv:22  %trunc_ln583_74 = trunc i54 %select_ln570_74 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_74"/></StgValue>
</operation>

<operation id="4995" st_id="378" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:23  %icmp_ln585_74 = icmp ult i12 %select_ln581_74, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_74"/></StgValue>
</operation>

<operation id="4996" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.2_ifconv:28  %bitcast_ln696_149 = bitcast float %v_assign_1_2_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_149"/></StgValue>
</operation>

<operation id="4997" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.2_ifconv:29  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_149, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="4998" st_id="378" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:30  %select_ln588_74 = select i1 %tmp_403, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_74"/></StgValue>
</operation>

<operation id="4999" st_id="378" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:32  %xor_ln571_74 = xor i1 %icmp_ln571_74, true

]]></Node>
<StgValue><ssdm name="xor_ln571_74"/></StgValue>
</operation>

<operation id="5000" st_id="378" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:33  %and_ln582_74 = and i1 %icmp_ln582_74, %xor_ln571_74

]]></Node>
<StgValue><ssdm name="and_ln582_74"/></StgValue>
</operation>

<operation id="5001" st_id="378" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:34  %select_ln582_74 = select i1 %and_ln582_74, i12 %trunc_ln583_74, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_74"/></StgValue>
</operation>

<operation id="5002" st_id="378" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:35  %or_ln582_74 = or i1 %icmp_ln571_74, %icmp_ln582_74

]]></Node>
<StgValue><ssdm name="or_ln582_74"/></StgValue>
</operation>

<operation id="5003" st_id="378" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:36  %xor_ln582_74 = xor i1 %or_ln582_74, true

]]></Node>
<StgValue><ssdm name="xor_ln582_74"/></StgValue>
</operation>

<operation id="5004" st_id="378" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:37  %and_ln581_74 = and i1 %icmp_ln581_74, %xor_ln582_74

]]></Node>
<StgValue><ssdm name="and_ln581_74"/></StgValue>
</operation>

<operation id="5005" st_id="378" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:38  %xor_ln585_74 = xor i1 %icmp_ln585_74, true

]]></Node>
<StgValue><ssdm name="xor_ln585_74"/></StgValue>
</operation>

<operation id="5006" st_id="378" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:39  %and_ln585_148 = and i1 %and_ln581_74, %xor_ln585_74

]]></Node>
<StgValue><ssdm name="and_ln585_148"/></StgValue>
</operation>

<operation id="5007" st_id="378" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:40  %select_ln585_148 = select i1 %and_ln585_148, i12 %select_ln588_74, i12 %select_ln582_74

]]></Node>
<StgValue><ssdm name="select_ln585_148"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="5008" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:20  %sext_ln581_74 = sext i12 %select_ln581_74 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_74"/></StgValue>
</operation>

<operation id="5009" st_id="379" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:24  %icmp_ln603_74 = icmp ult i12 %select_ln581_74, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_74"/></StgValue>
</operation>

<operation id="5010" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.2_ifconv:25  %zext_ln586_74 = zext i32 %sext_ln581_74 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_74"/></StgValue>
</operation>

<operation id="5011" st_id="379" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.2_ifconv:26  %ashr_ln586_74 = ashr i54 %select_ln570_74, %zext_ln586_74

]]></Node>
<StgValue><ssdm name="ashr_ln586_74"/></StgValue>
</operation>

<operation id="5012" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.2_ifconv:27  %trunc_ln586_74 = trunc i54 %ashr_ln586_74 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_74"/></StgValue>
</operation>

<operation id="5013" st_id="379" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:31  %shl_ln604_74 = shl i12 %trunc_ln583_74, %select_ln581_74

]]></Node>
<StgValue><ssdm name="shl_ln604_74"/></StgValue>
</operation>

<operation id="5014" st_id="379" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:41  %and_ln585_149 = and i1 %and_ln581_74, %icmp_ln585_74

]]></Node>
<StgValue><ssdm name="and_ln585_149"/></StgValue>
</operation>

<operation id="5015" st_id="379" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:42  %select_ln585_149 = select i1 %and_ln585_149, i12 %trunc_ln586_74, i12 %select_ln585_148

]]></Node>
<StgValue><ssdm name="select_ln585_149"/></StgValue>
</operation>

<operation id="5016" st_id="379" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:43  %or_ln581_74 = or i1 %or_ln582_74, %icmp_ln581_74

]]></Node>
<StgValue><ssdm name="or_ln581_74"/></StgValue>
</operation>

<operation id="5017" st_id="379" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:44  %xor_ln581_74 = xor i1 %or_ln581_74, true

]]></Node>
<StgValue><ssdm name="xor_ln581_74"/></StgValue>
</operation>

<operation id="5018" st_id="379" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.2_ifconv:45  %and_ln603_74 = and i1 %icmp_ln603_74, %xor_ln581_74

]]></Node>
<StgValue><ssdm name="and_ln603_74"/></StgValue>
</operation>

<operation id="5019" st_id="379" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.2_ifconv:46  %select_ln603_74 = select i1 %and_ln603_74, i12 %shl_ln604_74, i12 %select_ln585_149

]]></Node>
<StgValue><ssdm name="select_ln603_74"/></StgValue>
</operation>

<operation id="5020" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2.2_ifconv:47  br i1 %and_ln71_24, label %75, label %._crit_edge.1.2.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5021" st_id="379" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4298" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_2_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_1_2_3"/></StgValue>
</operation>

<operation id="5022" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_2_3)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="5023" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4300" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.2.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="5024" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.2.3_ifconv:0  %has_hit_0_1_2_3 = phi i1 [ %tmp_404, %75 ], [ false, %._crit_edge.1.2.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_2_3"/></StgValue>
</operation>

<operation id="5025" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:1  %zext_ln76_75 = zext i1 %has_hit_0_1_2_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_75"/></StgValue>
</operation>

<operation id="5026" st_id="380" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.3_ifconv:2  %v_assign_1_2_3 = uitofp i32 %zext_ln76_75 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2_3"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="5027" st_id="381" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.3_ifconv:2  %v_assign_1_2_3 = uitofp i32 %zext_ln76_75 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2_3"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="5028" st_id="382" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.3_ifconv:3  %d_assign_1_2_3 = fpext float %v_assign_1_2_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2_3"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="5029" st_id="383" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.3_ifconv:3  %d_assign_1_2_3 = fpext float %v_assign_1_2_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2_3"/></StgValue>
</operation>

<operation id="5030" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.3_ifconv:4  %bitcast_ln696_150 = bitcast double %d_assign_1_2_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_150"/></StgValue>
</operation>

<operation id="5031" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.3_ifconv:5  %trunc_ln557_75 = trunc i64 %bitcast_ln696_150 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_75"/></StgValue>
</operation>

<operation id="5032" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.3_ifconv:6  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_150, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="5033" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.2.3_ifconv:7  %p_Result_112_2_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_150, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_2_3"/></StgValue>
</operation>

<operation id="5034" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.2.3_ifconv:8  %zext_ln461_75 = zext i11 %p_Result_112_2_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_75"/></StgValue>
</operation>

<operation id="5035" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.3_ifconv:9  %trunc_ln565_75 = trunc i64 %bitcast_ln696_150 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_75"/></StgValue>
</operation>

<operation id="5036" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.2.3_ifconv:10  %tmp_150 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_75)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="5037" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.2.3_ifconv:11  %zext_ln569_75 = zext i53 %tmp_150 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_75"/></StgValue>
</operation>

<operation id="5038" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.3_ifconv:12  %sub_ln461_75 = sub i54 0, %zext_ln569_75

]]></Node>
<StgValue><ssdm name="sub_ln461_75"/></StgValue>
</operation>

<operation id="5039" st_id="383" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.2.3_ifconv:13  %select_ln570_75 = select i1 %tmp_405, i54 %sub_ln461_75, i54 %zext_ln569_75

]]></Node>
<StgValue><ssdm name="select_ln570_75"/></StgValue>
</operation>

<operation id="5040" st_id="383" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.2.3_ifconv:14  %icmp_ln571_75 = icmp eq i63 %trunc_ln557_75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_75"/></StgValue>
</operation>

<operation id="5041" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:15  %sub_ln575_75 = sub i12 1075, %zext_ln461_75

]]></Node>
<StgValue><ssdm name="sub_ln575_75"/></StgValue>
</operation>

<operation id="5042" st_id="383" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:16  %icmp_ln581_75 = icmp sgt i12 %sub_ln575_75, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_75"/></StgValue>
</operation>

<operation id="5043" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:17  %add_ln581_75 = add i12 -4, %sub_ln575_75

]]></Node>
<StgValue><ssdm name="add_ln581_75"/></StgValue>
</operation>

<operation id="5044" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:18  %sub_ln581_75 = sub i12 4, %sub_ln575_75

]]></Node>
<StgValue><ssdm name="sub_ln581_75"/></StgValue>
</operation>

<operation id="5045" st_id="383" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:19  %select_ln581_75 = select i1 %icmp_ln581_75, i12 %add_ln581_75, i12 %sub_ln581_75

]]></Node>
<StgValue><ssdm name="select_ln581_75"/></StgValue>
</operation>

<operation id="5046" st_id="383" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:21  %icmp_ln582_75 = icmp eq i12 %sub_ln575_75, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_75"/></StgValue>
</operation>

<operation id="5047" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.3_ifconv:22  %trunc_ln583_75 = trunc i54 %select_ln570_75 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_75"/></StgValue>
</operation>

<operation id="5048" st_id="383" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:23  %icmp_ln585_75 = icmp ult i12 %select_ln581_75, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_75"/></StgValue>
</operation>

<operation id="5049" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.3_ifconv:28  %bitcast_ln696_151 = bitcast float %v_assign_1_2_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_151"/></StgValue>
</operation>

<operation id="5050" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.3_ifconv:29  %tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_151, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="5051" st_id="383" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:30  %select_ln588_75 = select i1 %tmp_406, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_75"/></StgValue>
</operation>

<operation id="5052" st_id="383" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:32  %xor_ln571_75 = xor i1 %icmp_ln571_75, true

]]></Node>
<StgValue><ssdm name="xor_ln571_75"/></StgValue>
</operation>

<operation id="5053" st_id="383" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:33  %and_ln582_75 = and i1 %icmp_ln582_75, %xor_ln571_75

]]></Node>
<StgValue><ssdm name="and_ln582_75"/></StgValue>
</operation>

<operation id="5054" st_id="383" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:34  %select_ln582_75 = select i1 %and_ln582_75, i12 %trunc_ln583_75, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_75"/></StgValue>
</operation>

<operation id="5055" st_id="383" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:35  %or_ln582_75 = or i1 %icmp_ln571_75, %icmp_ln582_75

]]></Node>
<StgValue><ssdm name="or_ln582_75"/></StgValue>
</operation>

<operation id="5056" st_id="383" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:36  %xor_ln582_75 = xor i1 %or_ln582_75, true

]]></Node>
<StgValue><ssdm name="xor_ln582_75"/></StgValue>
</operation>

<operation id="5057" st_id="383" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:37  %and_ln581_75 = and i1 %icmp_ln581_75, %xor_ln582_75

]]></Node>
<StgValue><ssdm name="and_ln581_75"/></StgValue>
</operation>

<operation id="5058" st_id="383" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:38  %xor_ln585_75 = xor i1 %icmp_ln585_75, true

]]></Node>
<StgValue><ssdm name="xor_ln585_75"/></StgValue>
</operation>

<operation id="5059" st_id="383" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:39  %and_ln585_150 = and i1 %and_ln581_75, %xor_ln585_75

]]></Node>
<StgValue><ssdm name="and_ln585_150"/></StgValue>
</operation>

<operation id="5060" st_id="383" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:40  %select_ln585_150 = select i1 %and_ln585_150, i12 %select_ln588_75, i12 %select_ln582_75

]]></Node>
<StgValue><ssdm name="select_ln585_150"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="5061" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:20  %sext_ln581_75 = sext i12 %select_ln581_75 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_75"/></StgValue>
</operation>

<operation id="5062" st_id="384" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:24  %icmp_ln603_75 = icmp ult i12 %select_ln581_75, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_75"/></StgValue>
</operation>

<operation id="5063" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.3_ifconv:25  %zext_ln586_75 = zext i32 %sext_ln581_75 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_75"/></StgValue>
</operation>

<operation id="5064" st_id="384" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.3_ifconv:26  %ashr_ln586_75 = ashr i54 %select_ln570_75, %zext_ln586_75

]]></Node>
<StgValue><ssdm name="ashr_ln586_75"/></StgValue>
</operation>

<operation id="5065" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.3_ifconv:27  %trunc_ln586_75 = trunc i54 %ashr_ln586_75 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_75"/></StgValue>
</operation>

<operation id="5066" st_id="384" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:31  %shl_ln604_75 = shl i12 %trunc_ln583_75, %select_ln581_75

]]></Node>
<StgValue><ssdm name="shl_ln604_75"/></StgValue>
</operation>

<operation id="5067" st_id="384" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:41  %and_ln585_151 = and i1 %and_ln581_75, %icmp_ln585_75

]]></Node>
<StgValue><ssdm name="and_ln585_151"/></StgValue>
</operation>

<operation id="5068" st_id="384" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:42  %select_ln585_151 = select i1 %and_ln585_151, i12 %trunc_ln586_75, i12 %select_ln585_150

]]></Node>
<StgValue><ssdm name="select_ln585_151"/></StgValue>
</operation>

<operation id="5069" st_id="384" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:43  %or_ln581_75 = or i1 %or_ln582_75, %icmp_ln581_75

]]></Node>
<StgValue><ssdm name="or_ln581_75"/></StgValue>
</operation>

<operation id="5070" st_id="384" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:44  %xor_ln581_75 = xor i1 %or_ln581_75, true

]]></Node>
<StgValue><ssdm name="xor_ln581_75"/></StgValue>
</operation>

<operation id="5071" st_id="384" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.3_ifconv:45  %and_ln603_75 = and i1 %icmp_ln603_75, %xor_ln581_75

]]></Node>
<StgValue><ssdm name="and_ln603_75"/></StgValue>
</operation>

<operation id="5072" st_id="384" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.3_ifconv:46  %select_ln603_75 = select i1 %and_ln603_75, i12 %shl_ln604_75, i12 %select_ln585_151

]]></Node>
<StgValue><ssdm name="select_ln603_75"/></StgValue>
</operation>

<operation id="5073" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2.3_ifconv:47  br i1 %and_ln71_24, label %76, label %._crit_edge.1.2.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5074" st_id="384" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4351" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_2_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_1_2_4"/></StgValue>
</operation>

<operation id="5075" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4352" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_2_4)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="5076" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4353" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.2.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="5077" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.2.4_ifconv:0  %has_hit_0_1_2_4 = phi i1 [ %tmp_407, %76 ], [ false, %._crit_edge.1.2.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_2_4"/></StgValue>
</operation>

<operation id="5078" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:1  %zext_ln76_76 = zext i1 %has_hit_0_1_2_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_76"/></StgValue>
</operation>

<operation id="5079" st_id="385" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.4_ifconv:2  %v_assign_1_2_4 = uitofp i32 %zext_ln76_76 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2_4"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="5080" st_id="386" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.4_ifconv:2  %v_assign_1_2_4 = uitofp i32 %zext_ln76_76 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2_4"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="5081" st_id="387" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.4_ifconv:3  %d_assign_1_2_4 = fpext float %v_assign_1_2_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2_4"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="5082" st_id="388" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.4_ifconv:3  %d_assign_1_2_4 = fpext float %v_assign_1_2_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2_4"/></StgValue>
</operation>

<operation id="5083" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.4_ifconv:4  %bitcast_ln696_152 = bitcast double %d_assign_1_2_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_152"/></StgValue>
</operation>

<operation id="5084" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.4_ifconv:5  %trunc_ln557_76 = trunc i64 %bitcast_ln696_152 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_76"/></StgValue>
</operation>

<operation id="5085" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.4_ifconv:6  %tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_152, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="5086" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.2.4_ifconv:7  %p_Result_112_2_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_152, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_2_4"/></StgValue>
</operation>

<operation id="5087" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.2.4_ifconv:8  %zext_ln461_76 = zext i11 %p_Result_112_2_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_76"/></StgValue>
</operation>

<operation id="5088" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.4_ifconv:9  %trunc_ln565_76 = trunc i64 %bitcast_ln696_152 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_76"/></StgValue>
</operation>

<operation id="5089" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.2.4_ifconv:10  %tmp_152 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_76)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="5090" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.2.4_ifconv:11  %zext_ln569_76 = zext i53 %tmp_152 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_76"/></StgValue>
</operation>

<operation id="5091" st_id="388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.4_ifconv:12  %sub_ln461_76 = sub i54 0, %zext_ln569_76

]]></Node>
<StgValue><ssdm name="sub_ln461_76"/></StgValue>
</operation>

<operation id="5092" st_id="388" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.2.4_ifconv:13  %select_ln570_76 = select i1 %tmp_408, i54 %sub_ln461_76, i54 %zext_ln569_76

]]></Node>
<StgValue><ssdm name="select_ln570_76"/></StgValue>
</operation>

<operation id="5093" st_id="388" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.2.4_ifconv:14  %icmp_ln571_76 = icmp eq i63 %trunc_ln557_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_76"/></StgValue>
</operation>

<operation id="5094" st_id="388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:15  %sub_ln575_76 = sub i12 1075, %zext_ln461_76

]]></Node>
<StgValue><ssdm name="sub_ln575_76"/></StgValue>
</operation>

<operation id="5095" st_id="388" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:16  %icmp_ln581_76 = icmp sgt i12 %sub_ln575_76, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_76"/></StgValue>
</operation>

<operation id="5096" st_id="388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:17  %add_ln581_76 = add i12 -4, %sub_ln575_76

]]></Node>
<StgValue><ssdm name="add_ln581_76"/></StgValue>
</operation>

<operation id="5097" st_id="388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:18  %sub_ln581_76 = sub i12 4, %sub_ln575_76

]]></Node>
<StgValue><ssdm name="sub_ln581_76"/></StgValue>
</operation>

<operation id="5098" st_id="388" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:19  %select_ln581_76 = select i1 %icmp_ln581_76, i12 %add_ln581_76, i12 %sub_ln581_76

]]></Node>
<StgValue><ssdm name="select_ln581_76"/></StgValue>
</operation>

<operation id="5099" st_id="388" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:21  %icmp_ln582_76 = icmp eq i12 %sub_ln575_76, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_76"/></StgValue>
</operation>

<operation id="5100" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.4_ifconv:22  %trunc_ln583_76 = trunc i54 %select_ln570_76 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_76"/></StgValue>
</operation>

<operation id="5101" st_id="388" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:23  %icmp_ln585_76 = icmp ult i12 %select_ln581_76, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_76"/></StgValue>
</operation>

<operation id="5102" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.4_ifconv:28  %bitcast_ln696_153 = bitcast float %v_assign_1_2_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_153"/></StgValue>
</operation>

<operation id="5103" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.4_ifconv:29  %tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_153, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="5104" st_id="388" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:30  %select_ln588_76 = select i1 %tmp_409, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_76"/></StgValue>
</operation>

<operation id="5105" st_id="388" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:32  %xor_ln571_76 = xor i1 %icmp_ln571_76, true

]]></Node>
<StgValue><ssdm name="xor_ln571_76"/></StgValue>
</operation>

<operation id="5106" st_id="388" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:33  %and_ln582_76 = and i1 %icmp_ln582_76, %xor_ln571_76

]]></Node>
<StgValue><ssdm name="and_ln582_76"/></StgValue>
</operation>

<operation id="5107" st_id="388" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:34  %select_ln582_76 = select i1 %and_ln582_76, i12 %trunc_ln583_76, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_76"/></StgValue>
</operation>

<operation id="5108" st_id="388" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:35  %or_ln582_76 = or i1 %icmp_ln571_76, %icmp_ln582_76

]]></Node>
<StgValue><ssdm name="or_ln582_76"/></StgValue>
</operation>

<operation id="5109" st_id="388" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:36  %xor_ln582_76 = xor i1 %or_ln582_76, true

]]></Node>
<StgValue><ssdm name="xor_ln582_76"/></StgValue>
</operation>

<operation id="5110" st_id="388" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:37  %and_ln581_76 = and i1 %icmp_ln581_76, %xor_ln582_76

]]></Node>
<StgValue><ssdm name="and_ln581_76"/></StgValue>
</operation>

<operation id="5111" st_id="388" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:38  %xor_ln585_76 = xor i1 %icmp_ln585_76, true

]]></Node>
<StgValue><ssdm name="xor_ln585_76"/></StgValue>
</operation>

<operation id="5112" st_id="388" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:39  %and_ln585_152 = and i1 %and_ln581_76, %xor_ln585_76

]]></Node>
<StgValue><ssdm name="and_ln585_152"/></StgValue>
</operation>

<operation id="5113" st_id="388" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:40  %select_ln585_152 = select i1 %and_ln585_152, i12 %select_ln588_76, i12 %select_ln582_76

]]></Node>
<StgValue><ssdm name="select_ln585_152"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="5114" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:20  %sext_ln581_76 = sext i12 %select_ln581_76 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_76"/></StgValue>
</operation>

<operation id="5115" st_id="389" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:24  %icmp_ln603_76 = icmp ult i12 %select_ln581_76, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_76"/></StgValue>
</operation>

<operation id="5116" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.4_ifconv:25  %zext_ln586_76 = zext i32 %sext_ln581_76 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_76"/></StgValue>
</operation>

<operation id="5117" st_id="389" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.4_ifconv:26  %ashr_ln586_76 = ashr i54 %select_ln570_76, %zext_ln586_76

]]></Node>
<StgValue><ssdm name="ashr_ln586_76"/></StgValue>
</operation>

<operation id="5118" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.4_ifconv:27  %trunc_ln586_76 = trunc i54 %ashr_ln586_76 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_76"/></StgValue>
</operation>

<operation id="5119" st_id="389" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:31  %shl_ln604_76 = shl i12 %trunc_ln583_76, %select_ln581_76

]]></Node>
<StgValue><ssdm name="shl_ln604_76"/></StgValue>
</operation>

<operation id="5120" st_id="389" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:41  %and_ln585_153 = and i1 %and_ln581_76, %icmp_ln585_76

]]></Node>
<StgValue><ssdm name="and_ln585_153"/></StgValue>
</operation>

<operation id="5121" st_id="389" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:42  %select_ln585_153 = select i1 %and_ln585_153, i12 %trunc_ln586_76, i12 %select_ln585_152

]]></Node>
<StgValue><ssdm name="select_ln585_153"/></StgValue>
</operation>

<operation id="5122" st_id="389" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:43  %or_ln581_76 = or i1 %or_ln582_76, %icmp_ln581_76

]]></Node>
<StgValue><ssdm name="or_ln581_76"/></StgValue>
</operation>

<operation id="5123" st_id="389" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:44  %xor_ln581_76 = xor i1 %or_ln581_76, true

]]></Node>
<StgValue><ssdm name="xor_ln581_76"/></StgValue>
</operation>

<operation id="5124" st_id="389" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.4_ifconv:45  %and_ln603_76 = and i1 %icmp_ln603_76, %xor_ln581_76

]]></Node>
<StgValue><ssdm name="and_ln603_76"/></StgValue>
</operation>

<operation id="5125" st_id="389" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.4_ifconv:46  %select_ln603_76 = select i1 %and_ln603_76, i12 %shl_ln604_76, i12 %select_ln585_153

]]></Node>
<StgValue><ssdm name="select_ln603_76"/></StgValue>
</operation>

<operation id="5126" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2.4_ifconv:47  br i1 %and_ln71_24, label %77, label %._crit_edge.1.2.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5127" st_id="389" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4404" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_2_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_1_2_5"/></StgValue>
</operation>

<operation id="5128" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4405" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_2_5)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="5129" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.2.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="5130" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.2.5_ifconv:0  %has_hit_0_1_2_5 = phi i1 [ %tmp_410, %77 ], [ false, %._crit_edge.1.2.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_2_5"/></StgValue>
</operation>

<operation id="5131" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:1  %zext_ln76_77 = zext i1 %has_hit_0_1_2_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_77"/></StgValue>
</operation>

<operation id="5132" st_id="390" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.5_ifconv:2  %v_assign_1_2_5 = uitofp i32 %zext_ln76_77 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2_5"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="5133" st_id="391" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.5_ifconv:2  %v_assign_1_2_5 = uitofp i32 %zext_ln76_77 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_2_5"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="5134" st_id="392" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.5_ifconv:3  %d_assign_1_2_5 = fpext float %v_assign_1_2_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2_5"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="5135" st_id="393" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.5_ifconv:3  %d_assign_1_2_5 = fpext float %v_assign_1_2_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_2_5"/></StgValue>
</operation>

<operation id="5136" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.5_ifconv:4  %bitcast_ln696_154 = bitcast double %d_assign_1_2_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_154"/></StgValue>
</operation>

<operation id="5137" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.5_ifconv:5  %trunc_ln557_77 = trunc i64 %bitcast_ln696_154 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_77"/></StgValue>
</operation>

<operation id="5138" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.5_ifconv:6  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_154, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="5139" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.2.5_ifconv:7  %p_Result_112_2_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_154, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_2_5"/></StgValue>
</operation>

<operation id="5140" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.2.5_ifconv:8  %zext_ln461_77 = zext i11 %p_Result_112_2_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_77"/></StgValue>
</operation>

<operation id="5141" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.2.5_ifconv:9  %trunc_ln565_77 = trunc i64 %bitcast_ln696_154 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_77"/></StgValue>
</operation>

<operation id="5142" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.2.5_ifconv:10  %tmp_154 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_77)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="5143" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.2.5_ifconv:11  %zext_ln569_77 = zext i53 %tmp_154 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_77"/></StgValue>
</operation>

<operation id="5144" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.5_ifconv:12  %sub_ln461_77 = sub i54 0, %zext_ln569_77

]]></Node>
<StgValue><ssdm name="sub_ln461_77"/></StgValue>
</operation>

<operation id="5145" st_id="393" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.2.5_ifconv:13  %select_ln570_77 = select i1 %tmp_411, i54 %sub_ln461_77, i54 %zext_ln569_77

]]></Node>
<StgValue><ssdm name="select_ln570_77"/></StgValue>
</operation>

<operation id="5146" st_id="393" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.2.5_ifconv:14  %icmp_ln571_77 = icmp eq i63 %trunc_ln557_77, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_77"/></StgValue>
</operation>

<operation id="5147" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:15  %sub_ln575_77 = sub i12 1075, %zext_ln461_77

]]></Node>
<StgValue><ssdm name="sub_ln575_77"/></StgValue>
</operation>

<operation id="5148" st_id="393" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:16  %icmp_ln581_77 = icmp sgt i12 %sub_ln575_77, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_77"/></StgValue>
</operation>

<operation id="5149" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:17  %add_ln581_77 = add i12 -4, %sub_ln575_77

]]></Node>
<StgValue><ssdm name="add_ln581_77"/></StgValue>
</operation>

<operation id="5150" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:18  %sub_ln581_77 = sub i12 4, %sub_ln575_77

]]></Node>
<StgValue><ssdm name="sub_ln581_77"/></StgValue>
</operation>

<operation id="5151" st_id="393" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:19  %select_ln581_77 = select i1 %icmp_ln581_77, i12 %add_ln581_77, i12 %sub_ln581_77

]]></Node>
<StgValue><ssdm name="select_ln581_77"/></StgValue>
</operation>

<operation id="5152" st_id="393" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:21  %icmp_ln582_77 = icmp eq i12 %sub_ln575_77, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_77"/></StgValue>
</operation>

<operation id="5153" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.5_ifconv:22  %trunc_ln583_77 = trunc i54 %select_ln570_77 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_77"/></StgValue>
</operation>

<operation id="5154" st_id="393" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:23  %icmp_ln585_77 = icmp ult i12 %select_ln581_77, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_77"/></StgValue>
</operation>

<operation id="5155" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.5_ifconv:28  %bitcast_ln696_155 = bitcast float %v_assign_1_2_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_155"/></StgValue>
</operation>

<operation id="5156" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.2.5_ifconv:29  %tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_155, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="5157" st_id="393" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:30  %select_ln588_77 = select i1 %tmp_412, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_77"/></StgValue>
</operation>

<operation id="5158" st_id="393" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:32  %xor_ln571_77 = xor i1 %icmp_ln571_77, true

]]></Node>
<StgValue><ssdm name="xor_ln571_77"/></StgValue>
</operation>

<operation id="5159" st_id="393" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:33  %and_ln582_77 = and i1 %icmp_ln582_77, %xor_ln571_77

]]></Node>
<StgValue><ssdm name="and_ln582_77"/></StgValue>
</operation>

<operation id="5160" st_id="393" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:34  %select_ln582_77 = select i1 %and_ln582_77, i12 %trunc_ln583_77, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_77"/></StgValue>
</operation>

<operation id="5161" st_id="393" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:35  %or_ln582_77 = or i1 %icmp_ln571_77, %icmp_ln582_77

]]></Node>
<StgValue><ssdm name="or_ln582_77"/></StgValue>
</operation>

<operation id="5162" st_id="393" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:36  %xor_ln582_77 = xor i1 %or_ln582_77, true

]]></Node>
<StgValue><ssdm name="xor_ln582_77"/></StgValue>
</operation>

<operation id="5163" st_id="393" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:37  %and_ln581_77 = and i1 %icmp_ln581_77, %xor_ln582_77

]]></Node>
<StgValue><ssdm name="and_ln581_77"/></StgValue>
</operation>

<operation id="5164" st_id="393" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:38  %xor_ln585_77 = xor i1 %icmp_ln585_77, true

]]></Node>
<StgValue><ssdm name="xor_ln585_77"/></StgValue>
</operation>

<operation id="5165" st_id="393" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:39  %and_ln585_154 = and i1 %and_ln581_77, %xor_ln585_77

]]></Node>
<StgValue><ssdm name="and_ln585_154"/></StgValue>
</operation>

<operation id="5166" st_id="393" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:40  %select_ln585_154 = select i1 %and_ln585_154, i12 %select_ln588_77, i12 %select_ln582_77

]]></Node>
<StgValue><ssdm name="select_ln585_154"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="5167" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:20  %sext_ln581_77 = sext i12 %select_ln581_77 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_77"/></StgValue>
</operation>

<operation id="5168" st_id="394" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:24  %icmp_ln603_77 = icmp ult i12 %select_ln581_77, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_77"/></StgValue>
</operation>

<operation id="5169" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.2.5_ifconv:25  %zext_ln586_77 = zext i32 %sext_ln581_77 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_77"/></StgValue>
</operation>

<operation id="5170" st_id="394" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.2.5_ifconv:26  %ashr_ln586_77 = ashr i54 %select_ln570_77, %zext_ln586_77

]]></Node>
<StgValue><ssdm name="ashr_ln586_77"/></StgValue>
</operation>

<operation id="5171" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.2.5_ifconv:27  %trunc_ln586_77 = trunc i54 %ashr_ln586_77 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_77"/></StgValue>
</operation>

<operation id="5172" st_id="394" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:31  %shl_ln604_77 = shl i12 %trunc_ln583_77, %select_ln581_77

]]></Node>
<StgValue><ssdm name="shl_ln604_77"/></StgValue>
</operation>

<operation id="5173" st_id="394" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:41  %and_ln585_155 = and i1 %and_ln581_77, %icmp_ln585_77

]]></Node>
<StgValue><ssdm name="and_ln585_155"/></StgValue>
</operation>

<operation id="5174" st_id="394" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:42  %select_ln585_155 = select i1 %and_ln585_155, i12 %trunc_ln586_77, i12 %select_ln585_154

]]></Node>
<StgValue><ssdm name="select_ln585_155"/></StgValue>
</operation>

<operation id="5175" st_id="394" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:43  %or_ln581_77 = or i1 %or_ln582_77, %icmp_ln581_77

]]></Node>
<StgValue><ssdm name="or_ln581_77"/></StgValue>
</operation>

<operation id="5176" st_id="394" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:44  %xor_ln581_77 = xor i1 %or_ln581_77, true

]]></Node>
<StgValue><ssdm name="xor_ln581_77"/></StgValue>
</operation>

<operation id="5177" st_id="394" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:45  %and_ln603_77 = and i1 %icmp_ln603_77, %xor_ln581_77

]]></Node>
<StgValue><ssdm name="and_ln603_77"/></StgValue>
</operation>

<operation id="5178" st_id="394" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.2.5_ifconv:46  %select_ln603_77 = select i1 %and_ln603_77, i12 %shl_ln604_77, i12 %select_ln585_155

]]></Node>
<StgValue><ssdm name="select_ln603_77"/></StgValue>
</operation>

<operation id="5179" st_id="394" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2.5_ifconv:47  %and_ln71_25 = and i1 %and_ln71_7, %and_ln71_21

]]></Node>
<StgValue><ssdm name="and_ln71_25"/></StgValue>
</operation>

<operation id="5180" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2.5_ifconv:48  br i1 %and_ln71_25, label %78, label %._crit_edge.1.3.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5181" st_id="394" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_3 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_1_3"/></StgValue>
</operation>

<operation id="5182" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4459" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_3)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="5183" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4460" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.3.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="5184" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.3.0_ifconv:0  %has_hit_0_1_3_0 = phi i1 [ %tmp_413, %78 ], [ false, %._crit_edge.1.2.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_3_0"/></StgValue>
</operation>

<operation id="5185" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:1  %zext_ln76_78 = zext i1 %has_hit_0_1_3_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_78"/></StgValue>
</operation>

<operation id="5186" st_id="395" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.0_ifconv:2  %v_assign_1_3 = uitofp i32 %zext_ln76_78 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="5187" st_id="396" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.0_ifconv:2  %v_assign_1_3 = uitofp i32 %zext_ln76_78 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="5188" st_id="397" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.0_ifconv:3  %d_assign_1_3 = fpext float %v_assign_1_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="5189" st_id="398" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.0_ifconv:3  %d_assign_1_3 = fpext float %v_assign_1_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3"/></StgValue>
</operation>

<operation id="5190" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.0_ifconv:4  %bitcast_ln696_156 = bitcast double %d_assign_1_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_156"/></StgValue>
</operation>

<operation id="5191" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.0_ifconv:5  %trunc_ln557_78 = trunc i64 %bitcast_ln696_156 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_78"/></StgValue>
</operation>

<operation id="5192" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.0_ifconv:6  %tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_156, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="5193" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.3.0_ifconv:7  %p_Result_112_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_156, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_3"/></StgValue>
</operation>

<operation id="5194" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.3.0_ifconv:8  %zext_ln461_78 = zext i11 %p_Result_112_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_78"/></StgValue>
</operation>

<operation id="5195" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.0_ifconv:9  %trunc_ln565_78 = trunc i64 %bitcast_ln696_156 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_78"/></StgValue>
</operation>

<operation id="5196" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.3.0_ifconv:10  %tmp_156 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_78)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="5197" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.3.0_ifconv:11  %zext_ln569_78 = zext i53 %tmp_156 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_78"/></StgValue>
</operation>

<operation id="5198" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.0_ifconv:12  %sub_ln461_78 = sub i54 0, %zext_ln569_78

]]></Node>
<StgValue><ssdm name="sub_ln461_78"/></StgValue>
</operation>

<operation id="5199" st_id="398" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.3.0_ifconv:13  %select_ln570_78 = select i1 %tmp_414, i54 %sub_ln461_78, i54 %zext_ln569_78

]]></Node>
<StgValue><ssdm name="select_ln570_78"/></StgValue>
</operation>

<operation id="5200" st_id="398" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.3.0_ifconv:14  %icmp_ln571_78 = icmp eq i63 %trunc_ln557_78, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_78"/></StgValue>
</operation>

<operation id="5201" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:15  %sub_ln575_78 = sub i12 1075, %zext_ln461_78

]]></Node>
<StgValue><ssdm name="sub_ln575_78"/></StgValue>
</operation>

<operation id="5202" st_id="398" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:16  %icmp_ln581_78 = icmp sgt i12 %sub_ln575_78, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_78"/></StgValue>
</operation>

<operation id="5203" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:17  %add_ln581_78 = add i12 -4, %sub_ln575_78

]]></Node>
<StgValue><ssdm name="add_ln581_78"/></StgValue>
</operation>

<operation id="5204" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:18  %sub_ln581_78 = sub i12 4, %sub_ln575_78

]]></Node>
<StgValue><ssdm name="sub_ln581_78"/></StgValue>
</operation>

<operation id="5205" st_id="398" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:19  %select_ln581_78 = select i1 %icmp_ln581_78, i12 %add_ln581_78, i12 %sub_ln581_78

]]></Node>
<StgValue><ssdm name="select_ln581_78"/></StgValue>
</operation>

<operation id="5206" st_id="398" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:21  %icmp_ln582_78 = icmp eq i12 %sub_ln575_78, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_78"/></StgValue>
</operation>

<operation id="5207" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.0_ifconv:22  %trunc_ln583_78 = trunc i54 %select_ln570_78 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_78"/></StgValue>
</operation>

<operation id="5208" st_id="398" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:23  %icmp_ln585_78 = icmp ult i12 %select_ln581_78, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_78"/></StgValue>
</operation>

<operation id="5209" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.0_ifconv:28  %bitcast_ln696_157 = bitcast float %v_assign_1_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_157"/></StgValue>
</operation>

<operation id="5210" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.0_ifconv:29  %tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_157, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="5211" st_id="398" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:30  %select_ln588_78 = select i1 %tmp_415, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_78"/></StgValue>
</operation>

<operation id="5212" st_id="398" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:32  %xor_ln571_78 = xor i1 %icmp_ln571_78, true

]]></Node>
<StgValue><ssdm name="xor_ln571_78"/></StgValue>
</operation>

<operation id="5213" st_id="398" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:33  %and_ln582_78 = and i1 %icmp_ln582_78, %xor_ln571_78

]]></Node>
<StgValue><ssdm name="and_ln582_78"/></StgValue>
</operation>

<operation id="5214" st_id="398" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:34  %select_ln582_78 = select i1 %and_ln582_78, i12 %trunc_ln583_78, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_78"/></StgValue>
</operation>

<operation id="5215" st_id="398" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:35  %or_ln582_78 = or i1 %icmp_ln571_78, %icmp_ln582_78

]]></Node>
<StgValue><ssdm name="or_ln582_78"/></StgValue>
</operation>

<operation id="5216" st_id="398" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:36  %xor_ln582_78 = xor i1 %or_ln582_78, true

]]></Node>
<StgValue><ssdm name="xor_ln582_78"/></StgValue>
</operation>

<operation id="5217" st_id="398" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:37  %and_ln581_78 = and i1 %icmp_ln581_78, %xor_ln582_78

]]></Node>
<StgValue><ssdm name="and_ln581_78"/></StgValue>
</operation>

<operation id="5218" st_id="398" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:38  %xor_ln585_78 = xor i1 %icmp_ln585_78, true

]]></Node>
<StgValue><ssdm name="xor_ln585_78"/></StgValue>
</operation>

<operation id="5219" st_id="398" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:39  %and_ln585_156 = and i1 %and_ln581_78, %xor_ln585_78

]]></Node>
<StgValue><ssdm name="and_ln585_156"/></StgValue>
</operation>

<operation id="5220" st_id="398" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:40  %select_ln585_156 = select i1 %and_ln585_156, i12 %select_ln588_78, i12 %select_ln582_78

]]></Node>
<StgValue><ssdm name="select_ln585_156"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="5221" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:20  %sext_ln581_78 = sext i12 %select_ln581_78 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_78"/></StgValue>
</operation>

<operation id="5222" st_id="399" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:24  %icmp_ln603_78 = icmp ult i12 %select_ln581_78, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_78"/></StgValue>
</operation>

<operation id="5223" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.0_ifconv:25  %zext_ln586_78 = zext i32 %sext_ln581_78 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_78"/></StgValue>
</operation>

<operation id="5224" st_id="399" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.0_ifconv:26  %ashr_ln586_78 = ashr i54 %select_ln570_78, %zext_ln586_78

]]></Node>
<StgValue><ssdm name="ashr_ln586_78"/></StgValue>
</operation>

<operation id="5225" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.0_ifconv:27  %trunc_ln586_78 = trunc i54 %ashr_ln586_78 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_78"/></StgValue>
</operation>

<operation id="5226" st_id="399" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:31  %shl_ln604_78 = shl i12 %trunc_ln583_78, %select_ln581_78

]]></Node>
<StgValue><ssdm name="shl_ln604_78"/></StgValue>
</operation>

<operation id="5227" st_id="399" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:41  %and_ln585_157 = and i1 %and_ln581_78, %icmp_ln585_78

]]></Node>
<StgValue><ssdm name="and_ln585_157"/></StgValue>
</operation>

<operation id="5228" st_id="399" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:42  %select_ln585_157 = select i1 %and_ln585_157, i12 %trunc_ln586_78, i12 %select_ln585_156

]]></Node>
<StgValue><ssdm name="select_ln585_157"/></StgValue>
</operation>

<operation id="5229" st_id="399" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:43  %or_ln581_78 = or i1 %or_ln582_78, %icmp_ln581_78

]]></Node>
<StgValue><ssdm name="or_ln581_78"/></StgValue>
</operation>

<operation id="5230" st_id="399" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:44  %xor_ln581_78 = xor i1 %or_ln581_78, true

]]></Node>
<StgValue><ssdm name="xor_ln581_78"/></StgValue>
</operation>

<operation id="5231" st_id="399" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.0_ifconv:45  %and_ln603_78 = and i1 %icmp_ln603_78, %xor_ln581_78

]]></Node>
<StgValue><ssdm name="and_ln603_78"/></StgValue>
</operation>

<operation id="5232" st_id="399" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.0_ifconv:46  %select_ln603_78 = select i1 %and_ln603_78, i12 %shl_ln604_78, i12 %select_ln585_157

]]></Node>
<StgValue><ssdm name="select_ln603_78"/></StgValue>
</operation>

<operation id="5233" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.3.0_ifconv:47  br i1 %and_ln71_25, label %79, label %._crit_edge.1.3.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5234" st_id="399" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4511" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_3_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_1_3_1"/></StgValue>
</operation>

<operation id="5235" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4512" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_3_1)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="5236" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4513" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.3.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="5237" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.3.1_ifconv:0  %has_hit_0_1_3_1 = phi i1 [ %tmp_416, %79 ], [ false, %._crit_edge.1.3.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_3_1"/></StgValue>
</operation>

<operation id="5238" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:1  %zext_ln76_79 = zext i1 %has_hit_0_1_3_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_79"/></StgValue>
</operation>

<operation id="5239" st_id="400" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.1_ifconv:2  %v_assign_1_3_1 = uitofp i32 %zext_ln76_79 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3_1"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="5240" st_id="401" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.1_ifconv:2  %v_assign_1_3_1 = uitofp i32 %zext_ln76_79 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3_1"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="5241" st_id="402" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.1_ifconv:3  %d_assign_1_3_1 = fpext float %v_assign_1_3_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3_1"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="5242" st_id="403" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.1_ifconv:3  %d_assign_1_3_1 = fpext float %v_assign_1_3_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3_1"/></StgValue>
</operation>

<operation id="5243" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.1_ifconv:4  %bitcast_ln696_158 = bitcast double %d_assign_1_3_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_158"/></StgValue>
</operation>

<operation id="5244" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.1_ifconv:5  %trunc_ln557_79 = trunc i64 %bitcast_ln696_158 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_79"/></StgValue>
</operation>

<operation id="5245" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.1_ifconv:6  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_158, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="5246" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.3.1_ifconv:7  %p_Result_112_3_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_158, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_3_1"/></StgValue>
</operation>

<operation id="5247" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.3.1_ifconv:8  %zext_ln461_79 = zext i11 %p_Result_112_3_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_79"/></StgValue>
</operation>

<operation id="5248" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.1_ifconv:9  %trunc_ln565_79 = trunc i64 %bitcast_ln696_158 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_79"/></StgValue>
</operation>

<operation id="5249" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.3.1_ifconv:10  %tmp_158 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_79)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="5250" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.3.1_ifconv:11  %zext_ln569_79 = zext i53 %tmp_158 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_79"/></StgValue>
</operation>

<operation id="5251" st_id="403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.1_ifconv:12  %sub_ln461_79 = sub i54 0, %zext_ln569_79

]]></Node>
<StgValue><ssdm name="sub_ln461_79"/></StgValue>
</operation>

<operation id="5252" st_id="403" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.3.1_ifconv:13  %select_ln570_79 = select i1 %tmp_417, i54 %sub_ln461_79, i54 %zext_ln569_79

]]></Node>
<StgValue><ssdm name="select_ln570_79"/></StgValue>
</operation>

<operation id="5253" st_id="403" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.3.1_ifconv:14  %icmp_ln571_79 = icmp eq i63 %trunc_ln557_79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_79"/></StgValue>
</operation>

<operation id="5254" st_id="403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:15  %sub_ln575_79 = sub i12 1075, %zext_ln461_79

]]></Node>
<StgValue><ssdm name="sub_ln575_79"/></StgValue>
</operation>

<operation id="5255" st_id="403" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:16  %icmp_ln581_79 = icmp sgt i12 %sub_ln575_79, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_79"/></StgValue>
</operation>

<operation id="5256" st_id="403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:17  %add_ln581_79 = add i12 -4, %sub_ln575_79

]]></Node>
<StgValue><ssdm name="add_ln581_79"/></StgValue>
</operation>

<operation id="5257" st_id="403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:18  %sub_ln581_79 = sub i12 4, %sub_ln575_79

]]></Node>
<StgValue><ssdm name="sub_ln581_79"/></StgValue>
</operation>

<operation id="5258" st_id="403" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:19  %select_ln581_79 = select i1 %icmp_ln581_79, i12 %add_ln581_79, i12 %sub_ln581_79

]]></Node>
<StgValue><ssdm name="select_ln581_79"/></StgValue>
</operation>

<operation id="5259" st_id="403" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:21  %icmp_ln582_79 = icmp eq i12 %sub_ln575_79, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_79"/></StgValue>
</operation>

<operation id="5260" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.1_ifconv:22  %trunc_ln583_79 = trunc i54 %select_ln570_79 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_79"/></StgValue>
</operation>

<operation id="5261" st_id="403" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:23  %icmp_ln585_79 = icmp ult i12 %select_ln581_79, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_79"/></StgValue>
</operation>

<operation id="5262" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.1_ifconv:28  %bitcast_ln696_159 = bitcast float %v_assign_1_3_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_159"/></StgValue>
</operation>

<operation id="5263" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.1_ifconv:29  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_159, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="5264" st_id="403" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:30  %select_ln588_79 = select i1 %tmp_418, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_79"/></StgValue>
</operation>

<operation id="5265" st_id="403" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:32  %xor_ln571_79 = xor i1 %icmp_ln571_79, true

]]></Node>
<StgValue><ssdm name="xor_ln571_79"/></StgValue>
</operation>

<operation id="5266" st_id="403" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:33  %and_ln582_79 = and i1 %icmp_ln582_79, %xor_ln571_79

]]></Node>
<StgValue><ssdm name="and_ln582_79"/></StgValue>
</operation>

<operation id="5267" st_id="403" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:34  %select_ln582_79 = select i1 %and_ln582_79, i12 %trunc_ln583_79, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_79"/></StgValue>
</operation>

<operation id="5268" st_id="403" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:35  %or_ln582_79 = or i1 %icmp_ln571_79, %icmp_ln582_79

]]></Node>
<StgValue><ssdm name="or_ln582_79"/></StgValue>
</operation>

<operation id="5269" st_id="403" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:36  %xor_ln582_79 = xor i1 %or_ln582_79, true

]]></Node>
<StgValue><ssdm name="xor_ln582_79"/></StgValue>
</operation>

<operation id="5270" st_id="403" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:37  %and_ln581_79 = and i1 %icmp_ln581_79, %xor_ln582_79

]]></Node>
<StgValue><ssdm name="and_ln581_79"/></StgValue>
</operation>

<operation id="5271" st_id="403" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:38  %xor_ln585_79 = xor i1 %icmp_ln585_79, true

]]></Node>
<StgValue><ssdm name="xor_ln585_79"/></StgValue>
</operation>

<operation id="5272" st_id="403" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:39  %and_ln585_158 = and i1 %and_ln581_79, %xor_ln585_79

]]></Node>
<StgValue><ssdm name="and_ln585_158"/></StgValue>
</operation>

<operation id="5273" st_id="403" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:40  %select_ln585_158 = select i1 %and_ln585_158, i12 %select_ln588_79, i12 %select_ln582_79

]]></Node>
<StgValue><ssdm name="select_ln585_158"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="5274" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:20  %sext_ln581_79 = sext i12 %select_ln581_79 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_79"/></StgValue>
</operation>

<operation id="5275" st_id="404" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:24  %icmp_ln603_79 = icmp ult i12 %select_ln581_79, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_79"/></StgValue>
</operation>

<operation id="5276" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.1_ifconv:25  %zext_ln586_79 = zext i32 %sext_ln581_79 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_79"/></StgValue>
</operation>

<operation id="5277" st_id="404" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.1_ifconv:26  %ashr_ln586_79 = ashr i54 %select_ln570_79, %zext_ln586_79

]]></Node>
<StgValue><ssdm name="ashr_ln586_79"/></StgValue>
</operation>

<operation id="5278" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.1_ifconv:27  %trunc_ln586_79 = trunc i54 %ashr_ln586_79 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_79"/></StgValue>
</operation>

<operation id="5279" st_id="404" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:31  %shl_ln604_79 = shl i12 %trunc_ln583_79, %select_ln581_79

]]></Node>
<StgValue><ssdm name="shl_ln604_79"/></StgValue>
</operation>

<operation id="5280" st_id="404" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:41  %and_ln585_159 = and i1 %and_ln581_79, %icmp_ln585_79

]]></Node>
<StgValue><ssdm name="and_ln585_159"/></StgValue>
</operation>

<operation id="5281" st_id="404" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:42  %select_ln585_159 = select i1 %and_ln585_159, i12 %trunc_ln586_79, i12 %select_ln585_158

]]></Node>
<StgValue><ssdm name="select_ln585_159"/></StgValue>
</operation>

<operation id="5282" st_id="404" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:43  %or_ln581_79 = or i1 %or_ln582_79, %icmp_ln581_79

]]></Node>
<StgValue><ssdm name="or_ln581_79"/></StgValue>
</operation>

<operation id="5283" st_id="404" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:44  %xor_ln581_79 = xor i1 %or_ln581_79, true

]]></Node>
<StgValue><ssdm name="xor_ln581_79"/></StgValue>
</operation>

<operation id="5284" st_id="404" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.1_ifconv:45  %and_ln603_79 = and i1 %icmp_ln603_79, %xor_ln581_79

]]></Node>
<StgValue><ssdm name="and_ln603_79"/></StgValue>
</operation>

<operation id="5285" st_id="404" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.1_ifconv:46  %select_ln603_79 = select i1 %and_ln603_79, i12 %shl_ln604_79, i12 %select_ln585_159

]]></Node>
<StgValue><ssdm name="select_ln603_79"/></StgValue>
</operation>

<operation id="5286" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.3.1_ifconv:47  br i1 %and_ln71_25, label %80, label %._crit_edge.1.3.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5287" st_id="404" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4564" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_3_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_1_3_2"/></StgValue>
</operation>

<operation id="5288" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4565" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_3_2)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="5289" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4566" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.3.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="5290" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.3.2_ifconv:0  %has_hit_0_1_3_2 = phi i1 [ %tmp_419, %80 ], [ false, %._crit_edge.1.3.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_3_2"/></StgValue>
</operation>

<operation id="5291" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:1  %zext_ln76_80 = zext i1 %has_hit_0_1_3_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_80"/></StgValue>
</operation>

<operation id="5292" st_id="405" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.2_ifconv:2  %v_assign_1_3_2 = uitofp i32 %zext_ln76_80 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3_2"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="5293" st_id="406" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.2_ifconv:2  %v_assign_1_3_2 = uitofp i32 %zext_ln76_80 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3_2"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="5294" st_id="407" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.2_ifconv:3  %d_assign_1_3_2 = fpext float %v_assign_1_3_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3_2"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="5295" st_id="408" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.2_ifconv:3  %d_assign_1_3_2 = fpext float %v_assign_1_3_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3_2"/></StgValue>
</operation>

<operation id="5296" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.2_ifconv:4  %bitcast_ln696_160 = bitcast double %d_assign_1_3_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_160"/></StgValue>
</operation>

<operation id="5297" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.2_ifconv:5  %trunc_ln557_80 = trunc i64 %bitcast_ln696_160 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_80"/></StgValue>
</operation>

<operation id="5298" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.2_ifconv:6  %tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_160, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="5299" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.3.2_ifconv:7  %p_Result_112_3_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_160, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_3_2"/></StgValue>
</operation>

<operation id="5300" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.3.2_ifconv:8  %zext_ln461_80 = zext i11 %p_Result_112_3_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_80"/></StgValue>
</operation>

<operation id="5301" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.2_ifconv:9  %trunc_ln565_80 = trunc i64 %bitcast_ln696_160 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_80"/></StgValue>
</operation>

<operation id="5302" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.3.2_ifconv:10  %tmp_160 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_80)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="5303" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.3.2_ifconv:11  %zext_ln569_80 = zext i53 %tmp_160 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_80"/></StgValue>
</operation>

<operation id="5304" st_id="408" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.2_ifconv:12  %sub_ln461_80 = sub i54 0, %zext_ln569_80

]]></Node>
<StgValue><ssdm name="sub_ln461_80"/></StgValue>
</operation>

<operation id="5305" st_id="408" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.3.2_ifconv:13  %select_ln570_80 = select i1 %tmp_420, i54 %sub_ln461_80, i54 %zext_ln569_80

]]></Node>
<StgValue><ssdm name="select_ln570_80"/></StgValue>
</operation>

<operation id="5306" st_id="408" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.3.2_ifconv:14  %icmp_ln571_80 = icmp eq i63 %trunc_ln557_80, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_80"/></StgValue>
</operation>

<operation id="5307" st_id="408" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:15  %sub_ln575_80 = sub i12 1075, %zext_ln461_80

]]></Node>
<StgValue><ssdm name="sub_ln575_80"/></StgValue>
</operation>

<operation id="5308" st_id="408" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:16  %icmp_ln581_80 = icmp sgt i12 %sub_ln575_80, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_80"/></StgValue>
</operation>

<operation id="5309" st_id="408" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:17  %add_ln581_80 = add i12 -4, %sub_ln575_80

]]></Node>
<StgValue><ssdm name="add_ln581_80"/></StgValue>
</operation>

<operation id="5310" st_id="408" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:18  %sub_ln581_80 = sub i12 4, %sub_ln575_80

]]></Node>
<StgValue><ssdm name="sub_ln581_80"/></StgValue>
</operation>

<operation id="5311" st_id="408" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:19  %select_ln581_80 = select i1 %icmp_ln581_80, i12 %add_ln581_80, i12 %sub_ln581_80

]]></Node>
<StgValue><ssdm name="select_ln581_80"/></StgValue>
</operation>

<operation id="5312" st_id="408" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:21  %icmp_ln582_80 = icmp eq i12 %sub_ln575_80, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_80"/></StgValue>
</operation>

<operation id="5313" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.2_ifconv:22  %trunc_ln583_80 = trunc i54 %select_ln570_80 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_80"/></StgValue>
</operation>

<operation id="5314" st_id="408" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:23  %icmp_ln585_80 = icmp ult i12 %select_ln581_80, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_80"/></StgValue>
</operation>

<operation id="5315" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.2_ifconv:28  %bitcast_ln696_161 = bitcast float %v_assign_1_3_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_161"/></StgValue>
</operation>

<operation id="5316" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.2_ifconv:29  %tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_161, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="5317" st_id="408" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:30  %select_ln588_80 = select i1 %tmp_421, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_80"/></StgValue>
</operation>

<operation id="5318" st_id="408" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:32  %xor_ln571_80 = xor i1 %icmp_ln571_80, true

]]></Node>
<StgValue><ssdm name="xor_ln571_80"/></StgValue>
</operation>

<operation id="5319" st_id="408" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:33  %and_ln582_80 = and i1 %icmp_ln582_80, %xor_ln571_80

]]></Node>
<StgValue><ssdm name="and_ln582_80"/></StgValue>
</operation>

<operation id="5320" st_id="408" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:34  %select_ln582_80 = select i1 %and_ln582_80, i12 %trunc_ln583_80, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_80"/></StgValue>
</operation>

<operation id="5321" st_id="408" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:35  %or_ln582_80 = or i1 %icmp_ln571_80, %icmp_ln582_80

]]></Node>
<StgValue><ssdm name="or_ln582_80"/></StgValue>
</operation>

<operation id="5322" st_id="408" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:36  %xor_ln582_80 = xor i1 %or_ln582_80, true

]]></Node>
<StgValue><ssdm name="xor_ln582_80"/></StgValue>
</operation>

<operation id="5323" st_id="408" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:37  %and_ln581_80 = and i1 %icmp_ln581_80, %xor_ln582_80

]]></Node>
<StgValue><ssdm name="and_ln581_80"/></StgValue>
</operation>

<operation id="5324" st_id="408" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:38  %xor_ln585_80 = xor i1 %icmp_ln585_80, true

]]></Node>
<StgValue><ssdm name="xor_ln585_80"/></StgValue>
</operation>

<operation id="5325" st_id="408" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:39  %and_ln585_160 = and i1 %and_ln581_80, %xor_ln585_80

]]></Node>
<StgValue><ssdm name="and_ln585_160"/></StgValue>
</operation>

<operation id="5326" st_id="408" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:40  %select_ln585_160 = select i1 %and_ln585_160, i12 %select_ln588_80, i12 %select_ln582_80

]]></Node>
<StgValue><ssdm name="select_ln585_160"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="5327" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:20  %sext_ln581_80 = sext i12 %select_ln581_80 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_80"/></StgValue>
</operation>

<operation id="5328" st_id="409" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:24  %icmp_ln603_80 = icmp ult i12 %select_ln581_80, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_80"/></StgValue>
</operation>

<operation id="5329" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.2_ifconv:25  %zext_ln586_80 = zext i32 %sext_ln581_80 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_80"/></StgValue>
</operation>

<operation id="5330" st_id="409" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.2_ifconv:26  %ashr_ln586_80 = ashr i54 %select_ln570_80, %zext_ln586_80

]]></Node>
<StgValue><ssdm name="ashr_ln586_80"/></StgValue>
</operation>

<operation id="5331" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.2_ifconv:27  %trunc_ln586_80 = trunc i54 %ashr_ln586_80 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_80"/></StgValue>
</operation>

<operation id="5332" st_id="409" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:31  %shl_ln604_80 = shl i12 %trunc_ln583_80, %select_ln581_80

]]></Node>
<StgValue><ssdm name="shl_ln604_80"/></StgValue>
</operation>

<operation id="5333" st_id="409" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:41  %and_ln585_161 = and i1 %and_ln581_80, %icmp_ln585_80

]]></Node>
<StgValue><ssdm name="and_ln585_161"/></StgValue>
</operation>

<operation id="5334" st_id="409" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:42  %select_ln585_161 = select i1 %and_ln585_161, i12 %trunc_ln586_80, i12 %select_ln585_160

]]></Node>
<StgValue><ssdm name="select_ln585_161"/></StgValue>
</operation>

<operation id="5335" st_id="409" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:43  %or_ln581_80 = or i1 %or_ln582_80, %icmp_ln581_80

]]></Node>
<StgValue><ssdm name="or_ln581_80"/></StgValue>
</operation>

<operation id="5336" st_id="409" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:44  %xor_ln581_80 = xor i1 %or_ln581_80, true

]]></Node>
<StgValue><ssdm name="xor_ln581_80"/></StgValue>
</operation>

<operation id="5337" st_id="409" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.2_ifconv:45  %and_ln603_80 = and i1 %icmp_ln603_80, %xor_ln581_80

]]></Node>
<StgValue><ssdm name="and_ln603_80"/></StgValue>
</operation>

<operation id="5338" st_id="409" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.2_ifconv:46  %select_ln603_80 = select i1 %and_ln603_80, i12 %shl_ln604_80, i12 %select_ln585_161

]]></Node>
<StgValue><ssdm name="select_ln603_80"/></StgValue>
</operation>

<operation id="5339" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.3.2_ifconv:47  br i1 %and_ln71_25, label %81, label %._crit_edge.1.3.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5340" st_id="409" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4617" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_3_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_1_3_3"/></StgValue>
</operation>

<operation id="5341" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4618" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_3_3)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="5342" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4619" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.3.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="5343" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.3.3_ifconv:0  %has_hit_0_1_3_3 = phi i1 [ %tmp_422, %81 ], [ false, %._crit_edge.1.3.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_3_3"/></StgValue>
</operation>

<operation id="5344" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:1  %zext_ln76_81 = zext i1 %has_hit_0_1_3_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_81"/></StgValue>
</operation>

<operation id="5345" st_id="410" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.3_ifconv:2  %v_assign_1_3_3 = uitofp i32 %zext_ln76_81 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3_3"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="5346" st_id="411" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.3_ifconv:2  %v_assign_1_3_3 = uitofp i32 %zext_ln76_81 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3_3"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="5347" st_id="412" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.3_ifconv:3  %d_assign_1_3_3 = fpext float %v_assign_1_3_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3_3"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="5348" st_id="413" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.3_ifconv:3  %d_assign_1_3_3 = fpext float %v_assign_1_3_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3_3"/></StgValue>
</operation>

<operation id="5349" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.3_ifconv:4  %bitcast_ln696_162 = bitcast double %d_assign_1_3_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_162"/></StgValue>
</operation>

<operation id="5350" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.3_ifconv:5  %trunc_ln557_81 = trunc i64 %bitcast_ln696_162 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_81"/></StgValue>
</operation>

<operation id="5351" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.3_ifconv:6  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_162, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="5352" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.3.3_ifconv:7  %p_Result_112_3_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_162, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_3_3"/></StgValue>
</operation>

<operation id="5353" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.3.3_ifconv:8  %zext_ln461_81 = zext i11 %p_Result_112_3_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_81"/></StgValue>
</operation>

<operation id="5354" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.3_ifconv:9  %trunc_ln565_81 = trunc i64 %bitcast_ln696_162 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_81"/></StgValue>
</operation>

<operation id="5355" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.3.3_ifconv:10  %tmp_162 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_81)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="5356" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.3.3_ifconv:11  %zext_ln569_81 = zext i53 %tmp_162 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_81"/></StgValue>
</operation>

<operation id="5357" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.3_ifconv:12  %sub_ln461_81 = sub i54 0, %zext_ln569_81

]]></Node>
<StgValue><ssdm name="sub_ln461_81"/></StgValue>
</operation>

<operation id="5358" st_id="413" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.3.3_ifconv:13  %select_ln570_81 = select i1 %tmp_423, i54 %sub_ln461_81, i54 %zext_ln569_81

]]></Node>
<StgValue><ssdm name="select_ln570_81"/></StgValue>
</operation>

<operation id="5359" st_id="413" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.3.3_ifconv:14  %icmp_ln571_81 = icmp eq i63 %trunc_ln557_81, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_81"/></StgValue>
</operation>

<operation id="5360" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:15  %sub_ln575_81 = sub i12 1075, %zext_ln461_81

]]></Node>
<StgValue><ssdm name="sub_ln575_81"/></StgValue>
</operation>

<operation id="5361" st_id="413" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:16  %icmp_ln581_81 = icmp sgt i12 %sub_ln575_81, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_81"/></StgValue>
</operation>

<operation id="5362" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:17  %add_ln581_81 = add i12 -4, %sub_ln575_81

]]></Node>
<StgValue><ssdm name="add_ln581_81"/></StgValue>
</operation>

<operation id="5363" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:18  %sub_ln581_81 = sub i12 4, %sub_ln575_81

]]></Node>
<StgValue><ssdm name="sub_ln581_81"/></StgValue>
</operation>

<operation id="5364" st_id="413" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:19  %select_ln581_81 = select i1 %icmp_ln581_81, i12 %add_ln581_81, i12 %sub_ln581_81

]]></Node>
<StgValue><ssdm name="select_ln581_81"/></StgValue>
</operation>

<operation id="5365" st_id="413" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:21  %icmp_ln582_81 = icmp eq i12 %sub_ln575_81, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_81"/></StgValue>
</operation>

<operation id="5366" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.3_ifconv:22  %trunc_ln583_81 = trunc i54 %select_ln570_81 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_81"/></StgValue>
</operation>

<operation id="5367" st_id="413" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:23  %icmp_ln585_81 = icmp ult i12 %select_ln581_81, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_81"/></StgValue>
</operation>

<operation id="5368" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.3_ifconv:28  %bitcast_ln696_163 = bitcast float %v_assign_1_3_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_163"/></StgValue>
</operation>

<operation id="5369" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.3_ifconv:29  %tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_163, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="5370" st_id="413" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:30  %select_ln588_81 = select i1 %tmp_424, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_81"/></StgValue>
</operation>

<operation id="5371" st_id="413" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:32  %xor_ln571_81 = xor i1 %icmp_ln571_81, true

]]></Node>
<StgValue><ssdm name="xor_ln571_81"/></StgValue>
</operation>

<operation id="5372" st_id="413" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:33  %and_ln582_81 = and i1 %icmp_ln582_81, %xor_ln571_81

]]></Node>
<StgValue><ssdm name="and_ln582_81"/></StgValue>
</operation>

<operation id="5373" st_id="413" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:34  %select_ln582_81 = select i1 %and_ln582_81, i12 %trunc_ln583_81, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_81"/></StgValue>
</operation>

<operation id="5374" st_id="413" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:35  %or_ln582_81 = or i1 %icmp_ln571_81, %icmp_ln582_81

]]></Node>
<StgValue><ssdm name="or_ln582_81"/></StgValue>
</operation>

<operation id="5375" st_id="413" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:36  %xor_ln582_81 = xor i1 %or_ln582_81, true

]]></Node>
<StgValue><ssdm name="xor_ln582_81"/></StgValue>
</operation>

<operation id="5376" st_id="413" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:37  %and_ln581_81 = and i1 %icmp_ln581_81, %xor_ln582_81

]]></Node>
<StgValue><ssdm name="and_ln581_81"/></StgValue>
</operation>

<operation id="5377" st_id="413" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:38  %xor_ln585_81 = xor i1 %icmp_ln585_81, true

]]></Node>
<StgValue><ssdm name="xor_ln585_81"/></StgValue>
</operation>

<operation id="5378" st_id="413" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:39  %and_ln585_162 = and i1 %and_ln581_81, %xor_ln585_81

]]></Node>
<StgValue><ssdm name="and_ln585_162"/></StgValue>
</operation>

<operation id="5379" st_id="413" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:40  %select_ln585_162 = select i1 %and_ln585_162, i12 %select_ln588_81, i12 %select_ln582_81

]]></Node>
<StgValue><ssdm name="select_ln585_162"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="5380" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:20  %sext_ln581_81 = sext i12 %select_ln581_81 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_81"/></StgValue>
</operation>

<operation id="5381" st_id="414" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:24  %icmp_ln603_81 = icmp ult i12 %select_ln581_81, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_81"/></StgValue>
</operation>

<operation id="5382" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.3_ifconv:25  %zext_ln586_81 = zext i32 %sext_ln581_81 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_81"/></StgValue>
</operation>

<operation id="5383" st_id="414" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.3_ifconv:26  %ashr_ln586_81 = ashr i54 %select_ln570_81, %zext_ln586_81

]]></Node>
<StgValue><ssdm name="ashr_ln586_81"/></StgValue>
</operation>

<operation id="5384" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.3_ifconv:27  %trunc_ln586_81 = trunc i54 %ashr_ln586_81 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_81"/></StgValue>
</operation>

<operation id="5385" st_id="414" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:31  %shl_ln604_81 = shl i12 %trunc_ln583_81, %select_ln581_81

]]></Node>
<StgValue><ssdm name="shl_ln604_81"/></StgValue>
</operation>

<operation id="5386" st_id="414" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:41  %and_ln585_163 = and i1 %and_ln581_81, %icmp_ln585_81

]]></Node>
<StgValue><ssdm name="and_ln585_163"/></StgValue>
</operation>

<operation id="5387" st_id="414" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:42  %select_ln585_163 = select i1 %and_ln585_163, i12 %trunc_ln586_81, i12 %select_ln585_162

]]></Node>
<StgValue><ssdm name="select_ln585_163"/></StgValue>
</operation>

<operation id="5388" st_id="414" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:43  %or_ln581_81 = or i1 %or_ln582_81, %icmp_ln581_81

]]></Node>
<StgValue><ssdm name="or_ln581_81"/></StgValue>
</operation>

<operation id="5389" st_id="414" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:44  %xor_ln581_81 = xor i1 %or_ln581_81, true

]]></Node>
<StgValue><ssdm name="xor_ln581_81"/></StgValue>
</operation>

<operation id="5390" st_id="414" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.3_ifconv:45  %and_ln603_81 = and i1 %icmp_ln603_81, %xor_ln581_81

]]></Node>
<StgValue><ssdm name="and_ln603_81"/></StgValue>
</operation>

<operation id="5391" st_id="414" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.3_ifconv:46  %select_ln603_81 = select i1 %and_ln603_81, i12 %shl_ln604_81, i12 %select_ln585_163

]]></Node>
<StgValue><ssdm name="select_ln603_81"/></StgValue>
</operation>

<operation id="5392" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.3.3_ifconv:47  br i1 %and_ln71_25, label %82, label %._crit_edge.1.3.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5393" st_id="414" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4670" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_3_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_1_3_4"/></StgValue>
</operation>

<operation id="5394" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4671" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_3_4)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="5395" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4672" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.3.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="5396" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.3.4_ifconv:0  %has_hit_0_1_3_4 = phi i1 [ %tmp_425, %82 ], [ false, %._crit_edge.1.3.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_3_4"/></StgValue>
</operation>

<operation id="5397" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:1  %zext_ln76_82 = zext i1 %has_hit_0_1_3_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_82"/></StgValue>
</operation>

<operation id="5398" st_id="415" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.4_ifconv:2  %v_assign_1_3_4 = uitofp i32 %zext_ln76_82 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3_4"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="5399" st_id="416" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.4_ifconv:2  %v_assign_1_3_4 = uitofp i32 %zext_ln76_82 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3_4"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="5400" st_id="417" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.4_ifconv:3  %d_assign_1_3_4 = fpext float %v_assign_1_3_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3_4"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="5401" st_id="418" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.4_ifconv:3  %d_assign_1_3_4 = fpext float %v_assign_1_3_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3_4"/></StgValue>
</operation>

<operation id="5402" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.4_ifconv:4  %bitcast_ln696_164 = bitcast double %d_assign_1_3_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_164"/></StgValue>
</operation>

<operation id="5403" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.4_ifconv:5  %trunc_ln557_82 = trunc i64 %bitcast_ln696_164 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_82"/></StgValue>
</operation>

<operation id="5404" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.4_ifconv:6  %tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_164, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="5405" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.3.4_ifconv:7  %p_Result_112_3_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_164, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_3_4"/></StgValue>
</operation>

<operation id="5406" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.3.4_ifconv:8  %zext_ln461_82 = zext i11 %p_Result_112_3_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_82"/></StgValue>
</operation>

<operation id="5407" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.4_ifconv:9  %trunc_ln565_82 = trunc i64 %bitcast_ln696_164 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_82"/></StgValue>
</operation>

<operation id="5408" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.3.4_ifconv:10  %tmp_164 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_82)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="5409" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.3.4_ifconv:11  %zext_ln569_82 = zext i53 %tmp_164 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_82"/></StgValue>
</operation>

<operation id="5410" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.4_ifconv:12  %sub_ln461_82 = sub i54 0, %zext_ln569_82

]]></Node>
<StgValue><ssdm name="sub_ln461_82"/></StgValue>
</operation>

<operation id="5411" st_id="418" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.3.4_ifconv:13  %select_ln570_82 = select i1 %tmp_426, i54 %sub_ln461_82, i54 %zext_ln569_82

]]></Node>
<StgValue><ssdm name="select_ln570_82"/></StgValue>
</operation>

<operation id="5412" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.3.4_ifconv:14  %icmp_ln571_82 = icmp eq i63 %trunc_ln557_82, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_82"/></StgValue>
</operation>

<operation id="5413" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:15  %sub_ln575_82 = sub i12 1075, %zext_ln461_82

]]></Node>
<StgValue><ssdm name="sub_ln575_82"/></StgValue>
</operation>

<operation id="5414" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:16  %icmp_ln581_82 = icmp sgt i12 %sub_ln575_82, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_82"/></StgValue>
</operation>

<operation id="5415" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:17  %add_ln581_82 = add i12 -4, %sub_ln575_82

]]></Node>
<StgValue><ssdm name="add_ln581_82"/></StgValue>
</operation>

<operation id="5416" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:18  %sub_ln581_82 = sub i12 4, %sub_ln575_82

]]></Node>
<StgValue><ssdm name="sub_ln581_82"/></StgValue>
</operation>

<operation id="5417" st_id="418" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:19  %select_ln581_82 = select i1 %icmp_ln581_82, i12 %add_ln581_82, i12 %sub_ln581_82

]]></Node>
<StgValue><ssdm name="select_ln581_82"/></StgValue>
</operation>

<operation id="5418" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:21  %icmp_ln582_82 = icmp eq i12 %sub_ln575_82, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_82"/></StgValue>
</operation>

<operation id="5419" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.4_ifconv:22  %trunc_ln583_82 = trunc i54 %select_ln570_82 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_82"/></StgValue>
</operation>

<operation id="5420" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:23  %icmp_ln585_82 = icmp ult i12 %select_ln581_82, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_82"/></StgValue>
</operation>

<operation id="5421" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.4_ifconv:28  %bitcast_ln696_165 = bitcast float %v_assign_1_3_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_165"/></StgValue>
</operation>

<operation id="5422" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.4_ifconv:29  %tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_165, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="5423" st_id="418" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:30  %select_ln588_82 = select i1 %tmp_427, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_82"/></StgValue>
</operation>

<operation id="5424" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:32  %xor_ln571_82 = xor i1 %icmp_ln571_82, true

]]></Node>
<StgValue><ssdm name="xor_ln571_82"/></StgValue>
</operation>

<operation id="5425" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:33  %and_ln582_82 = and i1 %icmp_ln582_82, %xor_ln571_82

]]></Node>
<StgValue><ssdm name="and_ln582_82"/></StgValue>
</operation>

<operation id="5426" st_id="418" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:34  %select_ln582_82 = select i1 %and_ln582_82, i12 %trunc_ln583_82, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_82"/></StgValue>
</operation>

<operation id="5427" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:35  %or_ln582_82 = or i1 %icmp_ln571_82, %icmp_ln582_82

]]></Node>
<StgValue><ssdm name="or_ln582_82"/></StgValue>
</operation>

<operation id="5428" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:36  %xor_ln582_82 = xor i1 %or_ln582_82, true

]]></Node>
<StgValue><ssdm name="xor_ln582_82"/></StgValue>
</operation>

<operation id="5429" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:37  %and_ln581_82 = and i1 %icmp_ln581_82, %xor_ln582_82

]]></Node>
<StgValue><ssdm name="and_ln581_82"/></StgValue>
</operation>

<operation id="5430" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:38  %xor_ln585_82 = xor i1 %icmp_ln585_82, true

]]></Node>
<StgValue><ssdm name="xor_ln585_82"/></StgValue>
</operation>

<operation id="5431" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:39  %and_ln585_164 = and i1 %and_ln581_82, %xor_ln585_82

]]></Node>
<StgValue><ssdm name="and_ln585_164"/></StgValue>
</operation>

<operation id="5432" st_id="418" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:40  %select_ln585_164 = select i1 %and_ln585_164, i12 %select_ln588_82, i12 %select_ln582_82

]]></Node>
<StgValue><ssdm name="select_ln585_164"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="5433" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:20  %sext_ln581_82 = sext i12 %select_ln581_82 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_82"/></StgValue>
</operation>

<operation id="5434" st_id="419" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:24  %icmp_ln603_82 = icmp ult i12 %select_ln581_82, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_82"/></StgValue>
</operation>

<operation id="5435" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.4_ifconv:25  %zext_ln586_82 = zext i32 %sext_ln581_82 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_82"/></StgValue>
</operation>

<operation id="5436" st_id="419" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.4_ifconv:26  %ashr_ln586_82 = ashr i54 %select_ln570_82, %zext_ln586_82

]]></Node>
<StgValue><ssdm name="ashr_ln586_82"/></StgValue>
</operation>

<operation id="5437" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.4_ifconv:27  %trunc_ln586_82 = trunc i54 %ashr_ln586_82 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_82"/></StgValue>
</operation>

<operation id="5438" st_id="419" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:31  %shl_ln604_82 = shl i12 %trunc_ln583_82, %select_ln581_82

]]></Node>
<StgValue><ssdm name="shl_ln604_82"/></StgValue>
</operation>

<operation id="5439" st_id="419" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:41  %and_ln585_165 = and i1 %and_ln581_82, %icmp_ln585_82

]]></Node>
<StgValue><ssdm name="and_ln585_165"/></StgValue>
</operation>

<operation id="5440" st_id="419" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:42  %select_ln585_165 = select i1 %and_ln585_165, i12 %trunc_ln586_82, i12 %select_ln585_164

]]></Node>
<StgValue><ssdm name="select_ln585_165"/></StgValue>
</operation>

<operation id="5441" st_id="419" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:43  %or_ln581_82 = or i1 %or_ln582_82, %icmp_ln581_82

]]></Node>
<StgValue><ssdm name="or_ln581_82"/></StgValue>
</operation>

<operation id="5442" st_id="419" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:44  %xor_ln581_82 = xor i1 %or_ln581_82, true

]]></Node>
<StgValue><ssdm name="xor_ln581_82"/></StgValue>
</operation>

<operation id="5443" st_id="419" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.4_ifconv:45  %and_ln603_82 = and i1 %icmp_ln603_82, %xor_ln581_82

]]></Node>
<StgValue><ssdm name="and_ln603_82"/></StgValue>
</operation>

<operation id="5444" st_id="419" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.4_ifconv:46  %select_ln603_82 = select i1 %and_ln603_82, i12 %shl_ln604_82, i12 %select_ln585_165

]]></Node>
<StgValue><ssdm name="select_ln603_82"/></StgValue>
</operation>

<operation id="5445" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.3.4_ifconv:47  br i1 %and_ln71_25, label %83, label %._crit_edge.1.3.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5446" st_id="419" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_3_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_1_3_5"/></StgValue>
</operation>

<operation id="5447" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4724" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_3_5)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="5448" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4725" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.3.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="5449" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.3.5_ifconv:0  %has_hit_0_1_3_5 = phi i1 [ %tmp_428, %83 ], [ false, %._crit_edge.1.3.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_3_5"/></StgValue>
</operation>

<operation id="5450" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:1  %zext_ln76_83 = zext i1 %has_hit_0_1_3_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_83"/></StgValue>
</operation>

<operation id="5451" st_id="420" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.5_ifconv:2  %v_assign_1_3_5 = uitofp i32 %zext_ln76_83 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3_5"/></StgValue>
</operation>

<operation id="5452" st_id="420" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:47  %and_ln71_26 = and i1 %and_ln71_9, %and_ln71_21

]]></Node>
<StgValue><ssdm name="and_ln71_26"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="5453" st_id="421" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.5_ifconv:2  %v_assign_1_3_5 = uitofp i32 %zext_ln76_83 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_3_5"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="5454" st_id="422" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.5_ifconv:3  %d_assign_1_3_5 = fpext float %v_assign_1_3_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3_5"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="5455" st_id="423" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.5_ifconv:3  %d_assign_1_3_5 = fpext float %v_assign_1_3_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_3_5"/></StgValue>
</operation>

<operation id="5456" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.5_ifconv:4  %bitcast_ln696_166 = bitcast double %d_assign_1_3_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_166"/></StgValue>
</operation>

<operation id="5457" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.5_ifconv:5  %trunc_ln557_83 = trunc i64 %bitcast_ln696_166 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_83"/></StgValue>
</operation>

<operation id="5458" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.5_ifconv:6  %tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_166, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="5459" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.3.5_ifconv:7  %p_Result_112_3_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_166, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_3_5"/></StgValue>
</operation>

<operation id="5460" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.3.5_ifconv:8  %zext_ln461_83 = zext i11 %p_Result_112_3_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_83"/></StgValue>
</operation>

<operation id="5461" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.3.5_ifconv:9  %trunc_ln565_83 = trunc i64 %bitcast_ln696_166 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_83"/></StgValue>
</operation>

<operation id="5462" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.3.5_ifconv:10  %tmp_166 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_83)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="5463" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.3.5_ifconv:11  %zext_ln569_83 = zext i53 %tmp_166 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_83"/></StgValue>
</operation>

<operation id="5464" st_id="423" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.5_ifconv:12  %sub_ln461_83 = sub i54 0, %zext_ln569_83

]]></Node>
<StgValue><ssdm name="sub_ln461_83"/></StgValue>
</operation>

<operation id="5465" st_id="423" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.3.5_ifconv:13  %select_ln570_83 = select i1 %tmp_429, i54 %sub_ln461_83, i54 %zext_ln569_83

]]></Node>
<StgValue><ssdm name="select_ln570_83"/></StgValue>
</operation>

<operation id="5466" st_id="423" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.3.5_ifconv:14  %icmp_ln571_83 = icmp eq i63 %trunc_ln557_83, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_83"/></StgValue>
</operation>

<operation id="5467" st_id="423" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:15  %sub_ln575_83 = sub i12 1075, %zext_ln461_83

]]></Node>
<StgValue><ssdm name="sub_ln575_83"/></StgValue>
</operation>

<operation id="5468" st_id="423" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:16  %icmp_ln581_83 = icmp sgt i12 %sub_ln575_83, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_83"/></StgValue>
</operation>

<operation id="5469" st_id="423" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:17  %add_ln581_83 = add i12 -4, %sub_ln575_83

]]></Node>
<StgValue><ssdm name="add_ln581_83"/></StgValue>
</operation>

<operation id="5470" st_id="423" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:18  %sub_ln581_83 = sub i12 4, %sub_ln575_83

]]></Node>
<StgValue><ssdm name="sub_ln581_83"/></StgValue>
</operation>

<operation id="5471" st_id="423" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:19  %select_ln581_83 = select i1 %icmp_ln581_83, i12 %add_ln581_83, i12 %sub_ln581_83

]]></Node>
<StgValue><ssdm name="select_ln581_83"/></StgValue>
</operation>

<operation id="5472" st_id="423" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:21  %icmp_ln582_83 = icmp eq i12 %sub_ln575_83, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_83"/></StgValue>
</operation>

<operation id="5473" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.5_ifconv:22  %trunc_ln583_83 = trunc i54 %select_ln570_83 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_83"/></StgValue>
</operation>

<operation id="5474" st_id="423" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:23  %icmp_ln585_83 = icmp ult i12 %select_ln581_83, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_83"/></StgValue>
</operation>

<operation id="5475" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.5_ifconv:28  %bitcast_ln696_167 = bitcast float %v_assign_1_3_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_167"/></StgValue>
</operation>

<operation id="5476" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.3.5_ifconv:29  %tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_167, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="5477" st_id="423" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:30  %select_ln588_83 = select i1 %tmp_430, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_83"/></StgValue>
</operation>

<operation id="5478" st_id="423" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:32  %xor_ln571_83 = xor i1 %icmp_ln571_83, true

]]></Node>
<StgValue><ssdm name="xor_ln571_83"/></StgValue>
</operation>

<operation id="5479" st_id="423" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:33  %and_ln582_83 = and i1 %icmp_ln582_83, %xor_ln571_83

]]></Node>
<StgValue><ssdm name="and_ln582_83"/></StgValue>
</operation>

<operation id="5480" st_id="423" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:34  %select_ln582_83 = select i1 %and_ln582_83, i12 %trunc_ln583_83, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_83"/></StgValue>
</operation>

<operation id="5481" st_id="423" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:35  %or_ln582_83 = or i1 %icmp_ln571_83, %icmp_ln582_83

]]></Node>
<StgValue><ssdm name="or_ln582_83"/></StgValue>
</operation>

<operation id="5482" st_id="423" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:36  %xor_ln582_83 = xor i1 %or_ln582_83, true

]]></Node>
<StgValue><ssdm name="xor_ln582_83"/></StgValue>
</operation>

<operation id="5483" st_id="423" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:37  %and_ln581_83 = and i1 %icmp_ln581_83, %xor_ln582_83

]]></Node>
<StgValue><ssdm name="and_ln581_83"/></StgValue>
</operation>

<operation id="5484" st_id="423" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:38  %xor_ln585_83 = xor i1 %icmp_ln585_83, true

]]></Node>
<StgValue><ssdm name="xor_ln585_83"/></StgValue>
</operation>

<operation id="5485" st_id="423" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:39  %and_ln585_166 = and i1 %and_ln581_83, %xor_ln585_83

]]></Node>
<StgValue><ssdm name="and_ln585_166"/></StgValue>
</operation>

<operation id="5486" st_id="423" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:40  %select_ln585_166 = select i1 %and_ln585_166, i12 %select_ln588_83, i12 %select_ln582_83

]]></Node>
<StgValue><ssdm name="select_ln585_166"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="5487" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:20  %sext_ln581_83 = sext i12 %select_ln581_83 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_83"/></StgValue>
</operation>

<operation id="5488" st_id="424" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:24  %icmp_ln603_83 = icmp ult i12 %select_ln581_83, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_83"/></StgValue>
</operation>

<operation id="5489" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.3.5_ifconv:25  %zext_ln586_83 = zext i32 %sext_ln581_83 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_83"/></StgValue>
</operation>

<operation id="5490" st_id="424" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.3.5_ifconv:26  %ashr_ln586_83 = ashr i54 %select_ln570_83, %zext_ln586_83

]]></Node>
<StgValue><ssdm name="ashr_ln586_83"/></StgValue>
</operation>

<operation id="5491" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.3.5_ifconv:27  %trunc_ln586_83 = trunc i54 %ashr_ln586_83 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_83"/></StgValue>
</operation>

<operation id="5492" st_id="424" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:31  %shl_ln604_83 = shl i12 %trunc_ln583_83, %select_ln581_83

]]></Node>
<StgValue><ssdm name="shl_ln604_83"/></StgValue>
</operation>

<operation id="5493" st_id="424" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:41  %and_ln585_167 = and i1 %and_ln581_83, %icmp_ln585_83

]]></Node>
<StgValue><ssdm name="and_ln585_167"/></StgValue>
</operation>

<operation id="5494" st_id="424" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:42  %select_ln585_167 = select i1 %and_ln585_167, i12 %trunc_ln586_83, i12 %select_ln585_166

]]></Node>
<StgValue><ssdm name="select_ln585_167"/></StgValue>
</operation>

<operation id="5495" st_id="424" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:43  %or_ln581_83 = or i1 %or_ln582_83, %icmp_ln581_83

]]></Node>
<StgValue><ssdm name="or_ln581_83"/></StgValue>
</operation>

<operation id="5496" st_id="424" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:44  %xor_ln581_83 = xor i1 %or_ln581_83, true

]]></Node>
<StgValue><ssdm name="xor_ln581_83"/></StgValue>
</operation>

<operation id="5497" st_id="424" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3.5_ifconv:45  %and_ln603_83 = and i1 %icmp_ln603_83, %xor_ln581_83

]]></Node>
<StgValue><ssdm name="and_ln603_83"/></StgValue>
</operation>

<operation id="5498" st_id="424" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.3.5_ifconv:46  %select_ln603_83 = select i1 %and_ln603_83, i12 %shl_ln604_83, i12 %select_ln585_167

]]></Node>
<StgValue><ssdm name="select_ln603_83"/></StgValue>
</operation>

<operation id="5499" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.3.5_ifconv:48  br i1 %and_ln71_26, label %84, label %._crit_edge.1.4.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5500" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_66 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_66"/></StgValue>
</operation>

<operation id="5501" st_id="424" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4778" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_1_4 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67, i11 %zext_ln73_66)

]]></Node>
<StgValue><ssdm name="index_1_4"/></StgValue>
</operation>

<operation id="5502" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4779" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_4)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="5503" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4780" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.1.4.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="5504" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.4.0_ifconv:0  %has_hit_0_1_4_0 = phi i1 [ %tmp_431, %84 ], [ false, %._crit_edge.1.3.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_4_0"/></StgValue>
</operation>

<operation id="5505" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:1  %zext_ln76_84 = zext i1 %has_hit_0_1_4_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_84"/></StgValue>
</operation>

<operation id="5506" st_id="425" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.0_ifconv:2  %v_assign_1_4 = uitofp i32 %zext_ln76_84 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="5507" st_id="426" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.0_ifconv:2  %v_assign_1_4 = uitofp i32 %zext_ln76_84 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="5508" st_id="427" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.0_ifconv:3  %d_assign_1_4 = fpext float %v_assign_1_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="5509" st_id="428" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.0_ifconv:3  %d_assign_1_4 = fpext float %v_assign_1_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4"/></StgValue>
</operation>

<operation id="5510" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.0_ifconv:4  %bitcast_ln696_168 = bitcast double %d_assign_1_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_168"/></StgValue>
</operation>

<operation id="5511" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.0_ifconv:5  %trunc_ln557_84 = trunc i64 %bitcast_ln696_168 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_84"/></StgValue>
</operation>

<operation id="5512" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.0_ifconv:6  %tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_168, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="5513" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.4.0_ifconv:7  %p_Result_112_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_168, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_4"/></StgValue>
</operation>

<operation id="5514" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.4.0_ifconv:8  %zext_ln461_84 = zext i11 %p_Result_112_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_84"/></StgValue>
</operation>

<operation id="5515" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.0_ifconv:9  %trunc_ln565_84 = trunc i64 %bitcast_ln696_168 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_84"/></StgValue>
</operation>

<operation id="5516" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.4.0_ifconv:10  %tmp_168 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_84)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="5517" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.4.0_ifconv:11  %zext_ln569_84 = zext i53 %tmp_168 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_84"/></StgValue>
</operation>

<operation id="5518" st_id="428" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.0_ifconv:12  %sub_ln461_84 = sub i54 0, %zext_ln569_84

]]></Node>
<StgValue><ssdm name="sub_ln461_84"/></StgValue>
</operation>

<operation id="5519" st_id="428" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.4.0_ifconv:13  %select_ln570_84 = select i1 %tmp_432, i54 %sub_ln461_84, i54 %zext_ln569_84

]]></Node>
<StgValue><ssdm name="select_ln570_84"/></StgValue>
</operation>

<operation id="5520" st_id="428" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.4.0_ifconv:14  %icmp_ln571_84 = icmp eq i63 %trunc_ln557_84, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_84"/></StgValue>
</operation>

<operation id="5521" st_id="428" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:15  %sub_ln575_84 = sub i12 1075, %zext_ln461_84

]]></Node>
<StgValue><ssdm name="sub_ln575_84"/></StgValue>
</operation>

<operation id="5522" st_id="428" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:16  %icmp_ln581_84 = icmp sgt i12 %sub_ln575_84, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_84"/></StgValue>
</operation>

<operation id="5523" st_id="428" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:17  %add_ln581_84 = add i12 -4, %sub_ln575_84

]]></Node>
<StgValue><ssdm name="add_ln581_84"/></StgValue>
</operation>

<operation id="5524" st_id="428" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:18  %sub_ln581_84 = sub i12 4, %sub_ln575_84

]]></Node>
<StgValue><ssdm name="sub_ln581_84"/></StgValue>
</operation>

<operation id="5525" st_id="428" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:19  %select_ln581_84 = select i1 %icmp_ln581_84, i12 %add_ln581_84, i12 %sub_ln581_84

]]></Node>
<StgValue><ssdm name="select_ln581_84"/></StgValue>
</operation>

<operation id="5526" st_id="428" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:21  %icmp_ln582_84 = icmp eq i12 %sub_ln575_84, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_84"/></StgValue>
</operation>

<operation id="5527" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.0_ifconv:22  %trunc_ln583_84 = trunc i54 %select_ln570_84 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_84"/></StgValue>
</operation>

<operation id="5528" st_id="428" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:23  %icmp_ln585_84 = icmp ult i12 %select_ln581_84, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_84"/></StgValue>
</operation>

<operation id="5529" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.0_ifconv:28  %bitcast_ln696_169 = bitcast float %v_assign_1_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_169"/></StgValue>
</operation>

<operation id="5530" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.0_ifconv:29  %tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_169, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="5531" st_id="428" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:30  %select_ln588_84 = select i1 %tmp_433, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_84"/></StgValue>
</operation>

<operation id="5532" st_id="428" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:32  %xor_ln571_84 = xor i1 %icmp_ln571_84, true

]]></Node>
<StgValue><ssdm name="xor_ln571_84"/></StgValue>
</operation>

<operation id="5533" st_id="428" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:33  %and_ln582_84 = and i1 %icmp_ln582_84, %xor_ln571_84

]]></Node>
<StgValue><ssdm name="and_ln582_84"/></StgValue>
</operation>

<operation id="5534" st_id="428" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:34  %select_ln582_84 = select i1 %and_ln582_84, i12 %trunc_ln583_84, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_84"/></StgValue>
</operation>

<operation id="5535" st_id="428" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:35  %or_ln582_84 = or i1 %icmp_ln571_84, %icmp_ln582_84

]]></Node>
<StgValue><ssdm name="or_ln582_84"/></StgValue>
</operation>

<operation id="5536" st_id="428" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:36  %xor_ln582_84 = xor i1 %or_ln582_84, true

]]></Node>
<StgValue><ssdm name="xor_ln582_84"/></StgValue>
</operation>

<operation id="5537" st_id="428" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:37  %and_ln581_84 = and i1 %icmp_ln581_84, %xor_ln582_84

]]></Node>
<StgValue><ssdm name="and_ln581_84"/></StgValue>
</operation>

<operation id="5538" st_id="428" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:38  %xor_ln585_84 = xor i1 %icmp_ln585_84, true

]]></Node>
<StgValue><ssdm name="xor_ln585_84"/></StgValue>
</operation>

<operation id="5539" st_id="428" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:39  %and_ln585_168 = and i1 %and_ln581_84, %xor_ln585_84

]]></Node>
<StgValue><ssdm name="and_ln585_168"/></StgValue>
</operation>

<operation id="5540" st_id="428" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:40  %select_ln585_168 = select i1 %and_ln585_168, i12 %select_ln588_84, i12 %select_ln582_84

]]></Node>
<StgValue><ssdm name="select_ln585_168"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="5541" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:20  %sext_ln581_84 = sext i12 %select_ln581_84 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_84"/></StgValue>
</operation>

<operation id="5542" st_id="429" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:24  %icmp_ln603_84 = icmp ult i12 %select_ln581_84, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_84"/></StgValue>
</operation>

<operation id="5543" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.0_ifconv:25  %zext_ln586_84 = zext i32 %sext_ln581_84 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_84"/></StgValue>
</operation>

<operation id="5544" st_id="429" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.0_ifconv:26  %ashr_ln586_84 = ashr i54 %select_ln570_84, %zext_ln586_84

]]></Node>
<StgValue><ssdm name="ashr_ln586_84"/></StgValue>
</operation>

<operation id="5545" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.0_ifconv:27  %trunc_ln586_84 = trunc i54 %ashr_ln586_84 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_84"/></StgValue>
</operation>

<operation id="5546" st_id="429" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:31  %shl_ln604_84 = shl i12 %trunc_ln583_84, %select_ln581_84

]]></Node>
<StgValue><ssdm name="shl_ln604_84"/></StgValue>
</operation>

<operation id="5547" st_id="429" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:41  %and_ln585_169 = and i1 %and_ln581_84, %icmp_ln585_84

]]></Node>
<StgValue><ssdm name="and_ln585_169"/></StgValue>
</operation>

<operation id="5548" st_id="429" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:42  %select_ln585_169 = select i1 %and_ln585_169, i12 %trunc_ln586_84, i12 %select_ln585_168

]]></Node>
<StgValue><ssdm name="select_ln585_169"/></StgValue>
</operation>

<operation id="5549" st_id="429" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:43  %or_ln581_84 = or i1 %or_ln582_84, %icmp_ln581_84

]]></Node>
<StgValue><ssdm name="or_ln581_84"/></StgValue>
</operation>

<operation id="5550" st_id="429" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:44  %xor_ln581_84 = xor i1 %or_ln581_84, true

]]></Node>
<StgValue><ssdm name="xor_ln581_84"/></StgValue>
</operation>

<operation id="5551" st_id="429" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.0_ifconv:45  %and_ln603_84 = and i1 %icmp_ln603_84, %xor_ln581_84

]]></Node>
<StgValue><ssdm name="and_ln603_84"/></StgValue>
</operation>

<operation id="5552" st_id="429" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.0_ifconv:46  %select_ln603_84 = select i1 %and_ln603_84, i12 %shl_ln604_84, i12 %select_ln585_169

]]></Node>
<StgValue><ssdm name="select_ln603_84"/></StgValue>
</operation>

<operation id="5553" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.4.0_ifconv:47  br i1 %and_ln71_26, label %85, label %._crit_edge.1.4.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5554" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_67 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_67"/></StgValue>
</operation>

<operation id="5555" st_id="429" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_1_4_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67, i11 %zext_ln73_67)

]]></Node>
<StgValue><ssdm name="index_1_4_1"/></StgValue>
</operation>

<operation id="5556" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_4_1)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="5557" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4834" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.1.4.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="5558" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.4.1_ifconv:0  %has_hit_0_1_4_1 = phi i1 [ %tmp_434, %85 ], [ false, %._crit_edge.1.4.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_4_1"/></StgValue>
</operation>

<operation id="5559" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:1  %zext_ln76_85 = zext i1 %has_hit_0_1_4_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_85"/></StgValue>
</operation>

<operation id="5560" st_id="430" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.1_ifconv:2  %v_assign_1_4_1 = uitofp i32 %zext_ln76_85 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4_1"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="5561" st_id="431" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.1_ifconv:2  %v_assign_1_4_1 = uitofp i32 %zext_ln76_85 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4_1"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="5562" st_id="432" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.1_ifconv:3  %d_assign_1_4_1 = fpext float %v_assign_1_4_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4_1"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="5563" st_id="433" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.1_ifconv:3  %d_assign_1_4_1 = fpext float %v_assign_1_4_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4_1"/></StgValue>
</operation>

<operation id="5564" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.1_ifconv:4  %bitcast_ln696_170 = bitcast double %d_assign_1_4_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_170"/></StgValue>
</operation>

<operation id="5565" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.1_ifconv:5  %trunc_ln557_85 = trunc i64 %bitcast_ln696_170 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_85"/></StgValue>
</operation>

<operation id="5566" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.1_ifconv:6  %tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_170, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="5567" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.4.1_ifconv:7  %p_Result_112_4_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_170, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_4_1"/></StgValue>
</operation>

<operation id="5568" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.4.1_ifconv:8  %zext_ln461_85 = zext i11 %p_Result_112_4_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_85"/></StgValue>
</operation>

<operation id="5569" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.1_ifconv:9  %trunc_ln565_85 = trunc i64 %bitcast_ln696_170 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_85"/></StgValue>
</operation>

<operation id="5570" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.4.1_ifconv:10  %tmp_170 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_85)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="5571" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.4.1_ifconv:11  %zext_ln569_85 = zext i53 %tmp_170 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_85"/></StgValue>
</operation>

<operation id="5572" st_id="433" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.1_ifconv:12  %sub_ln461_85 = sub i54 0, %zext_ln569_85

]]></Node>
<StgValue><ssdm name="sub_ln461_85"/></StgValue>
</operation>

<operation id="5573" st_id="433" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.4.1_ifconv:13  %select_ln570_85 = select i1 %tmp_435, i54 %sub_ln461_85, i54 %zext_ln569_85

]]></Node>
<StgValue><ssdm name="select_ln570_85"/></StgValue>
</operation>

<operation id="5574" st_id="433" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.4.1_ifconv:14  %icmp_ln571_85 = icmp eq i63 %trunc_ln557_85, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_85"/></StgValue>
</operation>

<operation id="5575" st_id="433" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:15  %sub_ln575_85 = sub i12 1075, %zext_ln461_85

]]></Node>
<StgValue><ssdm name="sub_ln575_85"/></StgValue>
</operation>

<operation id="5576" st_id="433" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:16  %icmp_ln581_85 = icmp sgt i12 %sub_ln575_85, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_85"/></StgValue>
</operation>

<operation id="5577" st_id="433" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:17  %add_ln581_85 = add i12 -4, %sub_ln575_85

]]></Node>
<StgValue><ssdm name="add_ln581_85"/></StgValue>
</operation>

<operation id="5578" st_id="433" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:18  %sub_ln581_85 = sub i12 4, %sub_ln575_85

]]></Node>
<StgValue><ssdm name="sub_ln581_85"/></StgValue>
</operation>

<operation id="5579" st_id="433" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:19  %select_ln581_85 = select i1 %icmp_ln581_85, i12 %add_ln581_85, i12 %sub_ln581_85

]]></Node>
<StgValue><ssdm name="select_ln581_85"/></StgValue>
</operation>

<operation id="5580" st_id="433" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:21  %icmp_ln582_85 = icmp eq i12 %sub_ln575_85, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_85"/></StgValue>
</operation>

<operation id="5581" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.1_ifconv:22  %trunc_ln583_85 = trunc i54 %select_ln570_85 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_85"/></StgValue>
</operation>

<operation id="5582" st_id="433" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:23  %icmp_ln585_85 = icmp ult i12 %select_ln581_85, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_85"/></StgValue>
</operation>

<operation id="5583" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.1_ifconv:28  %bitcast_ln696_171 = bitcast float %v_assign_1_4_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_171"/></StgValue>
</operation>

<operation id="5584" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.1_ifconv:29  %tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_171, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="5585" st_id="433" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:30  %select_ln588_85 = select i1 %tmp_436, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_85"/></StgValue>
</operation>

<operation id="5586" st_id="433" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:32  %xor_ln571_85 = xor i1 %icmp_ln571_85, true

]]></Node>
<StgValue><ssdm name="xor_ln571_85"/></StgValue>
</operation>

<operation id="5587" st_id="433" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:33  %and_ln582_85 = and i1 %icmp_ln582_85, %xor_ln571_85

]]></Node>
<StgValue><ssdm name="and_ln582_85"/></StgValue>
</operation>

<operation id="5588" st_id="433" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:34  %select_ln582_85 = select i1 %and_ln582_85, i12 %trunc_ln583_85, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_85"/></StgValue>
</operation>

<operation id="5589" st_id="433" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:35  %or_ln582_85 = or i1 %icmp_ln571_85, %icmp_ln582_85

]]></Node>
<StgValue><ssdm name="or_ln582_85"/></StgValue>
</operation>

<operation id="5590" st_id="433" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:36  %xor_ln582_85 = xor i1 %or_ln582_85, true

]]></Node>
<StgValue><ssdm name="xor_ln582_85"/></StgValue>
</operation>

<operation id="5591" st_id="433" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:37  %and_ln581_85 = and i1 %icmp_ln581_85, %xor_ln582_85

]]></Node>
<StgValue><ssdm name="and_ln581_85"/></StgValue>
</operation>

<operation id="5592" st_id="433" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:38  %xor_ln585_85 = xor i1 %icmp_ln585_85, true

]]></Node>
<StgValue><ssdm name="xor_ln585_85"/></StgValue>
</operation>

<operation id="5593" st_id="433" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:39  %and_ln585_170 = and i1 %and_ln581_85, %xor_ln585_85

]]></Node>
<StgValue><ssdm name="and_ln585_170"/></StgValue>
</operation>

<operation id="5594" st_id="433" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:40  %select_ln585_170 = select i1 %and_ln585_170, i12 %select_ln588_85, i12 %select_ln582_85

]]></Node>
<StgValue><ssdm name="select_ln585_170"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="5595" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:20  %sext_ln581_85 = sext i12 %select_ln581_85 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_85"/></StgValue>
</operation>

<operation id="5596" st_id="434" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:24  %icmp_ln603_85 = icmp ult i12 %select_ln581_85, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_85"/></StgValue>
</operation>

<operation id="5597" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.1_ifconv:25  %zext_ln586_85 = zext i32 %sext_ln581_85 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_85"/></StgValue>
</operation>

<operation id="5598" st_id="434" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.1_ifconv:26  %ashr_ln586_85 = ashr i54 %select_ln570_85, %zext_ln586_85

]]></Node>
<StgValue><ssdm name="ashr_ln586_85"/></StgValue>
</operation>

<operation id="5599" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.1_ifconv:27  %trunc_ln586_85 = trunc i54 %ashr_ln586_85 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_85"/></StgValue>
</operation>

<operation id="5600" st_id="434" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:31  %shl_ln604_85 = shl i12 %trunc_ln583_85, %select_ln581_85

]]></Node>
<StgValue><ssdm name="shl_ln604_85"/></StgValue>
</operation>

<operation id="5601" st_id="434" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:41  %and_ln585_171 = and i1 %and_ln581_85, %icmp_ln585_85

]]></Node>
<StgValue><ssdm name="and_ln585_171"/></StgValue>
</operation>

<operation id="5602" st_id="434" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:42  %select_ln585_171 = select i1 %and_ln585_171, i12 %trunc_ln586_85, i12 %select_ln585_170

]]></Node>
<StgValue><ssdm name="select_ln585_171"/></StgValue>
</operation>

<operation id="5603" st_id="434" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:43  %or_ln581_85 = or i1 %or_ln582_85, %icmp_ln581_85

]]></Node>
<StgValue><ssdm name="or_ln581_85"/></StgValue>
</operation>

<operation id="5604" st_id="434" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:44  %xor_ln581_85 = xor i1 %or_ln581_85, true

]]></Node>
<StgValue><ssdm name="xor_ln581_85"/></StgValue>
</operation>

<operation id="5605" st_id="434" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.1_ifconv:45  %and_ln603_85 = and i1 %icmp_ln603_85, %xor_ln581_85

]]></Node>
<StgValue><ssdm name="and_ln603_85"/></StgValue>
</operation>

<operation id="5606" st_id="434" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.1_ifconv:46  %select_ln603_85 = select i1 %and_ln603_85, i12 %shl_ln604_85, i12 %select_ln585_171

]]></Node>
<StgValue><ssdm name="select_ln603_85"/></StgValue>
</operation>

<operation id="5607" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.4.1_ifconv:47  br i1 %and_ln71_26, label %86, label %._crit_edge.1.4.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5608" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_68 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_68"/></StgValue>
</operation>

<operation id="5609" st_id="434" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4886" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_1_4_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67, i11 %zext_ln73_68)

]]></Node>
<StgValue><ssdm name="index_1_4_2"/></StgValue>
</operation>

<operation id="5610" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4887" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_4_2)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="5611" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4888" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.1.4.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="5612" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.4.2_ifconv:0  %has_hit_0_1_4_2 = phi i1 [ %tmp_437, %86 ], [ false, %._crit_edge.1.4.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_4_2"/></StgValue>
</operation>

<operation id="5613" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:1  %zext_ln76_86 = zext i1 %has_hit_0_1_4_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_86"/></StgValue>
</operation>

<operation id="5614" st_id="435" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.2_ifconv:2  %v_assign_1_4_2 = uitofp i32 %zext_ln76_86 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4_2"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="5615" st_id="436" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.2_ifconv:2  %v_assign_1_4_2 = uitofp i32 %zext_ln76_86 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4_2"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="5616" st_id="437" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.2_ifconv:3  %d_assign_1_4_2 = fpext float %v_assign_1_4_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4_2"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="5617" st_id="438" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.2_ifconv:3  %d_assign_1_4_2 = fpext float %v_assign_1_4_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4_2"/></StgValue>
</operation>

<operation id="5618" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.2_ifconv:4  %bitcast_ln696_172 = bitcast double %d_assign_1_4_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_172"/></StgValue>
</operation>

<operation id="5619" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.2_ifconv:5  %trunc_ln557_86 = trunc i64 %bitcast_ln696_172 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_86"/></StgValue>
</operation>

<operation id="5620" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.2_ifconv:6  %tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_172, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="5621" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.4.2_ifconv:7  %p_Result_112_4_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_172, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_4_2"/></StgValue>
</operation>

<operation id="5622" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.4.2_ifconv:8  %zext_ln461_86 = zext i11 %p_Result_112_4_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_86"/></StgValue>
</operation>

<operation id="5623" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.2_ifconv:9  %trunc_ln565_86 = trunc i64 %bitcast_ln696_172 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_86"/></StgValue>
</operation>

<operation id="5624" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.4.2_ifconv:10  %tmp_172 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_86)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="5625" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.4.2_ifconv:11  %zext_ln569_86 = zext i53 %tmp_172 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_86"/></StgValue>
</operation>

<operation id="5626" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.2_ifconv:12  %sub_ln461_86 = sub i54 0, %zext_ln569_86

]]></Node>
<StgValue><ssdm name="sub_ln461_86"/></StgValue>
</operation>

<operation id="5627" st_id="438" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.4.2_ifconv:13  %select_ln570_86 = select i1 %tmp_438, i54 %sub_ln461_86, i54 %zext_ln569_86

]]></Node>
<StgValue><ssdm name="select_ln570_86"/></StgValue>
</operation>

<operation id="5628" st_id="438" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4904" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.4.2_ifconv:14  %icmp_ln571_86 = icmp eq i63 %trunc_ln557_86, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_86"/></StgValue>
</operation>

<operation id="5629" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:15  %sub_ln575_86 = sub i12 1075, %zext_ln461_86

]]></Node>
<StgValue><ssdm name="sub_ln575_86"/></StgValue>
</operation>

<operation id="5630" st_id="438" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:16  %icmp_ln581_86 = icmp sgt i12 %sub_ln575_86, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_86"/></StgValue>
</operation>

<operation id="5631" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:17  %add_ln581_86 = add i12 -4, %sub_ln575_86

]]></Node>
<StgValue><ssdm name="add_ln581_86"/></StgValue>
</operation>

<operation id="5632" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:18  %sub_ln581_86 = sub i12 4, %sub_ln575_86

]]></Node>
<StgValue><ssdm name="sub_ln581_86"/></StgValue>
</operation>

<operation id="5633" st_id="438" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:19  %select_ln581_86 = select i1 %icmp_ln581_86, i12 %add_ln581_86, i12 %sub_ln581_86

]]></Node>
<StgValue><ssdm name="select_ln581_86"/></StgValue>
</operation>

<operation id="5634" st_id="438" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:21  %icmp_ln582_86 = icmp eq i12 %sub_ln575_86, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_86"/></StgValue>
</operation>

<operation id="5635" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.2_ifconv:22  %trunc_ln583_86 = trunc i54 %select_ln570_86 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_86"/></StgValue>
</operation>

<operation id="5636" st_id="438" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:23  %icmp_ln585_86 = icmp ult i12 %select_ln581_86, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_86"/></StgValue>
</operation>

<operation id="5637" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.2_ifconv:28  %bitcast_ln696_173 = bitcast float %v_assign_1_4_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_173"/></StgValue>
</operation>

<operation id="5638" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.2_ifconv:29  %tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_173, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="5639" st_id="438" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:30  %select_ln588_86 = select i1 %tmp_439, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_86"/></StgValue>
</operation>

<operation id="5640" st_id="438" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:32  %xor_ln571_86 = xor i1 %icmp_ln571_86, true

]]></Node>
<StgValue><ssdm name="xor_ln571_86"/></StgValue>
</operation>

<operation id="5641" st_id="438" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:33  %and_ln582_86 = and i1 %icmp_ln582_86, %xor_ln571_86

]]></Node>
<StgValue><ssdm name="and_ln582_86"/></StgValue>
</operation>

<operation id="5642" st_id="438" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:34  %select_ln582_86 = select i1 %and_ln582_86, i12 %trunc_ln583_86, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_86"/></StgValue>
</operation>

<operation id="5643" st_id="438" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:35  %or_ln582_86 = or i1 %icmp_ln571_86, %icmp_ln582_86

]]></Node>
<StgValue><ssdm name="or_ln582_86"/></StgValue>
</operation>

<operation id="5644" st_id="438" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:36  %xor_ln582_86 = xor i1 %or_ln582_86, true

]]></Node>
<StgValue><ssdm name="xor_ln582_86"/></StgValue>
</operation>

<operation id="5645" st_id="438" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:37  %and_ln581_86 = and i1 %icmp_ln581_86, %xor_ln582_86

]]></Node>
<StgValue><ssdm name="and_ln581_86"/></StgValue>
</operation>

<operation id="5646" st_id="438" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:38  %xor_ln585_86 = xor i1 %icmp_ln585_86, true

]]></Node>
<StgValue><ssdm name="xor_ln585_86"/></StgValue>
</operation>

<operation id="5647" st_id="438" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:39  %and_ln585_172 = and i1 %and_ln581_86, %xor_ln585_86

]]></Node>
<StgValue><ssdm name="and_ln585_172"/></StgValue>
</operation>

<operation id="5648" st_id="438" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:40  %select_ln585_172 = select i1 %and_ln585_172, i12 %select_ln588_86, i12 %select_ln582_86

]]></Node>
<StgValue><ssdm name="select_ln585_172"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="5649" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:20  %sext_ln581_86 = sext i12 %select_ln581_86 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_86"/></StgValue>
</operation>

<operation id="5650" st_id="439" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:24  %icmp_ln603_86 = icmp ult i12 %select_ln581_86, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_86"/></StgValue>
</operation>

<operation id="5651" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.2_ifconv:25  %zext_ln586_86 = zext i32 %sext_ln581_86 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_86"/></StgValue>
</operation>

<operation id="5652" st_id="439" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.2_ifconv:26  %ashr_ln586_86 = ashr i54 %select_ln570_86, %zext_ln586_86

]]></Node>
<StgValue><ssdm name="ashr_ln586_86"/></StgValue>
</operation>

<operation id="5653" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.2_ifconv:27  %trunc_ln586_86 = trunc i54 %ashr_ln586_86 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_86"/></StgValue>
</operation>

<operation id="5654" st_id="439" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:31  %shl_ln604_86 = shl i12 %trunc_ln583_86, %select_ln581_86

]]></Node>
<StgValue><ssdm name="shl_ln604_86"/></StgValue>
</operation>

<operation id="5655" st_id="439" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:41  %and_ln585_173 = and i1 %and_ln581_86, %icmp_ln585_86

]]></Node>
<StgValue><ssdm name="and_ln585_173"/></StgValue>
</operation>

<operation id="5656" st_id="439" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:42  %select_ln585_173 = select i1 %and_ln585_173, i12 %trunc_ln586_86, i12 %select_ln585_172

]]></Node>
<StgValue><ssdm name="select_ln585_173"/></StgValue>
</operation>

<operation id="5657" st_id="439" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:43  %or_ln581_86 = or i1 %or_ln582_86, %icmp_ln581_86

]]></Node>
<StgValue><ssdm name="or_ln581_86"/></StgValue>
</operation>

<operation id="5658" st_id="439" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:44  %xor_ln581_86 = xor i1 %or_ln581_86, true

]]></Node>
<StgValue><ssdm name="xor_ln581_86"/></StgValue>
</operation>

<operation id="5659" st_id="439" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.2_ifconv:45  %and_ln603_86 = and i1 %icmp_ln603_86, %xor_ln581_86

]]></Node>
<StgValue><ssdm name="and_ln603_86"/></StgValue>
</operation>

<operation id="5660" st_id="439" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.2_ifconv:46  %select_ln603_86 = select i1 %and_ln603_86, i12 %shl_ln604_86, i12 %select_ln585_173

]]></Node>
<StgValue><ssdm name="select_ln603_86"/></StgValue>
</operation>

<operation id="5661" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.4.2_ifconv:47  br i1 %and_ln71_26, label %87, label %._crit_edge.1.4.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5662" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_69 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_69"/></StgValue>
</operation>

<operation id="5663" st_id="439" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4940" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_1_4_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67, i11 %zext_ln73_69)

]]></Node>
<StgValue><ssdm name="index_1_4_3"/></StgValue>
</operation>

<operation id="5664" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4941" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_4_3)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="5665" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4942" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.1.4.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="5666" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.4.3_ifconv:0  %has_hit_0_1_4_3 = phi i1 [ %tmp_440, %87 ], [ false, %._crit_edge.1.4.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_4_3"/></StgValue>
</operation>

<operation id="5667" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:1  %zext_ln76_87 = zext i1 %has_hit_0_1_4_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_87"/></StgValue>
</operation>

<operation id="5668" st_id="440" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.3_ifconv:2  %v_assign_1_4_3 = uitofp i32 %zext_ln76_87 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4_3"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="5669" st_id="441" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.3_ifconv:2  %v_assign_1_4_3 = uitofp i32 %zext_ln76_87 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4_3"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="5670" st_id="442" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.3_ifconv:3  %d_assign_1_4_3 = fpext float %v_assign_1_4_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4_3"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="5671" st_id="443" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.3_ifconv:3  %d_assign_1_4_3 = fpext float %v_assign_1_4_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4_3"/></StgValue>
</operation>

<operation id="5672" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.3_ifconv:4  %bitcast_ln696_174 = bitcast double %d_assign_1_4_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_174"/></StgValue>
</operation>

<operation id="5673" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.3_ifconv:5  %trunc_ln557_87 = trunc i64 %bitcast_ln696_174 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_87"/></StgValue>
</operation>

<operation id="5674" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.3_ifconv:6  %tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_174, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="5675" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.4.3_ifconv:7  %p_Result_112_4_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_174, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_4_3"/></StgValue>
</operation>

<operation id="5676" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.4.3_ifconv:8  %zext_ln461_87 = zext i11 %p_Result_112_4_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_87"/></StgValue>
</operation>

<operation id="5677" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.3_ifconv:9  %trunc_ln565_87 = trunc i64 %bitcast_ln696_174 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_87"/></StgValue>
</operation>

<operation id="5678" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.4.3_ifconv:10  %tmp_174 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_87)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="5679" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.4.3_ifconv:11  %zext_ln569_87 = zext i53 %tmp_174 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_87"/></StgValue>
</operation>

<operation id="5680" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.3_ifconv:12  %sub_ln461_87 = sub i54 0, %zext_ln569_87

]]></Node>
<StgValue><ssdm name="sub_ln461_87"/></StgValue>
</operation>

<operation id="5681" st_id="443" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.4.3_ifconv:13  %select_ln570_87 = select i1 %tmp_441, i54 %sub_ln461_87, i54 %zext_ln569_87

]]></Node>
<StgValue><ssdm name="select_ln570_87"/></StgValue>
</operation>

<operation id="5682" st_id="443" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.4.3_ifconv:14  %icmp_ln571_87 = icmp eq i63 %trunc_ln557_87, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_87"/></StgValue>
</operation>

<operation id="5683" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:15  %sub_ln575_87 = sub i12 1075, %zext_ln461_87

]]></Node>
<StgValue><ssdm name="sub_ln575_87"/></StgValue>
</operation>

<operation id="5684" st_id="443" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:16  %icmp_ln581_87 = icmp sgt i12 %sub_ln575_87, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_87"/></StgValue>
</operation>

<operation id="5685" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:17  %add_ln581_87 = add i12 -4, %sub_ln575_87

]]></Node>
<StgValue><ssdm name="add_ln581_87"/></StgValue>
</operation>

<operation id="5686" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:18  %sub_ln581_87 = sub i12 4, %sub_ln575_87

]]></Node>
<StgValue><ssdm name="sub_ln581_87"/></StgValue>
</operation>

<operation id="5687" st_id="443" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:19  %select_ln581_87 = select i1 %icmp_ln581_87, i12 %add_ln581_87, i12 %sub_ln581_87

]]></Node>
<StgValue><ssdm name="select_ln581_87"/></StgValue>
</operation>

<operation id="5688" st_id="443" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4965" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:21  %icmp_ln582_87 = icmp eq i12 %sub_ln575_87, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_87"/></StgValue>
</operation>

<operation id="5689" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4966" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.3_ifconv:22  %trunc_ln583_87 = trunc i54 %select_ln570_87 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_87"/></StgValue>
</operation>

<operation id="5690" st_id="443" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:23  %icmp_ln585_87 = icmp ult i12 %select_ln581_87, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_87"/></StgValue>
</operation>

<operation id="5691" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.3_ifconv:28  %bitcast_ln696_175 = bitcast float %v_assign_1_4_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_175"/></StgValue>
</operation>

<operation id="5692" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.3_ifconv:29  %tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_175, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="5693" st_id="443" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:30  %select_ln588_87 = select i1 %tmp_442, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_87"/></StgValue>
</operation>

<operation id="5694" st_id="443" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:32  %xor_ln571_87 = xor i1 %icmp_ln571_87, true

]]></Node>
<StgValue><ssdm name="xor_ln571_87"/></StgValue>
</operation>

<operation id="5695" st_id="443" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:33  %and_ln582_87 = and i1 %icmp_ln582_87, %xor_ln571_87

]]></Node>
<StgValue><ssdm name="and_ln582_87"/></StgValue>
</operation>

<operation id="5696" st_id="443" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:34  %select_ln582_87 = select i1 %and_ln582_87, i12 %trunc_ln583_87, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_87"/></StgValue>
</operation>

<operation id="5697" st_id="443" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:35  %or_ln582_87 = or i1 %icmp_ln571_87, %icmp_ln582_87

]]></Node>
<StgValue><ssdm name="or_ln582_87"/></StgValue>
</operation>

<operation id="5698" st_id="443" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:36  %xor_ln582_87 = xor i1 %or_ln582_87, true

]]></Node>
<StgValue><ssdm name="xor_ln582_87"/></StgValue>
</operation>

<operation id="5699" st_id="443" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:37  %and_ln581_87 = and i1 %icmp_ln581_87, %xor_ln582_87

]]></Node>
<StgValue><ssdm name="and_ln581_87"/></StgValue>
</operation>

<operation id="5700" st_id="443" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:38  %xor_ln585_87 = xor i1 %icmp_ln585_87, true

]]></Node>
<StgValue><ssdm name="xor_ln585_87"/></StgValue>
</operation>

<operation id="5701" st_id="443" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:39  %and_ln585_174 = and i1 %and_ln581_87, %xor_ln585_87

]]></Node>
<StgValue><ssdm name="and_ln585_174"/></StgValue>
</operation>

<operation id="5702" st_id="443" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:40  %select_ln585_174 = select i1 %and_ln585_174, i12 %select_ln588_87, i12 %select_ln582_87

]]></Node>
<StgValue><ssdm name="select_ln585_174"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="5703" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:20  %sext_ln581_87 = sext i12 %select_ln581_87 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_87"/></StgValue>
</operation>

<operation id="5704" st_id="444" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:24  %icmp_ln603_87 = icmp ult i12 %select_ln581_87, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_87"/></StgValue>
</operation>

<operation id="5705" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.3_ifconv:25  %zext_ln586_87 = zext i32 %sext_ln581_87 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_87"/></StgValue>
</operation>

<operation id="5706" st_id="444" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4970" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.3_ifconv:26  %ashr_ln586_87 = ashr i54 %select_ln570_87, %zext_ln586_87

]]></Node>
<StgValue><ssdm name="ashr_ln586_87"/></StgValue>
</operation>

<operation id="5707" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.3_ifconv:27  %trunc_ln586_87 = trunc i54 %ashr_ln586_87 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_87"/></StgValue>
</operation>

<operation id="5708" st_id="444" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:31  %shl_ln604_87 = shl i12 %trunc_ln583_87, %select_ln581_87

]]></Node>
<StgValue><ssdm name="shl_ln604_87"/></StgValue>
</operation>

<operation id="5709" st_id="444" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:41  %and_ln585_175 = and i1 %and_ln581_87, %icmp_ln585_87

]]></Node>
<StgValue><ssdm name="and_ln585_175"/></StgValue>
</operation>

<operation id="5710" st_id="444" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:42  %select_ln585_175 = select i1 %and_ln585_175, i12 %trunc_ln586_87, i12 %select_ln585_174

]]></Node>
<StgValue><ssdm name="select_ln585_175"/></StgValue>
</operation>

<operation id="5711" st_id="444" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:43  %or_ln581_87 = or i1 %or_ln582_87, %icmp_ln581_87

]]></Node>
<StgValue><ssdm name="or_ln581_87"/></StgValue>
</operation>

<operation id="5712" st_id="444" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:44  %xor_ln581_87 = xor i1 %or_ln581_87, true

]]></Node>
<StgValue><ssdm name="xor_ln581_87"/></StgValue>
</operation>

<operation id="5713" st_id="444" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.3_ifconv:45  %and_ln603_87 = and i1 %icmp_ln603_87, %xor_ln581_87

]]></Node>
<StgValue><ssdm name="and_ln603_87"/></StgValue>
</operation>

<operation id="5714" st_id="444" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.3_ifconv:46  %select_ln603_87 = select i1 %and_ln603_87, i12 %shl_ln604_87, i12 %select_ln585_175

]]></Node>
<StgValue><ssdm name="select_ln603_87"/></StgValue>
</operation>

<operation id="5715" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.4.3_ifconv:47  br i1 %and_ln71_26, label %88, label %._crit_edge.1.4.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5716" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4993" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_70 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_70"/></StgValue>
</operation>

<operation id="5717" st_id="444" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4994" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_1_4_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67, i11 %zext_ln73_70)

]]></Node>
<StgValue><ssdm name="index_1_4_4"/></StgValue>
</operation>

<operation id="5718" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4995" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_4_4)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="5719" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4996" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.1.4.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="5720" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.4.4_ifconv:0  %has_hit_0_1_4_4 = phi i1 [ %tmp_443, %88 ], [ false, %._crit_edge.1.4.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_4_4"/></StgValue>
</operation>

<operation id="5721" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:1  %zext_ln76_88 = zext i1 %has_hit_0_1_4_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_88"/></StgValue>
</operation>

<operation id="5722" st_id="445" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.4_ifconv:2  %v_assign_1_4_4 = uitofp i32 %zext_ln76_88 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4_4"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="5723" st_id="446" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.4_ifconv:2  %v_assign_1_4_4 = uitofp i32 %zext_ln76_88 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4_4"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="5724" st_id="447" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.4_ifconv:3  %d_assign_1_4_4 = fpext float %v_assign_1_4_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4_4"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="5725" st_id="448" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.4_ifconv:3  %d_assign_1_4_4 = fpext float %v_assign_1_4_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4_4"/></StgValue>
</operation>

<operation id="5726" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.4_ifconv:4  %bitcast_ln696_176 = bitcast double %d_assign_1_4_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_176"/></StgValue>
</operation>

<operation id="5727" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.4_ifconv:5  %trunc_ln557_88 = trunc i64 %bitcast_ln696_176 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_88"/></StgValue>
</operation>

<operation id="5728" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.4_ifconv:6  %tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_176, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="5729" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.4.4_ifconv:7  %p_Result_112_4_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_176, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_4_4"/></StgValue>
</operation>

<operation id="5730" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.4.4_ifconv:8  %zext_ln461_88 = zext i11 %p_Result_112_4_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_88"/></StgValue>
</operation>

<operation id="5731" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.4_ifconv:9  %trunc_ln565_88 = trunc i64 %bitcast_ln696_176 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_88"/></StgValue>
</operation>

<operation id="5732" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.4.4_ifconv:10  %tmp_176 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_88)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="5733" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.4.4_ifconv:11  %zext_ln569_88 = zext i53 %tmp_176 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_88"/></StgValue>
</operation>

<operation id="5734" st_id="448" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.4_ifconv:12  %sub_ln461_88 = sub i54 0, %zext_ln569_88

]]></Node>
<StgValue><ssdm name="sub_ln461_88"/></StgValue>
</operation>

<operation id="5735" st_id="448" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.4.4_ifconv:13  %select_ln570_88 = select i1 %tmp_444, i54 %sub_ln461_88, i54 %zext_ln569_88

]]></Node>
<StgValue><ssdm name="select_ln570_88"/></StgValue>
</operation>

<operation id="5736" st_id="448" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.4.4_ifconv:14  %icmp_ln571_88 = icmp eq i63 %trunc_ln557_88, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_88"/></StgValue>
</operation>

<operation id="5737" st_id="448" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:15  %sub_ln575_88 = sub i12 1075, %zext_ln461_88

]]></Node>
<StgValue><ssdm name="sub_ln575_88"/></StgValue>
</operation>

<operation id="5738" st_id="448" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:16  %icmp_ln581_88 = icmp sgt i12 %sub_ln575_88, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_88"/></StgValue>
</operation>

<operation id="5739" st_id="448" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:17  %add_ln581_88 = add i12 -4, %sub_ln575_88

]]></Node>
<StgValue><ssdm name="add_ln581_88"/></StgValue>
</operation>

<operation id="5740" st_id="448" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:18  %sub_ln581_88 = sub i12 4, %sub_ln575_88

]]></Node>
<StgValue><ssdm name="sub_ln581_88"/></StgValue>
</operation>

<operation id="5741" st_id="448" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:19  %select_ln581_88 = select i1 %icmp_ln581_88, i12 %add_ln581_88, i12 %sub_ln581_88

]]></Node>
<StgValue><ssdm name="select_ln581_88"/></StgValue>
</operation>

<operation id="5742" st_id="448" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:21  %icmp_ln582_88 = icmp eq i12 %sub_ln575_88, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_88"/></StgValue>
</operation>

<operation id="5743" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.4_ifconv:22  %trunc_ln583_88 = trunc i54 %select_ln570_88 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_88"/></StgValue>
</operation>

<operation id="5744" st_id="448" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:23  %icmp_ln585_88 = icmp ult i12 %select_ln581_88, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_88"/></StgValue>
</operation>

<operation id="5745" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.4_ifconv:28  %bitcast_ln696_177 = bitcast float %v_assign_1_4_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_177"/></StgValue>
</operation>

<operation id="5746" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.4_ifconv:29  %tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_177, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="5747" st_id="448" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:30  %select_ln588_88 = select i1 %tmp_445, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_88"/></StgValue>
</operation>

<operation id="5748" st_id="448" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:32  %xor_ln571_88 = xor i1 %icmp_ln571_88, true

]]></Node>
<StgValue><ssdm name="xor_ln571_88"/></StgValue>
</operation>

<operation id="5749" st_id="448" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:33  %and_ln582_88 = and i1 %icmp_ln582_88, %xor_ln571_88

]]></Node>
<StgValue><ssdm name="and_ln582_88"/></StgValue>
</operation>

<operation id="5750" st_id="448" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:34  %select_ln582_88 = select i1 %and_ln582_88, i12 %trunc_ln583_88, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_88"/></StgValue>
</operation>

<operation id="5751" st_id="448" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:35  %or_ln582_88 = or i1 %icmp_ln571_88, %icmp_ln582_88

]]></Node>
<StgValue><ssdm name="or_ln582_88"/></StgValue>
</operation>

<operation id="5752" st_id="448" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:36  %xor_ln582_88 = xor i1 %or_ln582_88, true

]]></Node>
<StgValue><ssdm name="xor_ln582_88"/></StgValue>
</operation>

<operation id="5753" st_id="448" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:37  %and_ln581_88 = and i1 %icmp_ln581_88, %xor_ln582_88

]]></Node>
<StgValue><ssdm name="and_ln581_88"/></StgValue>
</operation>

<operation id="5754" st_id="448" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:38  %xor_ln585_88 = xor i1 %icmp_ln585_88, true

]]></Node>
<StgValue><ssdm name="xor_ln585_88"/></StgValue>
</operation>

<operation id="5755" st_id="448" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:39  %and_ln585_176 = and i1 %and_ln581_88, %xor_ln585_88

]]></Node>
<StgValue><ssdm name="and_ln585_176"/></StgValue>
</operation>

<operation id="5756" st_id="448" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:40  %select_ln585_176 = select i1 %and_ln585_176, i12 %select_ln588_88, i12 %select_ln582_88

]]></Node>
<StgValue><ssdm name="select_ln585_176"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="5757" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:20  %sext_ln581_88 = sext i12 %select_ln581_88 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_88"/></StgValue>
</operation>

<operation id="5758" st_id="449" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:24  %icmp_ln603_88 = icmp ult i12 %select_ln581_88, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_88"/></StgValue>
</operation>

<operation id="5759" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.4_ifconv:25  %zext_ln586_88 = zext i32 %sext_ln581_88 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_88"/></StgValue>
</operation>

<operation id="5760" st_id="449" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.4_ifconv:26  %ashr_ln586_88 = ashr i54 %select_ln570_88, %zext_ln586_88

]]></Node>
<StgValue><ssdm name="ashr_ln586_88"/></StgValue>
</operation>

<operation id="5761" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.4_ifconv:27  %trunc_ln586_88 = trunc i54 %ashr_ln586_88 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_88"/></StgValue>
</operation>

<operation id="5762" st_id="449" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:31  %shl_ln604_88 = shl i12 %trunc_ln583_88, %select_ln581_88

]]></Node>
<StgValue><ssdm name="shl_ln604_88"/></StgValue>
</operation>

<operation id="5763" st_id="449" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:41  %and_ln585_177 = and i1 %and_ln581_88, %icmp_ln585_88

]]></Node>
<StgValue><ssdm name="and_ln585_177"/></StgValue>
</operation>

<operation id="5764" st_id="449" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:42  %select_ln585_177 = select i1 %and_ln585_177, i12 %trunc_ln586_88, i12 %select_ln585_176

]]></Node>
<StgValue><ssdm name="select_ln585_177"/></StgValue>
</operation>

<operation id="5765" st_id="449" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:43  %or_ln581_88 = or i1 %or_ln582_88, %icmp_ln581_88

]]></Node>
<StgValue><ssdm name="or_ln581_88"/></StgValue>
</operation>

<operation id="5766" st_id="449" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:44  %xor_ln581_88 = xor i1 %or_ln581_88, true

]]></Node>
<StgValue><ssdm name="xor_ln581_88"/></StgValue>
</operation>

<operation id="5767" st_id="449" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.4_ifconv:45  %and_ln603_88 = and i1 %icmp_ln603_88, %xor_ln581_88

]]></Node>
<StgValue><ssdm name="and_ln603_88"/></StgValue>
</operation>

<operation id="5768" st_id="449" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.4_ifconv:46  %select_ln603_88 = select i1 %and_ln603_88, i12 %shl_ln604_88, i12 %select_ln585_177

]]></Node>
<StgValue><ssdm name="select_ln603_88"/></StgValue>
</operation>

<operation id="5769" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.4.4_ifconv:47  br i1 %and_ln71_26, label %89, label %._crit_edge.1.4.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5770" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5047" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_71 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_71"/></StgValue>
</operation>

<operation id="5771" st_id="449" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5048" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_1_4_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67, i11 %zext_ln73_71)

]]></Node>
<StgValue><ssdm name="index_1_4_5"/></StgValue>
</operation>

<operation id="5772" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5049" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_4_5)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="5773" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5050" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.1.4.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="5774" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.4.5_ifconv:0  %has_hit_0_1_4_5 = phi i1 [ %tmp_446, %89 ], [ false, %._crit_edge.1.4.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_4_5"/></StgValue>
</operation>

<operation id="5775" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:1  %zext_ln76_89 = zext i1 %has_hit_0_1_4_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_89"/></StgValue>
</operation>

<operation id="5776" st_id="450" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.5_ifconv:2  %v_assign_1_4_5 = uitofp i32 %zext_ln76_89 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4_5"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="5777" st_id="451" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.5_ifconv:2  %v_assign_1_4_5 = uitofp i32 %zext_ln76_89 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_4_5"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="5778" st_id="452" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.5_ifconv:3  %d_assign_1_4_5 = fpext float %v_assign_1_4_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4_5"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="5779" st_id="453" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.5_ifconv:3  %d_assign_1_4_5 = fpext float %v_assign_1_4_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_4_5"/></StgValue>
</operation>

<operation id="5780" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5056" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.5_ifconv:4  %bitcast_ln696_178 = bitcast double %d_assign_1_4_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_178"/></StgValue>
</operation>

<operation id="5781" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.5_ifconv:5  %trunc_ln557_89 = trunc i64 %bitcast_ln696_178 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_89"/></StgValue>
</operation>

<operation id="5782" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5058" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.5_ifconv:6  %tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_178, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="5783" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5059" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.4.5_ifconv:7  %p_Result_112_4_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_178, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_4_5"/></StgValue>
</operation>

<operation id="5784" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.4.5_ifconv:8  %zext_ln461_89 = zext i11 %p_Result_112_4_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_89"/></StgValue>
</operation>

<operation id="5785" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5061" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.4.5_ifconv:9  %trunc_ln565_89 = trunc i64 %bitcast_ln696_178 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_89"/></StgValue>
</operation>

<operation id="5786" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5062" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.4.5_ifconv:10  %tmp_178 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_89)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="5787" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.4.5_ifconv:11  %zext_ln569_89 = zext i53 %tmp_178 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_89"/></StgValue>
</operation>

<operation id="5788" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5064" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.5_ifconv:12  %sub_ln461_89 = sub i54 0, %zext_ln569_89

]]></Node>
<StgValue><ssdm name="sub_ln461_89"/></StgValue>
</operation>

<operation id="5789" st_id="453" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5065" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.4.5_ifconv:13  %select_ln570_89 = select i1 %tmp_447, i54 %sub_ln461_89, i54 %zext_ln569_89

]]></Node>
<StgValue><ssdm name="select_ln570_89"/></StgValue>
</operation>

<operation id="5790" st_id="453" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5066" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.4.5_ifconv:14  %icmp_ln571_89 = icmp eq i63 %trunc_ln557_89, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_89"/></StgValue>
</operation>

<operation id="5791" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:15  %sub_ln575_89 = sub i12 1075, %zext_ln461_89

]]></Node>
<StgValue><ssdm name="sub_ln575_89"/></StgValue>
</operation>

<operation id="5792" st_id="453" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5068" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:16  %icmp_ln581_89 = icmp sgt i12 %sub_ln575_89, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_89"/></StgValue>
</operation>

<operation id="5793" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5069" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:17  %add_ln581_89 = add i12 -4, %sub_ln575_89

]]></Node>
<StgValue><ssdm name="add_ln581_89"/></StgValue>
</operation>

<operation id="5794" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:18  %sub_ln581_89 = sub i12 4, %sub_ln575_89

]]></Node>
<StgValue><ssdm name="sub_ln581_89"/></StgValue>
</operation>

<operation id="5795" st_id="453" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5071" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:19  %select_ln581_89 = select i1 %icmp_ln581_89, i12 %add_ln581_89, i12 %sub_ln581_89

]]></Node>
<StgValue><ssdm name="select_ln581_89"/></StgValue>
</operation>

<operation id="5796" st_id="453" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5073" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:21  %icmp_ln582_89 = icmp eq i12 %sub_ln575_89, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_89"/></StgValue>
</operation>

<operation id="5797" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.5_ifconv:22  %trunc_ln583_89 = trunc i54 %select_ln570_89 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_89"/></StgValue>
</operation>

<operation id="5798" st_id="453" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:23  %icmp_ln585_89 = icmp ult i12 %select_ln581_89, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_89"/></StgValue>
</operation>

<operation id="5799" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.5_ifconv:28  %bitcast_ln696_179 = bitcast float %v_assign_1_4_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_179"/></StgValue>
</operation>

<operation id="5800" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.4.5_ifconv:29  %tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_179, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="5801" st_id="453" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:30  %select_ln588_89 = select i1 %tmp_448, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_89"/></StgValue>
</operation>

<operation id="5802" st_id="453" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:32  %xor_ln571_89 = xor i1 %icmp_ln571_89, true

]]></Node>
<StgValue><ssdm name="xor_ln571_89"/></StgValue>
</operation>

<operation id="5803" st_id="453" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:33  %and_ln582_89 = and i1 %icmp_ln582_89, %xor_ln571_89

]]></Node>
<StgValue><ssdm name="and_ln582_89"/></StgValue>
</operation>

<operation id="5804" st_id="453" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:34  %select_ln582_89 = select i1 %and_ln582_89, i12 %trunc_ln583_89, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_89"/></StgValue>
</operation>

<operation id="5805" st_id="453" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:35  %or_ln582_89 = or i1 %icmp_ln571_89, %icmp_ln582_89

]]></Node>
<StgValue><ssdm name="or_ln582_89"/></StgValue>
</operation>

<operation id="5806" st_id="453" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:36  %xor_ln582_89 = xor i1 %or_ln582_89, true

]]></Node>
<StgValue><ssdm name="xor_ln582_89"/></StgValue>
</operation>

<operation id="5807" st_id="453" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:37  %and_ln581_89 = and i1 %icmp_ln581_89, %xor_ln582_89

]]></Node>
<StgValue><ssdm name="and_ln581_89"/></StgValue>
</operation>

<operation id="5808" st_id="453" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:38  %xor_ln585_89 = xor i1 %icmp_ln585_89, true

]]></Node>
<StgValue><ssdm name="xor_ln585_89"/></StgValue>
</operation>

<operation id="5809" st_id="453" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:39  %and_ln585_178 = and i1 %and_ln581_89, %xor_ln585_89

]]></Node>
<StgValue><ssdm name="and_ln585_178"/></StgValue>
</operation>

<operation id="5810" st_id="453" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:40  %select_ln585_178 = select i1 %and_ln585_178, i12 %select_ln588_89, i12 %select_ln582_89

]]></Node>
<StgValue><ssdm name="select_ln585_178"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="5811" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5072" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:20  %sext_ln581_89 = sext i12 %select_ln581_89 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_89"/></StgValue>
</operation>

<operation id="5812" st_id="454" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:24  %icmp_ln603_89 = icmp ult i12 %select_ln581_89, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_89"/></StgValue>
</operation>

<operation id="5813" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.4.5_ifconv:25  %zext_ln586_89 = zext i32 %sext_ln581_89 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_89"/></StgValue>
</operation>

<operation id="5814" st_id="454" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.4.5_ifconv:26  %ashr_ln586_89 = ashr i54 %select_ln570_89, %zext_ln586_89

]]></Node>
<StgValue><ssdm name="ashr_ln586_89"/></StgValue>
</operation>

<operation id="5815" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.4.5_ifconv:27  %trunc_ln586_89 = trunc i54 %ashr_ln586_89 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_89"/></StgValue>
</operation>

<operation id="5816" st_id="454" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5083" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:31  %shl_ln604_89 = shl i12 %trunc_ln583_89, %select_ln581_89

]]></Node>
<StgValue><ssdm name="shl_ln604_89"/></StgValue>
</operation>

<operation id="5817" st_id="454" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:41  %and_ln585_179 = and i1 %and_ln581_89, %icmp_ln585_89

]]></Node>
<StgValue><ssdm name="and_ln585_179"/></StgValue>
</operation>

<operation id="5818" st_id="454" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:42  %select_ln585_179 = select i1 %and_ln585_179, i12 %trunc_ln586_89, i12 %select_ln585_178

]]></Node>
<StgValue><ssdm name="select_ln585_179"/></StgValue>
</operation>

<operation id="5819" st_id="454" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:43  %or_ln581_89 = or i1 %or_ln582_89, %icmp_ln581_89

]]></Node>
<StgValue><ssdm name="or_ln581_89"/></StgValue>
</operation>

<operation id="5820" st_id="454" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:44  %xor_ln581_89 = xor i1 %or_ln581_89, true

]]></Node>
<StgValue><ssdm name="xor_ln581_89"/></StgValue>
</operation>

<operation id="5821" st_id="454" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:45  %and_ln603_89 = and i1 %icmp_ln603_89, %xor_ln581_89

]]></Node>
<StgValue><ssdm name="and_ln603_89"/></StgValue>
</operation>

<operation id="5822" st_id="454" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5098" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.4.5_ifconv:46  %select_ln603_89 = select i1 %and_ln603_89, i12 %shl_ln604_89, i12 %select_ln585_179

]]></Node>
<StgValue><ssdm name="select_ln603_89"/></StgValue>
</operation>

<operation id="5823" st_id="454" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4.5_ifconv:47  %and_ln71_27 = and i1 %and_ln71_11, %and_ln71_21

]]></Node>
<StgValue><ssdm name="and_ln71_27"/></StgValue>
</operation>

<operation id="5824" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.4.5_ifconv:48  br i1 %and_ln71_27, label %90, label %._crit_edge.1.5.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5825" st_id="454" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5102" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_5 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_1_5"/></StgValue>
</operation>

<operation id="5826" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5103" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_5)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="5827" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5104" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.5.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="5828" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5106" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.5.0_ifconv:0  %has_hit_0_1_5_0 = phi i1 [ %tmp_449, %90 ], [ false, %._crit_edge.1.4.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_5_0"/></StgValue>
</operation>

<operation id="5829" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5107" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:1  %zext_ln76_90 = zext i1 %has_hit_0_1_5_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_90"/></StgValue>
</operation>

<operation id="5830" st_id="455" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5108" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.0_ifconv:2  %v_assign_1_5 = uitofp i32 %zext_ln76_90 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="5831" st_id="456" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5108" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.0_ifconv:2  %v_assign_1_5 = uitofp i32 %zext_ln76_90 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="5832" st_id="457" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5109" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.0_ifconv:3  %d_assign_1_5 = fpext float %v_assign_1_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="5833" st_id="458" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5109" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.0_ifconv:3  %d_assign_1_5 = fpext float %v_assign_1_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5"/></StgValue>
</operation>

<operation id="5834" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5110" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.0_ifconv:4  %bitcast_ln696_180 = bitcast double %d_assign_1_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_180"/></StgValue>
</operation>

<operation id="5835" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.0_ifconv:5  %trunc_ln557_90 = trunc i64 %bitcast_ln696_180 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_90"/></StgValue>
</operation>

<operation id="5836" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5112" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.0_ifconv:6  %tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_180, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="5837" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5113" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.5.0_ifconv:7  %p_Result_112_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_180, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_5"/></StgValue>
</operation>

<operation id="5838" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5114" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.5.0_ifconv:8  %zext_ln461_90 = zext i11 %p_Result_112_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_90"/></StgValue>
</operation>

<operation id="5839" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5115" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.0_ifconv:9  %trunc_ln565_90 = trunc i64 %bitcast_ln696_180 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_90"/></StgValue>
</operation>

<operation id="5840" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5116" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.5.0_ifconv:10  %tmp_180 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_90)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="5841" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5117" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.5.0_ifconv:11  %zext_ln569_90 = zext i53 %tmp_180 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_90"/></StgValue>
</operation>

<operation id="5842" st_id="458" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5118" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.0_ifconv:12  %sub_ln461_90 = sub i54 0, %zext_ln569_90

]]></Node>
<StgValue><ssdm name="sub_ln461_90"/></StgValue>
</operation>

<operation id="5843" st_id="458" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5119" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.5.0_ifconv:13  %select_ln570_90 = select i1 %tmp_450, i54 %sub_ln461_90, i54 %zext_ln569_90

]]></Node>
<StgValue><ssdm name="select_ln570_90"/></StgValue>
</operation>

<operation id="5844" st_id="458" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5120" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.5.0_ifconv:14  %icmp_ln571_90 = icmp eq i63 %trunc_ln557_90, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_90"/></StgValue>
</operation>

<operation id="5845" st_id="458" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:15  %sub_ln575_90 = sub i12 1075, %zext_ln461_90

]]></Node>
<StgValue><ssdm name="sub_ln575_90"/></StgValue>
</operation>

<operation id="5846" st_id="458" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5122" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:16  %icmp_ln581_90 = icmp sgt i12 %sub_ln575_90, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_90"/></StgValue>
</operation>

<operation id="5847" st_id="458" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:17  %add_ln581_90 = add i12 -4, %sub_ln575_90

]]></Node>
<StgValue><ssdm name="add_ln581_90"/></StgValue>
</operation>

<operation id="5848" st_id="458" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:18  %sub_ln581_90 = sub i12 4, %sub_ln575_90

]]></Node>
<StgValue><ssdm name="sub_ln581_90"/></StgValue>
</operation>

<operation id="5849" st_id="458" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5125" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:19  %select_ln581_90 = select i1 %icmp_ln581_90, i12 %add_ln581_90, i12 %sub_ln581_90

]]></Node>
<StgValue><ssdm name="select_ln581_90"/></StgValue>
</operation>

<operation id="5850" st_id="458" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5127" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:21  %icmp_ln582_90 = icmp eq i12 %sub_ln575_90, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_90"/></StgValue>
</operation>

<operation id="5851" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5128" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.0_ifconv:22  %trunc_ln583_90 = trunc i54 %select_ln570_90 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_90"/></StgValue>
</operation>

<operation id="5852" st_id="458" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5129" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:23  %icmp_ln585_90 = icmp ult i12 %select_ln581_90, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_90"/></StgValue>
</operation>

<operation id="5853" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5134" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.0_ifconv:28  %bitcast_ln696_181 = bitcast float %v_assign_1_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_181"/></StgValue>
</operation>

<operation id="5854" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.0_ifconv:29  %tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_181, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="5855" st_id="458" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5136" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:30  %select_ln588_90 = select i1 %tmp_451, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_90"/></StgValue>
</operation>

<operation id="5856" st_id="458" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:32  %xor_ln571_90 = xor i1 %icmp_ln571_90, true

]]></Node>
<StgValue><ssdm name="xor_ln571_90"/></StgValue>
</operation>

<operation id="5857" st_id="458" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:33  %and_ln582_90 = and i1 %icmp_ln582_90, %xor_ln571_90

]]></Node>
<StgValue><ssdm name="and_ln582_90"/></StgValue>
</operation>

<operation id="5858" st_id="458" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5140" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:34  %select_ln582_90 = select i1 %and_ln582_90, i12 %trunc_ln583_90, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_90"/></StgValue>
</operation>

<operation id="5859" st_id="458" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:35  %or_ln582_90 = or i1 %icmp_ln571_90, %icmp_ln582_90

]]></Node>
<StgValue><ssdm name="or_ln582_90"/></StgValue>
</operation>

<operation id="5860" st_id="458" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:36  %xor_ln582_90 = xor i1 %or_ln582_90, true

]]></Node>
<StgValue><ssdm name="xor_ln582_90"/></StgValue>
</operation>

<operation id="5861" st_id="458" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:37  %and_ln581_90 = and i1 %icmp_ln581_90, %xor_ln582_90

]]></Node>
<StgValue><ssdm name="and_ln581_90"/></StgValue>
</operation>

<operation id="5862" st_id="458" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:38  %xor_ln585_90 = xor i1 %icmp_ln585_90, true

]]></Node>
<StgValue><ssdm name="xor_ln585_90"/></StgValue>
</operation>

<operation id="5863" st_id="458" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:39  %and_ln585_180 = and i1 %and_ln581_90, %xor_ln585_90

]]></Node>
<StgValue><ssdm name="and_ln585_180"/></StgValue>
</operation>

<operation id="5864" st_id="458" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:40  %select_ln585_180 = select i1 %and_ln585_180, i12 %select_ln588_90, i12 %select_ln582_90

]]></Node>
<StgValue><ssdm name="select_ln585_180"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="5865" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5126" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:20  %sext_ln581_90 = sext i12 %select_ln581_90 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_90"/></StgValue>
</operation>

<operation id="5866" st_id="459" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5130" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:24  %icmp_ln603_90 = icmp ult i12 %select_ln581_90, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_90"/></StgValue>
</operation>

<operation id="5867" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.0_ifconv:25  %zext_ln586_90 = zext i32 %sext_ln581_90 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_90"/></StgValue>
</operation>

<operation id="5868" st_id="459" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5132" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.0_ifconv:26  %ashr_ln586_90 = ashr i54 %select_ln570_90, %zext_ln586_90

]]></Node>
<StgValue><ssdm name="ashr_ln586_90"/></StgValue>
</operation>

<operation id="5869" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5133" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.0_ifconv:27  %trunc_ln586_90 = trunc i54 %ashr_ln586_90 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_90"/></StgValue>
</operation>

<operation id="5870" st_id="459" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:31  %shl_ln604_90 = shl i12 %trunc_ln583_90, %select_ln581_90

]]></Node>
<StgValue><ssdm name="shl_ln604_90"/></StgValue>
</operation>

<operation id="5871" st_id="459" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:41  %and_ln585_181 = and i1 %and_ln581_90, %icmp_ln585_90

]]></Node>
<StgValue><ssdm name="and_ln585_181"/></StgValue>
</operation>

<operation id="5872" st_id="459" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5148" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:42  %select_ln585_181 = select i1 %and_ln585_181, i12 %trunc_ln586_90, i12 %select_ln585_180

]]></Node>
<StgValue><ssdm name="select_ln585_181"/></StgValue>
</operation>

<operation id="5873" st_id="459" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:43  %or_ln581_90 = or i1 %or_ln582_90, %icmp_ln581_90

]]></Node>
<StgValue><ssdm name="or_ln581_90"/></StgValue>
</operation>

<operation id="5874" st_id="459" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:44  %xor_ln581_90 = xor i1 %or_ln581_90, true

]]></Node>
<StgValue><ssdm name="xor_ln581_90"/></StgValue>
</operation>

<operation id="5875" st_id="459" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.0_ifconv:45  %and_ln603_90 = and i1 %icmp_ln603_90, %xor_ln581_90

]]></Node>
<StgValue><ssdm name="and_ln603_90"/></StgValue>
</operation>

<operation id="5876" st_id="459" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5152" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.0_ifconv:46  %select_ln603_90 = select i1 %and_ln603_90, i12 %shl_ln604_90, i12 %select_ln585_181

]]></Node>
<StgValue><ssdm name="select_ln603_90"/></StgValue>
</operation>

<operation id="5877" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.5.0_ifconv:47  br i1 %and_ln71_27, label %91, label %._crit_edge.1.5.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5878" st_id="459" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5155" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_5_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_1_5_1"/></StgValue>
</operation>

<operation id="5879" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5156" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_5_1)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="5880" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5157" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.5.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="5881" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5159" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.5.1_ifconv:0  %has_hit_0_1_5_1 = phi i1 [ %tmp_452, %91 ], [ false, %._crit_edge.1.5.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_5_1"/></StgValue>
</operation>

<operation id="5882" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5160" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:1  %zext_ln76_91 = zext i1 %has_hit_0_1_5_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_91"/></StgValue>
</operation>

<operation id="5883" st_id="460" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5161" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.1_ifconv:2  %v_assign_1_5_1 = uitofp i32 %zext_ln76_91 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5_1"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="5884" st_id="461" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5161" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.1_ifconv:2  %v_assign_1_5_1 = uitofp i32 %zext_ln76_91 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5_1"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="5885" st_id="462" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.1_ifconv:3  %d_assign_1_5_1 = fpext float %v_assign_1_5_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5_1"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="5886" st_id="463" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.1_ifconv:3  %d_assign_1_5_1 = fpext float %v_assign_1_5_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5_1"/></StgValue>
</operation>

<operation id="5887" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5163" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.1_ifconv:4  %bitcast_ln696_182 = bitcast double %d_assign_1_5_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_182"/></StgValue>
</operation>

<operation id="5888" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5164" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.1_ifconv:5  %trunc_ln557_91 = trunc i64 %bitcast_ln696_182 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_91"/></StgValue>
</operation>

<operation id="5889" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.1_ifconv:6  %tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_182, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="5890" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5166" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.5.1_ifconv:7  %p_Result_112_5_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_182, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_5_1"/></StgValue>
</operation>

<operation id="5891" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5167" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.5.1_ifconv:8  %zext_ln461_91 = zext i11 %p_Result_112_5_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_91"/></StgValue>
</operation>

<operation id="5892" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5168" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.1_ifconv:9  %trunc_ln565_91 = trunc i64 %bitcast_ln696_182 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_91"/></StgValue>
</operation>

<operation id="5893" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5169" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.5.1_ifconv:10  %tmp_182 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_91)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="5894" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5170" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.5.1_ifconv:11  %zext_ln569_91 = zext i53 %tmp_182 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_91"/></StgValue>
</operation>

<operation id="5895" st_id="463" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5171" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.1_ifconv:12  %sub_ln461_91 = sub i54 0, %zext_ln569_91

]]></Node>
<StgValue><ssdm name="sub_ln461_91"/></StgValue>
</operation>

<operation id="5896" st_id="463" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5172" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.5.1_ifconv:13  %select_ln570_91 = select i1 %tmp_453, i54 %sub_ln461_91, i54 %zext_ln569_91

]]></Node>
<StgValue><ssdm name="select_ln570_91"/></StgValue>
</operation>

<operation id="5897" st_id="463" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5173" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.5.1_ifconv:14  %icmp_ln571_91 = icmp eq i63 %trunc_ln557_91, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_91"/></StgValue>
</operation>

<operation id="5898" st_id="463" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:15  %sub_ln575_91 = sub i12 1075, %zext_ln461_91

]]></Node>
<StgValue><ssdm name="sub_ln575_91"/></StgValue>
</operation>

<operation id="5899" st_id="463" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5175" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:16  %icmp_ln581_91 = icmp sgt i12 %sub_ln575_91, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_91"/></StgValue>
</operation>

<operation id="5900" st_id="463" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:17  %add_ln581_91 = add i12 -4, %sub_ln575_91

]]></Node>
<StgValue><ssdm name="add_ln581_91"/></StgValue>
</operation>

<operation id="5901" st_id="463" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:18  %sub_ln581_91 = sub i12 4, %sub_ln575_91

]]></Node>
<StgValue><ssdm name="sub_ln581_91"/></StgValue>
</operation>

<operation id="5902" st_id="463" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5178" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:19  %select_ln581_91 = select i1 %icmp_ln581_91, i12 %add_ln581_91, i12 %sub_ln581_91

]]></Node>
<StgValue><ssdm name="select_ln581_91"/></StgValue>
</operation>

<operation id="5903" st_id="463" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5180" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:21  %icmp_ln582_91 = icmp eq i12 %sub_ln575_91, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_91"/></StgValue>
</operation>

<operation id="5904" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5181" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.1_ifconv:22  %trunc_ln583_91 = trunc i54 %select_ln570_91 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_91"/></StgValue>
</operation>

<operation id="5905" st_id="463" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5182" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:23  %icmp_ln585_91 = icmp ult i12 %select_ln581_91, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_91"/></StgValue>
</operation>

<operation id="5906" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5187" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.1_ifconv:28  %bitcast_ln696_183 = bitcast float %v_assign_1_5_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_183"/></StgValue>
</operation>

<operation id="5907" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.1_ifconv:29  %tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_183, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="5908" st_id="463" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5189" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:30  %select_ln588_91 = select i1 %tmp_454, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_91"/></StgValue>
</operation>

<operation id="5909" st_id="463" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:32  %xor_ln571_91 = xor i1 %icmp_ln571_91, true

]]></Node>
<StgValue><ssdm name="xor_ln571_91"/></StgValue>
</operation>

<operation id="5910" st_id="463" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:33  %and_ln582_91 = and i1 %icmp_ln582_91, %xor_ln571_91

]]></Node>
<StgValue><ssdm name="and_ln582_91"/></StgValue>
</operation>

<operation id="5911" st_id="463" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5193" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:34  %select_ln582_91 = select i1 %and_ln582_91, i12 %trunc_ln583_91, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_91"/></StgValue>
</operation>

<operation id="5912" st_id="463" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:35  %or_ln582_91 = or i1 %icmp_ln571_91, %icmp_ln582_91

]]></Node>
<StgValue><ssdm name="or_ln582_91"/></StgValue>
</operation>

<operation id="5913" st_id="463" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:36  %xor_ln582_91 = xor i1 %or_ln582_91, true

]]></Node>
<StgValue><ssdm name="xor_ln582_91"/></StgValue>
</operation>

<operation id="5914" st_id="463" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:37  %and_ln581_91 = and i1 %icmp_ln581_91, %xor_ln582_91

]]></Node>
<StgValue><ssdm name="and_ln581_91"/></StgValue>
</operation>

<operation id="5915" st_id="463" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:38  %xor_ln585_91 = xor i1 %icmp_ln585_91, true

]]></Node>
<StgValue><ssdm name="xor_ln585_91"/></StgValue>
</operation>

<operation id="5916" st_id="463" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:39  %and_ln585_182 = and i1 %and_ln581_91, %xor_ln585_91

]]></Node>
<StgValue><ssdm name="and_ln585_182"/></StgValue>
</operation>

<operation id="5917" st_id="463" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5199" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:40  %select_ln585_182 = select i1 %and_ln585_182, i12 %select_ln588_91, i12 %select_ln582_91

]]></Node>
<StgValue><ssdm name="select_ln585_182"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="5918" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5179" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:20  %sext_ln581_91 = sext i12 %select_ln581_91 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_91"/></StgValue>
</operation>

<operation id="5919" st_id="464" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5183" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:24  %icmp_ln603_91 = icmp ult i12 %select_ln581_91, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_91"/></StgValue>
</operation>

<operation id="5920" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5184" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.1_ifconv:25  %zext_ln586_91 = zext i32 %sext_ln581_91 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_91"/></StgValue>
</operation>

<operation id="5921" st_id="464" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5185" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.1_ifconv:26  %ashr_ln586_91 = ashr i54 %select_ln570_91, %zext_ln586_91

]]></Node>
<StgValue><ssdm name="ashr_ln586_91"/></StgValue>
</operation>

<operation id="5922" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5186" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.1_ifconv:27  %trunc_ln586_91 = trunc i54 %ashr_ln586_91 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_91"/></StgValue>
</operation>

<operation id="5923" st_id="464" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:31  %shl_ln604_91 = shl i12 %trunc_ln583_91, %select_ln581_91

]]></Node>
<StgValue><ssdm name="shl_ln604_91"/></StgValue>
</operation>

<operation id="5924" st_id="464" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:41  %and_ln585_183 = and i1 %and_ln581_91, %icmp_ln585_91

]]></Node>
<StgValue><ssdm name="and_ln585_183"/></StgValue>
</operation>

<operation id="5925" st_id="464" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:42  %select_ln585_183 = select i1 %and_ln585_183, i12 %trunc_ln586_91, i12 %select_ln585_182

]]></Node>
<StgValue><ssdm name="select_ln585_183"/></StgValue>
</operation>

<operation id="5926" st_id="464" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:43  %or_ln581_91 = or i1 %or_ln582_91, %icmp_ln581_91

]]></Node>
<StgValue><ssdm name="or_ln581_91"/></StgValue>
</operation>

<operation id="5927" st_id="464" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:44  %xor_ln581_91 = xor i1 %or_ln581_91, true

]]></Node>
<StgValue><ssdm name="xor_ln581_91"/></StgValue>
</operation>

<operation id="5928" st_id="464" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.1_ifconv:45  %and_ln603_91 = and i1 %icmp_ln603_91, %xor_ln581_91

]]></Node>
<StgValue><ssdm name="and_ln603_91"/></StgValue>
</operation>

<operation id="5929" st_id="464" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5205" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.1_ifconv:46  %select_ln603_91 = select i1 %and_ln603_91, i12 %shl_ln604_91, i12 %select_ln585_183

]]></Node>
<StgValue><ssdm name="select_ln603_91"/></StgValue>
</operation>

<operation id="5930" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.5.1_ifconv:47  br i1 %and_ln71_27, label %92, label %._crit_edge.1.5.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5931" st_id="464" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5208" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_5_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_1_5_2"/></StgValue>
</operation>

<operation id="5932" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5209" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_5_2)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="5933" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5210" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.5.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="5934" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5212" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.5.2_ifconv:0  %has_hit_0_1_5_2 = phi i1 [ %tmp_455, %92 ], [ false, %._crit_edge.1.5.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_5_2"/></StgValue>
</operation>

<operation id="5935" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5213" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:1  %zext_ln76_92 = zext i1 %has_hit_0_1_5_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_92"/></StgValue>
</operation>

<operation id="5936" st_id="465" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5214" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.2_ifconv:2  %v_assign_1_5_2 = uitofp i32 %zext_ln76_92 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5_2"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="5937" st_id="466" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5214" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.2_ifconv:2  %v_assign_1_5_2 = uitofp i32 %zext_ln76_92 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5_2"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="5938" st_id="467" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.2_ifconv:3  %d_assign_1_5_2 = fpext float %v_assign_1_5_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5_2"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="5939" st_id="468" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.2_ifconv:3  %d_assign_1_5_2 = fpext float %v_assign_1_5_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5_2"/></StgValue>
</operation>

<operation id="5940" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5216" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.2_ifconv:4  %bitcast_ln696_184 = bitcast double %d_assign_1_5_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_184"/></StgValue>
</operation>

<operation id="5941" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5217" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.2_ifconv:5  %trunc_ln557_92 = trunc i64 %bitcast_ln696_184 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_92"/></StgValue>
</operation>

<operation id="5942" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5218" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.2_ifconv:6  %tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_184, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="5943" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.5.2_ifconv:7  %p_Result_112_5_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_184, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_5_2"/></StgValue>
</operation>

<operation id="5944" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.5.2_ifconv:8  %zext_ln461_92 = zext i11 %p_Result_112_5_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_92"/></StgValue>
</operation>

<operation id="5945" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5221" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.2_ifconv:9  %trunc_ln565_92 = trunc i64 %bitcast_ln696_184 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_92"/></StgValue>
</operation>

<operation id="5946" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5222" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.5.2_ifconv:10  %tmp_184 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_92)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="5947" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5223" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.5.2_ifconv:11  %zext_ln569_92 = zext i53 %tmp_184 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_92"/></StgValue>
</operation>

<operation id="5948" st_id="468" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5224" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.2_ifconv:12  %sub_ln461_92 = sub i54 0, %zext_ln569_92

]]></Node>
<StgValue><ssdm name="sub_ln461_92"/></StgValue>
</operation>

<operation id="5949" st_id="468" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5225" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.5.2_ifconv:13  %select_ln570_92 = select i1 %tmp_456, i54 %sub_ln461_92, i54 %zext_ln569_92

]]></Node>
<StgValue><ssdm name="select_ln570_92"/></StgValue>
</operation>

<operation id="5950" st_id="468" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5226" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.5.2_ifconv:14  %icmp_ln571_92 = icmp eq i63 %trunc_ln557_92, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_92"/></StgValue>
</operation>

<operation id="5951" st_id="468" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:15  %sub_ln575_92 = sub i12 1075, %zext_ln461_92

]]></Node>
<StgValue><ssdm name="sub_ln575_92"/></StgValue>
</operation>

<operation id="5952" st_id="468" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5228" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:16  %icmp_ln581_92 = icmp sgt i12 %sub_ln575_92, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_92"/></StgValue>
</operation>

<operation id="5953" st_id="468" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:17  %add_ln581_92 = add i12 -4, %sub_ln575_92

]]></Node>
<StgValue><ssdm name="add_ln581_92"/></StgValue>
</operation>

<operation id="5954" st_id="468" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:18  %sub_ln581_92 = sub i12 4, %sub_ln575_92

]]></Node>
<StgValue><ssdm name="sub_ln581_92"/></StgValue>
</operation>

<operation id="5955" st_id="468" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5231" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:19  %select_ln581_92 = select i1 %icmp_ln581_92, i12 %add_ln581_92, i12 %sub_ln581_92

]]></Node>
<StgValue><ssdm name="select_ln581_92"/></StgValue>
</operation>

<operation id="5956" st_id="468" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5233" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:21  %icmp_ln582_92 = icmp eq i12 %sub_ln575_92, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_92"/></StgValue>
</operation>

<operation id="5957" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5234" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.2_ifconv:22  %trunc_ln583_92 = trunc i54 %select_ln570_92 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_92"/></StgValue>
</operation>

<operation id="5958" st_id="468" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:23  %icmp_ln585_92 = icmp ult i12 %select_ln581_92, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_92"/></StgValue>
</operation>

<operation id="5959" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5240" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.2_ifconv:28  %bitcast_ln696_185 = bitcast float %v_assign_1_5_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_185"/></StgValue>
</operation>

<operation id="5960" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.2_ifconv:29  %tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_185, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="5961" st_id="468" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5242" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:30  %select_ln588_92 = select i1 %tmp_457, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_92"/></StgValue>
</operation>

<operation id="5962" st_id="468" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:32  %xor_ln571_92 = xor i1 %icmp_ln571_92, true

]]></Node>
<StgValue><ssdm name="xor_ln571_92"/></StgValue>
</operation>

<operation id="5963" st_id="468" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:33  %and_ln582_92 = and i1 %icmp_ln582_92, %xor_ln571_92

]]></Node>
<StgValue><ssdm name="and_ln582_92"/></StgValue>
</operation>

<operation id="5964" st_id="468" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5246" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:34  %select_ln582_92 = select i1 %and_ln582_92, i12 %trunc_ln583_92, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_92"/></StgValue>
</operation>

<operation id="5965" st_id="468" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:35  %or_ln582_92 = or i1 %icmp_ln571_92, %icmp_ln582_92

]]></Node>
<StgValue><ssdm name="or_ln582_92"/></StgValue>
</operation>

<operation id="5966" st_id="468" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:36  %xor_ln582_92 = xor i1 %or_ln582_92, true

]]></Node>
<StgValue><ssdm name="xor_ln582_92"/></StgValue>
</operation>

<operation id="5967" st_id="468" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:37  %and_ln581_92 = and i1 %icmp_ln581_92, %xor_ln582_92

]]></Node>
<StgValue><ssdm name="and_ln581_92"/></StgValue>
</operation>

<operation id="5968" st_id="468" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:38  %xor_ln585_92 = xor i1 %icmp_ln585_92, true

]]></Node>
<StgValue><ssdm name="xor_ln585_92"/></StgValue>
</operation>

<operation id="5969" st_id="468" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:39  %and_ln585_184 = and i1 %and_ln581_92, %xor_ln585_92

]]></Node>
<StgValue><ssdm name="and_ln585_184"/></StgValue>
</operation>

<operation id="5970" st_id="468" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5252" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:40  %select_ln585_184 = select i1 %and_ln585_184, i12 %select_ln588_92, i12 %select_ln582_92

]]></Node>
<StgValue><ssdm name="select_ln585_184"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="5971" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5232" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:20  %sext_ln581_92 = sext i12 %select_ln581_92 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_92"/></StgValue>
</operation>

<operation id="5972" st_id="469" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:24  %icmp_ln603_92 = icmp ult i12 %select_ln581_92, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_92"/></StgValue>
</operation>

<operation id="5973" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.2_ifconv:25  %zext_ln586_92 = zext i32 %sext_ln581_92 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_92"/></StgValue>
</operation>

<operation id="5974" st_id="469" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5238" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.2_ifconv:26  %ashr_ln586_92 = ashr i54 %select_ln570_92, %zext_ln586_92

]]></Node>
<StgValue><ssdm name="ashr_ln586_92"/></StgValue>
</operation>

<operation id="5975" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5239" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.2_ifconv:27  %trunc_ln586_92 = trunc i54 %ashr_ln586_92 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_92"/></StgValue>
</operation>

<operation id="5976" st_id="469" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:31  %shl_ln604_92 = shl i12 %trunc_ln583_92, %select_ln581_92

]]></Node>
<StgValue><ssdm name="shl_ln604_92"/></StgValue>
</operation>

<operation id="5977" st_id="469" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:41  %and_ln585_185 = and i1 %and_ln581_92, %icmp_ln585_92

]]></Node>
<StgValue><ssdm name="and_ln585_185"/></StgValue>
</operation>

<operation id="5978" st_id="469" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5254" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:42  %select_ln585_185 = select i1 %and_ln585_185, i12 %trunc_ln586_92, i12 %select_ln585_184

]]></Node>
<StgValue><ssdm name="select_ln585_185"/></StgValue>
</operation>

<operation id="5979" st_id="469" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:43  %or_ln581_92 = or i1 %or_ln582_92, %icmp_ln581_92

]]></Node>
<StgValue><ssdm name="or_ln581_92"/></StgValue>
</operation>

<operation id="5980" st_id="469" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:44  %xor_ln581_92 = xor i1 %or_ln581_92, true

]]></Node>
<StgValue><ssdm name="xor_ln581_92"/></StgValue>
</operation>

<operation id="5981" st_id="469" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.2_ifconv:45  %and_ln603_92 = and i1 %icmp_ln603_92, %xor_ln581_92

]]></Node>
<StgValue><ssdm name="and_ln603_92"/></StgValue>
</operation>

<operation id="5982" st_id="469" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5258" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.2_ifconv:46  %select_ln603_92 = select i1 %and_ln603_92, i12 %shl_ln604_92, i12 %select_ln585_185

]]></Node>
<StgValue><ssdm name="select_ln603_92"/></StgValue>
</operation>

<operation id="5983" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.5.2_ifconv:47  br i1 %and_ln71_27, label %93, label %._crit_edge.1.5.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="5984" st_id="469" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5261" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_5_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_1_5_3"/></StgValue>
</operation>

<operation id="5985" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5262" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_5_3)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="5986" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5263" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.5.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="5987" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5265" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.5.3_ifconv:0  %has_hit_0_1_5_3 = phi i1 [ %tmp_458, %93 ], [ false, %._crit_edge.1.5.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_5_3"/></StgValue>
</operation>

<operation id="5988" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5266" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:1  %zext_ln76_93 = zext i1 %has_hit_0_1_5_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_93"/></StgValue>
</operation>

<operation id="5989" st_id="470" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.3_ifconv:2  %v_assign_1_5_3 = uitofp i32 %zext_ln76_93 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5_3"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="5990" st_id="471" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.3_ifconv:2  %v_assign_1_5_3 = uitofp i32 %zext_ln76_93 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5_3"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="5991" st_id="472" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.3_ifconv:3  %d_assign_1_5_3 = fpext float %v_assign_1_5_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5_3"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="5992" st_id="473" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.3_ifconv:3  %d_assign_1_5_3 = fpext float %v_assign_1_5_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5_3"/></StgValue>
</operation>

<operation id="5993" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5269" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.3_ifconv:4  %bitcast_ln696_186 = bitcast double %d_assign_1_5_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_186"/></StgValue>
</operation>

<operation id="5994" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.3_ifconv:5  %trunc_ln557_93 = trunc i64 %bitcast_ln696_186 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_93"/></StgValue>
</operation>

<operation id="5995" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5271" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.3_ifconv:6  %tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_186, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="5996" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5272" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.5.3_ifconv:7  %p_Result_112_5_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_186, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_5_3"/></StgValue>
</operation>

<operation id="5997" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5273" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.5.3_ifconv:8  %zext_ln461_93 = zext i11 %p_Result_112_5_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_93"/></StgValue>
</operation>

<operation id="5998" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5274" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.3_ifconv:9  %trunc_ln565_93 = trunc i64 %bitcast_ln696_186 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_93"/></StgValue>
</operation>

<operation id="5999" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5275" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.5.3_ifconv:10  %tmp_186 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_93)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="6000" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5276" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.5.3_ifconv:11  %zext_ln569_93 = zext i53 %tmp_186 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_93"/></StgValue>
</operation>

<operation id="6001" st_id="473" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5277" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.3_ifconv:12  %sub_ln461_93 = sub i54 0, %zext_ln569_93

]]></Node>
<StgValue><ssdm name="sub_ln461_93"/></StgValue>
</operation>

<operation id="6002" st_id="473" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5278" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.5.3_ifconv:13  %select_ln570_93 = select i1 %tmp_459, i54 %sub_ln461_93, i54 %zext_ln569_93

]]></Node>
<StgValue><ssdm name="select_ln570_93"/></StgValue>
</operation>

<operation id="6003" st_id="473" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5279" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.5.3_ifconv:14  %icmp_ln571_93 = icmp eq i63 %trunc_ln557_93, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_93"/></StgValue>
</operation>

<operation id="6004" st_id="473" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:15  %sub_ln575_93 = sub i12 1075, %zext_ln461_93

]]></Node>
<StgValue><ssdm name="sub_ln575_93"/></StgValue>
</operation>

<operation id="6005" st_id="473" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5281" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:16  %icmp_ln581_93 = icmp sgt i12 %sub_ln575_93, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_93"/></StgValue>
</operation>

<operation id="6006" st_id="473" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:17  %add_ln581_93 = add i12 -4, %sub_ln575_93

]]></Node>
<StgValue><ssdm name="add_ln581_93"/></StgValue>
</operation>

<operation id="6007" st_id="473" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:18  %sub_ln581_93 = sub i12 4, %sub_ln575_93

]]></Node>
<StgValue><ssdm name="sub_ln581_93"/></StgValue>
</operation>

<operation id="6008" st_id="473" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5284" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:19  %select_ln581_93 = select i1 %icmp_ln581_93, i12 %add_ln581_93, i12 %sub_ln581_93

]]></Node>
<StgValue><ssdm name="select_ln581_93"/></StgValue>
</operation>

<operation id="6009" st_id="473" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5286" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:21  %icmp_ln582_93 = icmp eq i12 %sub_ln575_93, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_93"/></StgValue>
</operation>

<operation id="6010" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5287" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.3_ifconv:22  %trunc_ln583_93 = trunc i54 %select_ln570_93 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_93"/></StgValue>
</operation>

<operation id="6011" st_id="473" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5288" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:23  %icmp_ln585_93 = icmp ult i12 %select_ln581_93, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_93"/></StgValue>
</operation>

<operation id="6012" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5293" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.3_ifconv:28  %bitcast_ln696_187 = bitcast float %v_assign_1_5_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_187"/></StgValue>
</operation>

<operation id="6013" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.3_ifconv:29  %tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_187, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="6014" st_id="473" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5295" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:30  %select_ln588_93 = select i1 %tmp_460, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_93"/></StgValue>
</operation>

<operation id="6015" st_id="473" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:32  %xor_ln571_93 = xor i1 %icmp_ln571_93, true

]]></Node>
<StgValue><ssdm name="xor_ln571_93"/></StgValue>
</operation>

<operation id="6016" st_id="473" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:33  %and_ln582_93 = and i1 %icmp_ln582_93, %xor_ln571_93

]]></Node>
<StgValue><ssdm name="and_ln582_93"/></StgValue>
</operation>

<operation id="6017" st_id="473" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5299" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:34  %select_ln582_93 = select i1 %and_ln582_93, i12 %trunc_ln583_93, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_93"/></StgValue>
</operation>

<operation id="6018" st_id="473" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:35  %or_ln582_93 = or i1 %icmp_ln571_93, %icmp_ln582_93

]]></Node>
<StgValue><ssdm name="or_ln582_93"/></StgValue>
</operation>

<operation id="6019" st_id="473" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:36  %xor_ln582_93 = xor i1 %or_ln582_93, true

]]></Node>
<StgValue><ssdm name="xor_ln582_93"/></StgValue>
</operation>

<operation id="6020" st_id="473" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:37  %and_ln581_93 = and i1 %icmp_ln581_93, %xor_ln582_93

]]></Node>
<StgValue><ssdm name="and_ln581_93"/></StgValue>
</operation>

<operation id="6021" st_id="473" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:38  %xor_ln585_93 = xor i1 %icmp_ln585_93, true

]]></Node>
<StgValue><ssdm name="xor_ln585_93"/></StgValue>
</operation>

<operation id="6022" st_id="473" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:39  %and_ln585_186 = and i1 %and_ln581_93, %xor_ln585_93

]]></Node>
<StgValue><ssdm name="and_ln585_186"/></StgValue>
</operation>

<operation id="6023" st_id="473" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5305" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:40  %select_ln585_186 = select i1 %and_ln585_186, i12 %select_ln588_93, i12 %select_ln582_93

]]></Node>
<StgValue><ssdm name="select_ln585_186"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="6024" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5285" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:20  %sext_ln581_93 = sext i12 %select_ln581_93 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_93"/></StgValue>
</operation>

<operation id="6025" st_id="474" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5289" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:24  %icmp_ln603_93 = icmp ult i12 %select_ln581_93, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_93"/></StgValue>
</operation>

<operation id="6026" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5290" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.3_ifconv:25  %zext_ln586_93 = zext i32 %sext_ln581_93 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_93"/></StgValue>
</operation>

<operation id="6027" st_id="474" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.3_ifconv:26  %ashr_ln586_93 = ashr i54 %select_ln570_93, %zext_ln586_93

]]></Node>
<StgValue><ssdm name="ashr_ln586_93"/></StgValue>
</operation>

<operation id="6028" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5292" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.3_ifconv:27  %trunc_ln586_93 = trunc i54 %ashr_ln586_93 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_93"/></StgValue>
</operation>

<operation id="6029" st_id="474" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:31  %shl_ln604_93 = shl i12 %trunc_ln583_93, %select_ln581_93

]]></Node>
<StgValue><ssdm name="shl_ln604_93"/></StgValue>
</operation>

<operation id="6030" st_id="474" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:41  %and_ln585_187 = and i1 %and_ln581_93, %icmp_ln585_93

]]></Node>
<StgValue><ssdm name="and_ln585_187"/></StgValue>
</operation>

<operation id="6031" st_id="474" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5307" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:42  %select_ln585_187 = select i1 %and_ln585_187, i12 %trunc_ln586_93, i12 %select_ln585_186

]]></Node>
<StgValue><ssdm name="select_ln585_187"/></StgValue>
</operation>

<operation id="6032" st_id="474" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:43  %or_ln581_93 = or i1 %or_ln582_93, %icmp_ln581_93

]]></Node>
<StgValue><ssdm name="or_ln581_93"/></StgValue>
</operation>

<operation id="6033" st_id="474" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:44  %xor_ln581_93 = xor i1 %or_ln581_93, true

]]></Node>
<StgValue><ssdm name="xor_ln581_93"/></StgValue>
</operation>

<operation id="6034" st_id="474" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.3_ifconv:45  %and_ln603_93 = and i1 %icmp_ln603_93, %xor_ln581_93

]]></Node>
<StgValue><ssdm name="and_ln603_93"/></StgValue>
</operation>

<operation id="6035" st_id="474" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5311" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.3_ifconv:46  %select_ln603_93 = select i1 %and_ln603_93, i12 %shl_ln604_93, i12 %select_ln585_187

]]></Node>
<StgValue><ssdm name="select_ln603_93"/></StgValue>
</operation>

<operation id="6036" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.5.3_ifconv:47  br i1 %and_ln71_27, label %94, label %._crit_edge.1.5.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6037" st_id="474" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5314" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_5_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_1_5_4"/></StgValue>
</operation>

<operation id="6038" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5315" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_5_4)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="6039" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5316" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.5.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="6040" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5318" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.5.4_ifconv:0  %has_hit_0_1_5_4 = phi i1 [ %tmp_461, %94 ], [ false, %._crit_edge.1.5.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_5_4"/></StgValue>
</operation>

<operation id="6041" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5319" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:1  %zext_ln76_94 = zext i1 %has_hit_0_1_5_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_94"/></StgValue>
</operation>

<operation id="6042" st_id="475" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5320" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.4_ifconv:2  %v_assign_1_5_4 = uitofp i32 %zext_ln76_94 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5_4"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="6043" st_id="476" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5320" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.4_ifconv:2  %v_assign_1_5_4 = uitofp i32 %zext_ln76_94 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5_4"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="6044" st_id="477" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5321" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.4_ifconv:3  %d_assign_1_5_4 = fpext float %v_assign_1_5_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5_4"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="6045" st_id="478" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5321" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.4_ifconv:3  %d_assign_1_5_4 = fpext float %v_assign_1_5_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5_4"/></StgValue>
</operation>

<operation id="6046" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5322" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.4_ifconv:4  %bitcast_ln696_188 = bitcast double %d_assign_1_5_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_188"/></StgValue>
</operation>

<operation id="6047" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5323" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.4_ifconv:5  %trunc_ln557_94 = trunc i64 %bitcast_ln696_188 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_94"/></StgValue>
</operation>

<operation id="6048" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.4_ifconv:6  %tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_188, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="6049" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.5.4_ifconv:7  %p_Result_112_5_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_188, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_5_4"/></StgValue>
</operation>

<operation id="6050" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5326" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.5.4_ifconv:8  %zext_ln461_94 = zext i11 %p_Result_112_5_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_94"/></StgValue>
</operation>

<operation id="6051" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.4_ifconv:9  %trunc_ln565_94 = trunc i64 %bitcast_ln696_188 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_94"/></StgValue>
</operation>

<operation id="6052" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5328" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.5.4_ifconv:10  %tmp_188 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_94)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="6053" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5329" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.5.4_ifconv:11  %zext_ln569_94 = zext i53 %tmp_188 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_94"/></StgValue>
</operation>

<operation id="6054" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5330" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.4_ifconv:12  %sub_ln461_94 = sub i54 0, %zext_ln569_94

]]></Node>
<StgValue><ssdm name="sub_ln461_94"/></StgValue>
</operation>

<operation id="6055" st_id="478" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5331" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.5.4_ifconv:13  %select_ln570_94 = select i1 %tmp_462, i54 %sub_ln461_94, i54 %zext_ln569_94

]]></Node>
<StgValue><ssdm name="select_ln570_94"/></StgValue>
</operation>

<operation id="6056" st_id="478" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5332" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.5.4_ifconv:14  %icmp_ln571_94 = icmp eq i63 %trunc_ln557_94, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_94"/></StgValue>
</operation>

<operation id="6057" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:15  %sub_ln575_94 = sub i12 1075, %zext_ln461_94

]]></Node>
<StgValue><ssdm name="sub_ln575_94"/></StgValue>
</operation>

<operation id="6058" st_id="478" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5334" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:16  %icmp_ln581_94 = icmp sgt i12 %sub_ln575_94, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_94"/></StgValue>
</operation>

<operation id="6059" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5335" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:17  %add_ln581_94 = add i12 -4, %sub_ln575_94

]]></Node>
<StgValue><ssdm name="add_ln581_94"/></StgValue>
</operation>

<operation id="6060" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5336" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:18  %sub_ln581_94 = sub i12 4, %sub_ln575_94

]]></Node>
<StgValue><ssdm name="sub_ln581_94"/></StgValue>
</operation>

<operation id="6061" st_id="478" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5337" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:19  %select_ln581_94 = select i1 %icmp_ln581_94, i12 %add_ln581_94, i12 %sub_ln581_94

]]></Node>
<StgValue><ssdm name="select_ln581_94"/></StgValue>
</operation>

<operation id="6062" st_id="478" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5339" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:21  %icmp_ln582_94 = icmp eq i12 %sub_ln575_94, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_94"/></StgValue>
</operation>

<operation id="6063" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5340" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.4_ifconv:22  %trunc_ln583_94 = trunc i54 %select_ln570_94 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_94"/></StgValue>
</operation>

<operation id="6064" st_id="478" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5341" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:23  %icmp_ln585_94 = icmp ult i12 %select_ln581_94, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_94"/></StgValue>
</operation>

<operation id="6065" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5346" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.4_ifconv:28  %bitcast_ln696_189 = bitcast float %v_assign_1_5_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_189"/></StgValue>
</operation>

<operation id="6066" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.4_ifconv:29  %tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_189, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="6067" st_id="478" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5348" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:30  %select_ln588_94 = select i1 %tmp_463, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_94"/></StgValue>
</operation>

<operation id="6068" st_id="478" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:32  %xor_ln571_94 = xor i1 %icmp_ln571_94, true

]]></Node>
<StgValue><ssdm name="xor_ln571_94"/></StgValue>
</operation>

<operation id="6069" st_id="478" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:33  %and_ln582_94 = and i1 %icmp_ln582_94, %xor_ln571_94

]]></Node>
<StgValue><ssdm name="and_ln582_94"/></StgValue>
</operation>

<operation id="6070" st_id="478" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5352" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:34  %select_ln582_94 = select i1 %and_ln582_94, i12 %trunc_ln583_94, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_94"/></StgValue>
</operation>

<operation id="6071" st_id="478" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:35  %or_ln582_94 = or i1 %icmp_ln571_94, %icmp_ln582_94

]]></Node>
<StgValue><ssdm name="or_ln582_94"/></StgValue>
</operation>

<operation id="6072" st_id="478" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:36  %xor_ln582_94 = xor i1 %or_ln582_94, true

]]></Node>
<StgValue><ssdm name="xor_ln582_94"/></StgValue>
</operation>

<operation id="6073" st_id="478" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:37  %and_ln581_94 = and i1 %icmp_ln581_94, %xor_ln582_94

]]></Node>
<StgValue><ssdm name="and_ln581_94"/></StgValue>
</operation>

<operation id="6074" st_id="478" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:38  %xor_ln585_94 = xor i1 %icmp_ln585_94, true

]]></Node>
<StgValue><ssdm name="xor_ln585_94"/></StgValue>
</operation>

<operation id="6075" st_id="478" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:39  %and_ln585_188 = and i1 %and_ln581_94, %xor_ln585_94

]]></Node>
<StgValue><ssdm name="and_ln585_188"/></StgValue>
</operation>

<operation id="6076" st_id="478" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5358" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:40  %select_ln585_188 = select i1 %and_ln585_188, i12 %select_ln588_94, i12 %select_ln582_94

]]></Node>
<StgValue><ssdm name="select_ln585_188"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="6077" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5338" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:20  %sext_ln581_94 = sext i12 %select_ln581_94 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_94"/></StgValue>
</operation>

<operation id="6078" st_id="479" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5342" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:24  %icmp_ln603_94 = icmp ult i12 %select_ln581_94, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_94"/></StgValue>
</operation>

<operation id="6079" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5343" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.4_ifconv:25  %zext_ln586_94 = zext i32 %sext_ln581_94 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_94"/></StgValue>
</operation>

<operation id="6080" st_id="479" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5344" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.4_ifconv:26  %ashr_ln586_94 = ashr i54 %select_ln570_94, %zext_ln586_94

]]></Node>
<StgValue><ssdm name="ashr_ln586_94"/></StgValue>
</operation>

<operation id="6081" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5345" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.4_ifconv:27  %trunc_ln586_94 = trunc i54 %ashr_ln586_94 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_94"/></StgValue>
</operation>

<operation id="6082" st_id="479" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5349" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:31  %shl_ln604_94 = shl i12 %trunc_ln583_94, %select_ln581_94

]]></Node>
<StgValue><ssdm name="shl_ln604_94"/></StgValue>
</operation>

<operation id="6083" st_id="479" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:41  %and_ln585_189 = and i1 %and_ln581_94, %icmp_ln585_94

]]></Node>
<StgValue><ssdm name="and_ln585_189"/></StgValue>
</operation>

<operation id="6084" st_id="479" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5360" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:42  %select_ln585_189 = select i1 %and_ln585_189, i12 %trunc_ln586_94, i12 %select_ln585_188

]]></Node>
<StgValue><ssdm name="select_ln585_189"/></StgValue>
</operation>

<operation id="6085" st_id="479" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:43  %or_ln581_94 = or i1 %or_ln582_94, %icmp_ln581_94

]]></Node>
<StgValue><ssdm name="or_ln581_94"/></StgValue>
</operation>

<operation id="6086" st_id="479" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:44  %xor_ln581_94 = xor i1 %or_ln581_94, true

]]></Node>
<StgValue><ssdm name="xor_ln581_94"/></StgValue>
</operation>

<operation id="6087" st_id="479" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.4_ifconv:45  %and_ln603_94 = and i1 %icmp_ln603_94, %xor_ln581_94

]]></Node>
<StgValue><ssdm name="and_ln603_94"/></StgValue>
</operation>

<operation id="6088" st_id="479" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5364" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.4_ifconv:46  %select_ln603_94 = select i1 %and_ln603_94, i12 %shl_ln604_94, i12 %select_ln585_189

]]></Node>
<StgValue><ssdm name="select_ln603_94"/></StgValue>
</operation>

<operation id="6089" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.5.4_ifconv:47  br i1 %and_ln71_27, label %95, label %._crit_edge.1.5.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6090" st_id="479" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5367" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_5_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_1_5_5"/></StgValue>
</operation>

<operation id="6091" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5368" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_5_5)

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="6092" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5369" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.5.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="6093" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5371" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.5.5_ifconv:0  %has_hit_0_1_5_5 = phi i1 [ %tmp_464, %95 ], [ false, %._crit_edge.1.5.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_5_5"/></StgValue>
</operation>

<operation id="6094" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5372" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:1  %zext_ln76_95 = zext i1 %has_hit_0_1_5_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_95"/></StgValue>
</operation>

<operation id="6095" st_id="480" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.5_ifconv:2  %v_assign_1_5_5 = uitofp i32 %zext_ln76_95 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5_5"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="6096" st_id="481" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.5_ifconv:2  %v_assign_1_5_5 = uitofp i32 %zext_ln76_95 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_5_5"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="6097" st_id="482" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.5_ifconv:3  %d_assign_1_5_5 = fpext float %v_assign_1_5_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5_5"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="6098" st_id="483" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.5_ifconv:3  %d_assign_1_5_5 = fpext float %v_assign_1_5_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_5_5"/></StgValue>
</operation>

<operation id="6099" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5375" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.5_ifconv:4  %bitcast_ln696_190 = bitcast double %d_assign_1_5_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_190"/></StgValue>
</operation>

<operation id="6100" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5376" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.5_ifconv:5  %trunc_ln557_95 = trunc i64 %bitcast_ln696_190 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_95"/></StgValue>
</operation>

<operation id="6101" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5377" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.5_ifconv:6  %tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_190, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="6102" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5378" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.5.5_ifconv:7  %p_Result_112_5_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_190, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_5_5"/></StgValue>
</operation>

<operation id="6103" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5379" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.5.5_ifconv:8  %zext_ln461_95 = zext i11 %p_Result_112_5_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_95"/></StgValue>
</operation>

<operation id="6104" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5380" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.5.5_ifconv:9  %trunc_ln565_95 = trunc i64 %bitcast_ln696_190 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_95"/></StgValue>
</operation>

<operation id="6105" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.5.5_ifconv:10  %tmp_190 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_95)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="6106" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5382" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.5.5_ifconv:11  %zext_ln569_95 = zext i53 %tmp_190 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_95"/></StgValue>
</operation>

<operation id="6107" st_id="483" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5383" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.5_ifconv:12  %sub_ln461_95 = sub i54 0, %zext_ln569_95

]]></Node>
<StgValue><ssdm name="sub_ln461_95"/></StgValue>
</operation>

<operation id="6108" st_id="483" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5384" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.5.5_ifconv:13  %select_ln570_95 = select i1 %tmp_465, i54 %sub_ln461_95, i54 %zext_ln569_95

]]></Node>
<StgValue><ssdm name="select_ln570_95"/></StgValue>
</operation>

<operation id="6109" st_id="483" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5385" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.5.5_ifconv:14  %icmp_ln571_95 = icmp eq i63 %trunc_ln557_95, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_95"/></StgValue>
</operation>

<operation id="6110" st_id="483" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:15  %sub_ln575_95 = sub i12 1075, %zext_ln461_95

]]></Node>
<StgValue><ssdm name="sub_ln575_95"/></StgValue>
</operation>

<operation id="6111" st_id="483" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5387" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:16  %icmp_ln581_95 = icmp sgt i12 %sub_ln575_95, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_95"/></StgValue>
</operation>

<operation id="6112" st_id="483" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:17  %add_ln581_95 = add i12 -4, %sub_ln575_95

]]></Node>
<StgValue><ssdm name="add_ln581_95"/></StgValue>
</operation>

<operation id="6113" st_id="483" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:18  %sub_ln581_95 = sub i12 4, %sub_ln575_95

]]></Node>
<StgValue><ssdm name="sub_ln581_95"/></StgValue>
</operation>

<operation id="6114" st_id="483" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5390" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:19  %select_ln581_95 = select i1 %icmp_ln581_95, i12 %add_ln581_95, i12 %sub_ln581_95

]]></Node>
<StgValue><ssdm name="select_ln581_95"/></StgValue>
</operation>

<operation id="6115" st_id="483" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5392" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:21  %icmp_ln582_95 = icmp eq i12 %sub_ln575_95, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_95"/></StgValue>
</operation>

<operation id="6116" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5393" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.5_ifconv:22  %trunc_ln583_95 = trunc i54 %select_ln570_95 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_95"/></StgValue>
</operation>

<operation id="6117" st_id="483" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5394" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:23  %icmp_ln585_95 = icmp ult i12 %select_ln581_95, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_95"/></StgValue>
</operation>

<operation id="6118" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5399" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.5_ifconv:28  %bitcast_ln696_191 = bitcast float %v_assign_1_5_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_191"/></StgValue>
</operation>

<operation id="6119" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.5.5_ifconv:29  %tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_191, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="6120" st_id="483" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5401" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:30  %select_ln588_95 = select i1 %tmp_466, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_95"/></StgValue>
</operation>

<operation id="6121" st_id="483" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:32  %xor_ln571_95 = xor i1 %icmp_ln571_95, true

]]></Node>
<StgValue><ssdm name="xor_ln571_95"/></StgValue>
</operation>

<operation id="6122" st_id="483" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:33  %and_ln582_95 = and i1 %icmp_ln582_95, %xor_ln571_95

]]></Node>
<StgValue><ssdm name="and_ln582_95"/></StgValue>
</operation>

<operation id="6123" st_id="483" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5405" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:34  %select_ln582_95 = select i1 %and_ln582_95, i12 %trunc_ln583_95, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_95"/></StgValue>
</operation>

<operation id="6124" st_id="483" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:35  %or_ln582_95 = or i1 %icmp_ln571_95, %icmp_ln582_95

]]></Node>
<StgValue><ssdm name="or_ln582_95"/></StgValue>
</operation>

<operation id="6125" st_id="483" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:36  %xor_ln582_95 = xor i1 %or_ln582_95, true

]]></Node>
<StgValue><ssdm name="xor_ln582_95"/></StgValue>
</operation>

<operation id="6126" st_id="483" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:37  %and_ln581_95 = and i1 %icmp_ln581_95, %xor_ln582_95

]]></Node>
<StgValue><ssdm name="and_ln581_95"/></StgValue>
</operation>

<operation id="6127" st_id="483" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:38  %xor_ln585_95 = xor i1 %icmp_ln585_95, true

]]></Node>
<StgValue><ssdm name="xor_ln585_95"/></StgValue>
</operation>

<operation id="6128" st_id="483" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:39  %and_ln585_190 = and i1 %and_ln581_95, %xor_ln585_95

]]></Node>
<StgValue><ssdm name="and_ln585_190"/></StgValue>
</operation>

<operation id="6129" st_id="483" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5411" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:40  %select_ln585_190 = select i1 %and_ln585_190, i12 %select_ln588_95, i12 %select_ln582_95

]]></Node>
<StgValue><ssdm name="select_ln585_190"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="6130" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5391" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:20  %sext_ln581_95 = sext i12 %select_ln581_95 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_95"/></StgValue>
</operation>

<operation id="6131" st_id="484" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5395" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:24  %icmp_ln603_95 = icmp ult i12 %select_ln581_95, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_95"/></StgValue>
</operation>

<operation id="6132" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5396" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.5.5_ifconv:25  %zext_ln586_95 = zext i32 %sext_ln581_95 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_95"/></StgValue>
</operation>

<operation id="6133" st_id="484" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5397" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.5.5_ifconv:26  %ashr_ln586_95 = ashr i54 %select_ln570_95, %zext_ln586_95

]]></Node>
<StgValue><ssdm name="ashr_ln586_95"/></StgValue>
</operation>

<operation id="6134" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.5.5_ifconv:27  %trunc_ln586_95 = trunc i54 %ashr_ln586_95 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_95"/></StgValue>
</operation>

<operation id="6135" st_id="484" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5402" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:31  %shl_ln604_95 = shl i12 %trunc_ln583_95, %select_ln581_95

]]></Node>
<StgValue><ssdm name="shl_ln604_95"/></StgValue>
</operation>

<operation id="6136" st_id="484" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:41  %and_ln585_191 = and i1 %and_ln581_95, %icmp_ln585_95

]]></Node>
<StgValue><ssdm name="and_ln585_191"/></StgValue>
</operation>

<operation id="6137" st_id="484" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:42  %select_ln585_191 = select i1 %and_ln585_191, i12 %trunc_ln586_95, i12 %select_ln585_190

]]></Node>
<StgValue><ssdm name="select_ln585_191"/></StgValue>
</operation>

<operation id="6138" st_id="484" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:43  %or_ln581_95 = or i1 %or_ln582_95, %icmp_ln581_95

]]></Node>
<StgValue><ssdm name="or_ln581_95"/></StgValue>
</operation>

<operation id="6139" st_id="484" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:44  %xor_ln581_95 = xor i1 %or_ln581_95, true

]]></Node>
<StgValue><ssdm name="xor_ln581_95"/></StgValue>
</operation>

<operation id="6140" st_id="484" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:45  %and_ln603_95 = and i1 %icmp_ln603_95, %xor_ln581_95

]]></Node>
<StgValue><ssdm name="and_ln603_95"/></StgValue>
</operation>

<operation id="6141" st_id="484" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.5.5_ifconv:46  %select_ln603_95 = select i1 %and_ln603_95, i12 %shl_ln604_95, i12 %select_ln585_191

]]></Node>
<StgValue><ssdm name="select_ln603_95"/></StgValue>
</operation>

<operation id="6142" st_id="484" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5.5_ifconv:47  %and_ln71_28 = and i1 %and_ln71_13, %and_ln71_21

]]></Node>
<StgValue><ssdm name="and_ln71_28"/></StgValue>
</operation>

<operation id="6143" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.5.5_ifconv:48  br i1 %and_ln71_28, label %96, label %._crit_edge.1.6.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6144" st_id="484" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5421" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_6 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_1_6"/></StgValue>
</operation>

<operation id="6145" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5422" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_6)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="6146" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5423" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.6.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="6147" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5425" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.6.0_ifconv:0  %has_hit_0_1_6_0 = phi i1 [ %tmp_467, %96 ], [ false, %._crit_edge.1.5.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_6_0"/></StgValue>
</operation>

<operation id="6148" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5426" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:1  %zext_ln76_96 = zext i1 %has_hit_0_1_6_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_96"/></StgValue>
</operation>

<operation id="6149" st_id="485" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.0_ifconv:2  %v_assign_1_6 = uitofp i32 %zext_ln76_96 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="6150" st_id="486" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.0_ifconv:2  %v_assign_1_6 = uitofp i32 %zext_ln76_96 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="6151" st_id="487" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.0_ifconv:3  %d_assign_1_6 = fpext float %v_assign_1_6 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="6152" st_id="488" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.0_ifconv:3  %d_assign_1_6 = fpext float %v_assign_1_6 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6"/></StgValue>
</operation>

<operation id="6153" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5429" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.0_ifconv:4  %bitcast_ln696_192 = bitcast double %d_assign_1_6 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_192"/></StgValue>
</operation>

<operation id="6154" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5430" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.0_ifconv:5  %trunc_ln557_96 = trunc i64 %bitcast_ln696_192 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_96"/></StgValue>
</operation>

<operation id="6155" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5431" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.0_ifconv:6  %tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_192, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="6156" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5432" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.6.0_ifconv:7  %p_Result_112_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_192, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_6"/></StgValue>
</operation>

<operation id="6157" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5433" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.6.0_ifconv:8  %zext_ln461_96 = zext i11 %p_Result_112_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_96"/></StgValue>
</operation>

<operation id="6158" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5434" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.0_ifconv:9  %trunc_ln565_96 = trunc i64 %bitcast_ln696_192 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_96"/></StgValue>
</operation>

<operation id="6159" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.6.0_ifconv:10  %tmp_192 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_96)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="6160" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5436" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.6.0_ifconv:11  %zext_ln569_96 = zext i53 %tmp_192 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_96"/></StgValue>
</operation>

<operation id="6161" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5437" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.0_ifconv:12  %sub_ln461_96 = sub i54 0, %zext_ln569_96

]]></Node>
<StgValue><ssdm name="sub_ln461_96"/></StgValue>
</operation>

<operation id="6162" st_id="488" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5438" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.6.0_ifconv:13  %select_ln570_96 = select i1 %tmp_468, i54 %sub_ln461_96, i54 %zext_ln569_96

]]></Node>
<StgValue><ssdm name="select_ln570_96"/></StgValue>
</operation>

<operation id="6163" st_id="488" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5439" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.6.0_ifconv:14  %icmp_ln571_96 = icmp eq i63 %trunc_ln557_96, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_96"/></StgValue>
</operation>

<operation id="6164" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5440" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:15  %sub_ln575_96 = sub i12 1075, %zext_ln461_96

]]></Node>
<StgValue><ssdm name="sub_ln575_96"/></StgValue>
</operation>

<operation id="6165" st_id="488" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5441" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:16  %icmp_ln581_96 = icmp sgt i12 %sub_ln575_96, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_96"/></StgValue>
</operation>

<operation id="6166" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5442" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:17  %add_ln581_96 = add i12 -4, %sub_ln575_96

]]></Node>
<StgValue><ssdm name="add_ln581_96"/></StgValue>
</operation>

<operation id="6167" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:18  %sub_ln581_96 = sub i12 4, %sub_ln575_96

]]></Node>
<StgValue><ssdm name="sub_ln581_96"/></StgValue>
</operation>

<operation id="6168" st_id="488" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5444" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:19  %select_ln581_96 = select i1 %icmp_ln581_96, i12 %add_ln581_96, i12 %sub_ln581_96

]]></Node>
<StgValue><ssdm name="select_ln581_96"/></StgValue>
</operation>

<operation id="6169" st_id="488" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5446" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:21  %icmp_ln582_96 = icmp eq i12 %sub_ln575_96, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_96"/></StgValue>
</operation>

<operation id="6170" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5447" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.0_ifconv:22  %trunc_ln583_96 = trunc i54 %select_ln570_96 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_96"/></StgValue>
</operation>

<operation id="6171" st_id="488" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5448" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:23  %icmp_ln585_96 = icmp ult i12 %select_ln581_96, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_96"/></StgValue>
</operation>

<operation id="6172" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5453" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.0_ifconv:28  %bitcast_ln696_193 = bitcast float %v_assign_1_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_193"/></StgValue>
</operation>

<operation id="6173" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.0_ifconv:29  %tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_193, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="6174" st_id="488" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5455" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:30  %select_ln588_96 = select i1 %tmp_469, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_96"/></StgValue>
</operation>

<operation id="6175" st_id="488" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:32  %xor_ln571_96 = xor i1 %icmp_ln571_96, true

]]></Node>
<StgValue><ssdm name="xor_ln571_96"/></StgValue>
</operation>

<operation id="6176" st_id="488" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:33  %and_ln582_96 = and i1 %icmp_ln582_96, %xor_ln571_96

]]></Node>
<StgValue><ssdm name="and_ln582_96"/></StgValue>
</operation>

<operation id="6177" st_id="488" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5459" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:34  %select_ln582_96 = select i1 %and_ln582_96, i12 %trunc_ln583_96, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_96"/></StgValue>
</operation>

<operation id="6178" st_id="488" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:35  %or_ln582_96 = or i1 %icmp_ln571_96, %icmp_ln582_96

]]></Node>
<StgValue><ssdm name="or_ln582_96"/></StgValue>
</operation>

<operation id="6179" st_id="488" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:36  %xor_ln582_96 = xor i1 %or_ln582_96, true

]]></Node>
<StgValue><ssdm name="xor_ln582_96"/></StgValue>
</operation>

<operation id="6180" st_id="488" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:37  %and_ln581_96 = and i1 %icmp_ln581_96, %xor_ln582_96

]]></Node>
<StgValue><ssdm name="and_ln581_96"/></StgValue>
</operation>

<operation id="6181" st_id="488" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:38  %xor_ln585_96 = xor i1 %icmp_ln585_96, true

]]></Node>
<StgValue><ssdm name="xor_ln585_96"/></StgValue>
</operation>

<operation id="6182" st_id="488" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:39  %and_ln585_192 = and i1 %and_ln581_96, %xor_ln585_96

]]></Node>
<StgValue><ssdm name="and_ln585_192"/></StgValue>
</operation>

<operation id="6183" st_id="488" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5465" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:40  %select_ln585_192 = select i1 %and_ln585_192, i12 %select_ln588_96, i12 %select_ln582_96

]]></Node>
<StgValue><ssdm name="select_ln585_192"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="6184" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5445" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:20  %sext_ln581_96 = sext i12 %select_ln581_96 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_96"/></StgValue>
</operation>

<operation id="6185" st_id="489" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5449" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:24  %icmp_ln603_96 = icmp ult i12 %select_ln581_96, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_96"/></StgValue>
</operation>

<operation id="6186" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5450" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.0_ifconv:25  %zext_ln586_96 = zext i32 %sext_ln581_96 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_96"/></StgValue>
</operation>

<operation id="6187" st_id="489" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5451" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.0_ifconv:26  %ashr_ln586_96 = ashr i54 %select_ln570_96, %zext_ln586_96

]]></Node>
<StgValue><ssdm name="ashr_ln586_96"/></StgValue>
</operation>

<operation id="6188" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5452" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.0_ifconv:27  %trunc_ln586_96 = trunc i54 %ashr_ln586_96 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_96"/></StgValue>
</operation>

<operation id="6189" st_id="489" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5456" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:31  %shl_ln604_96 = shl i12 %trunc_ln583_96, %select_ln581_96

]]></Node>
<StgValue><ssdm name="shl_ln604_96"/></StgValue>
</operation>

<operation id="6190" st_id="489" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:41  %and_ln585_193 = and i1 %and_ln581_96, %icmp_ln585_96

]]></Node>
<StgValue><ssdm name="and_ln585_193"/></StgValue>
</operation>

<operation id="6191" st_id="489" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5467" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:42  %select_ln585_193 = select i1 %and_ln585_193, i12 %trunc_ln586_96, i12 %select_ln585_192

]]></Node>
<StgValue><ssdm name="select_ln585_193"/></StgValue>
</operation>

<operation id="6192" st_id="489" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:43  %or_ln581_96 = or i1 %or_ln582_96, %icmp_ln581_96

]]></Node>
<StgValue><ssdm name="or_ln581_96"/></StgValue>
</operation>

<operation id="6193" st_id="489" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:44  %xor_ln581_96 = xor i1 %or_ln581_96, true

]]></Node>
<StgValue><ssdm name="xor_ln581_96"/></StgValue>
</operation>

<operation id="6194" st_id="489" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.0_ifconv:45  %and_ln603_96 = and i1 %icmp_ln603_96, %xor_ln581_96

]]></Node>
<StgValue><ssdm name="and_ln603_96"/></StgValue>
</operation>

<operation id="6195" st_id="489" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.0_ifconv:46  %select_ln603_96 = select i1 %and_ln603_96, i12 %shl_ln604_96, i12 %select_ln585_193

]]></Node>
<StgValue><ssdm name="select_ln603_96"/></StgValue>
</operation>

<operation id="6196" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.6.0_ifconv:47  br i1 %and_ln71_28, label %97, label %._crit_edge.1.6.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6197" st_id="489" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5474" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_6_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_1_6_1"/></StgValue>
</operation>

<operation id="6198" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5475" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_6_1)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="6199" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5476" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.6.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="6200" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5478" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.6.1_ifconv:0  %has_hit_0_1_6_1 = phi i1 [ %tmp_470, %97 ], [ false, %._crit_edge.1.6.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_6_1"/></StgValue>
</operation>

<operation id="6201" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5479" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:1  %zext_ln76_97 = zext i1 %has_hit_0_1_6_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_97"/></StgValue>
</operation>

<operation id="6202" st_id="490" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5480" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.1_ifconv:2  %v_assign_1_6_1 = uitofp i32 %zext_ln76_97 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6_1"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="6203" st_id="491" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5480" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.1_ifconv:2  %v_assign_1_6_1 = uitofp i32 %zext_ln76_97 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6_1"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="6204" st_id="492" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.1_ifconv:3  %d_assign_1_6_1 = fpext float %v_assign_1_6_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6_1"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="6205" st_id="493" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.1_ifconv:3  %d_assign_1_6_1 = fpext float %v_assign_1_6_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6_1"/></StgValue>
</operation>

<operation id="6206" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5482" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.1_ifconv:4  %bitcast_ln696_194 = bitcast double %d_assign_1_6_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_194"/></StgValue>
</operation>

<operation id="6207" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5483" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.1_ifconv:5  %trunc_ln557_97 = trunc i64 %bitcast_ln696_194 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_97"/></StgValue>
</operation>

<operation id="6208" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5484" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.1_ifconv:6  %tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_194, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="6209" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5485" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.6.1_ifconv:7  %p_Result_112_6_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_194, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_6_1"/></StgValue>
</operation>

<operation id="6210" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5486" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.6.1_ifconv:8  %zext_ln461_97 = zext i11 %p_Result_112_6_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_97"/></StgValue>
</operation>

<operation id="6211" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.1_ifconv:9  %trunc_ln565_97 = trunc i64 %bitcast_ln696_194 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_97"/></StgValue>
</operation>

<operation id="6212" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5488" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.6.1_ifconv:10  %tmp_194 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_97)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="6213" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5489" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.6.1_ifconv:11  %zext_ln569_97 = zext i53 %tmp_194 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_97"/></StgValue>
</operation>

<operation id="6214" st_id="493" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5490" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.1_ifconv:12  %sub_ln461_97 = sub i54 0, %zext_ln569_97

]]></Node>
<StgValue><ssdm name="sub_ln461_97"/></StgValue>
</operation>

<operation id="6215" st_id="493" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5491" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.6.1_ifconv:13  %select_ln570_97 = select i1 %tmp_471, i54 %sub_ln461_97, i54 %zext_ln569_97

]]></Node>
<StgValue><ssdm name="select_ln570_97"/></StgValue>
</operation>

<operation id="6216" st_id="493" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5492" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.6.1_ifconv:14  %icmp_ln571_97 = icmp eq i63 %trunc_ln557_97, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_97"/></StgValue>
</operation>

<operation id="6217" st_id="493" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5493" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:15  %sub_ln575_97 = sub i12 1075, %zext_ln461_97

]]></Node>
<StgValue><ssdm name="sub_ln575_97"/></StgValue>
</operation>

<operation id="6218" st_id="493" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5494" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:16  %icmp_ln581_97 = icmp sgt i12 %sub_ln575_97, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_97"/></StgValue>
</operation>

<operation id="6219" st_id="493" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5495" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:17  %add_ln581_97 = add i12 -4, %sub_ln575_97

]]></Node>
<StgValue><ssdm name="add_ln581_97"/></StgValue>
</operation>

<operation id="6220" st_id="493" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5496" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:18  %sub_ln581_97 = sub i12 4, %sub_ln575_97

]]></Node>
<StgValue><ssdm name="sub_ln581_97"/></StgValue>
</operation>

<operation id="6221" st_id="493" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5497" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:19  %select_ln581_97 = select i1 %icmp_ln581_97, i12 %add_ln581_97, i12 %sub_ln581_97

]]></Node>
<StgValue><ssdm name="select_ln581_97"/></StgValue>
</operation>

<operation id="6222" st_id="493" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5499" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:21  %icmp_ln582_97 = icmp eq i12 %sub_ln575_97, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_97"/></StgValue>
</operation>

<operation id="6223" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5500" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.1_ifconv:22  %trunc_ln583_97 = trunc i54 %select_ln570_97 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_97"/></StgValue>
</operation>

<operation id="6224" st_id="493" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5501" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:23  %icmp_ln585_97 = icmp ult i12 %select_ln581_97, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_97"/></StgValue>
</operation>

<operation id="6225" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5506" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.1_ifconv:28  %bitcast_ln696_195 = bitcast float %v_assign_1_6_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_195"/></StgValue>
</operation>

<operation id="6226" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.1_ifconv:29  %tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_195, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="6227" st_id="493" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5508" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:30  %select_ln588_97 = select i1 %tmp_472, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_97"/></StgValue>
</operation>

<operation id="6228" st_id="493" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:32  %xor_ln571_97 = xor i1 %icmp_ln571_97, true

]]></Node>
<StgValue><ssdm name="xor_ln571_97"/></StgValue>
</operation>

<operation id="6229" st_id="493" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:33  %and_ln582_97 = and i1 %icmp_ln582_97, %xor_ln571_97

]]></Node>
<StgValue><ssdm name="and_ln582_97"/></StgValue>
</operation>

<operation id="6230" st_id="493" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5512" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:34  %select_ln582_97 = select i1 %and_ln582_97, i12 %trunc_ln583_97, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_97"/></StgValue>
</operation>

<operation id="6231" st_id="493" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:35  %or_ln582_97 = or i1 %icmp_ln571_97, %icmp_ln582_97

]]></Node>
<StgValue><ssdm name="or_ln582_97"/></StgValue>
</operation>

<operation id="6232" st_id="493" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:36  %xor_ln582_97 = xor i1 %or_ln582_97, true

]]></Node>
<StgValue><ssdm name="xor_ln582_97"/></StgValue>
</operation>

<operation id="6233" st_id="493" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:37  %and_ln581_97 = and i1 %icmp_ln581_97, %xor_ln582_97

]]></Node>
<StgValue><ssdm name="and_ln581_97"/></StgValue>
</operation>

<operation id="6234" st_id="493" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:38  %xor_ln585_97 = xor i1 %icmp_ln585_97, true

]]></Node>
<StgValue><ssdm name="xor_ln585_97"/></StgValue>
</operation>

<operation id="6235" st_id="493" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:39  %and_ln585_194 = and i1 %and_ln581_97, %xor_ln585_97

]]></Node>
<StgValue><ssdm name="and_ln585_194"/></StgValue>
</operation>

<operation id="6236" st_id="493" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5518" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:40  %select_ln585_194 = select i1 %and_ln585_194, i12 %select_ln588_97, i12 %select_ln582_97

]]></Node>
<StgValue><ssdm name="select_ln585_194"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="6237" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5498" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:20  %sext_ln581_97 = sext i12 %select_ln581_97 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_97"/></StgValue>
</operation>

<operation id="6238" st_id="494" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:24  %icmp_ln603_97 = icmp ult i12 %select_ln581_97, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_97"/></StgValue>
</operation>

<operation id="6239" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.1_ifconv:25  %zext_ln586_97 = zext i32 %sext_ln581_97 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_97"/></StgValue>
</operation>

<operation id="6240" st_id="494" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5504" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.1_ifconv:26  %ashr_ln586_97 = ashr i54 %select_ln570_97, %zext_ln586_97

]]></Node>
<StgValue><ssdm name="ashr_ln586_97"/></StgValue>
</operation>

<operation id="6241" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5505" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.1_ifconv:27  %trunc_ln586_97 = trunc i54 %ashr_ln586_97 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_97"/></StgValue>
</operation>

<operation id="6242" st_id="494" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5509" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:31  %shl_ln604_97 = shl i12 %trunc_ln583_97, %select_ln581_97

]]></Node>
<StgValue><ssdm name="shl_ln604_97"/></StgValue>
</operation>

<operation id="6243" st_id="494" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:41  %and_ln585_195 = and i1 %and_ln581_97, %icmp_ln585_97

]]></Node>
<StgValue><ssdm name="and_ln585_195"/></StgValue>
</operation>

<operation id="6244" st_id="494" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5520" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:42  %select_ln585_195 = select i1 %and_ln585_195, i12 %trunc_ln586_97, i12 %select_ln585_194

]]></Node>
<StgValue><ssdm name="select_ln585_195"/></StgValue>
</operation>

<operation id="6245" st_id="494" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:43  %or_ln581_97 = or i1 %or_ln582_97, %icmp_ln581_97

]]></Node>
<StgValue><ssdm name="or_ln581_97"/></StgValue>
</operation>

<operation id="6246" st_id="494" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:44  %xor_ln581_97 = xor i1 %or_ln581_97, true

]]></Node>
<StgValue><ssdm name="xor_ln581_97"/></StgValue>
</operation>

<operation id="6247" st_id="494" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.1_ifconv:45  %and_ln603_97 = and i1 %icmp_ln603_97, %xor_ln581_97

]]></Node>
<StgValue><ssdm name="and_ln603_97"/></StgValue>
</operation>

<operation id="6248" st_id="494" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5524" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.1_ifconv:46  %select_ln603_97 = select i1 %and_ln603_97, i12 %shl_ln604_97, i12 %select_ln585_195

]]></Node>
<StgValue><ssdm name="select_ln603_97"/></StgValue>
</operation>

<operation id="6249" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.6.1_ifconv:47  br i1 %and_ln71_28, label %98, label %._crit_edge.1.6.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6250" st_id="494" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5527" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_6_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_1_6_2"/></StgValue>
</operation>

<operation id="6251" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5528" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_6_2)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="6252" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5529" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.6.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="6253" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5531" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.6.2_ifconv:0  %has_hit_0_1_6_2 = phi i1 [ %tmp_473, %98 ], [ false, %._crit_edge.1.6.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_6_2"/></StgValue>
</operation>

<operation id="6254" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5532" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:1  %zext_ln76_98 = zext i1 %has_hit_0_1_6_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_98"/></StgValue>
</operation>

<operation id="6255" st_id="495" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5533" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.2_ifconv:2  %v_assign_1_6_2 = uitofp i32 %zext_ln76_98 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6_2"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="6256" st_id="496" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5533" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.2_ifconv:2  %v_assign_1_6_2 = uitofp i32 %zext_ln76_98 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6_2"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="6257" st_id="497" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5534" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.2_ifconv:3  %d_assign_1_6_2 = fpext float %v_assign_1_6_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6_2"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="6258" st_id="498" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5534" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.2_ifconv:3  %d_assign_1_6_2 = fpext float %v_assign_1_6_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6_2"/></StgValue>
</operation>

<operation id="6259" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5535" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.2_ifconv:4  %bitcast_ln696_196 = bitcast double %d_assign_1_6_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_196"/></StgValue>
</operation>

<operation id="6260" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5536" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.2_ifconv:5  %trunc_ln557_98 = trunc i64 %bitcast_ln696_196 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_98"/></StgValue>
</operation>

<operation id="6261" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5537" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.2_ifconv:6  %tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_196, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="6262" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5538" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.6.2_ifconv:7  %p_Result_112_6_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_196, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_6_2"/></StgValue>
</operation>

<operation id="6263" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5539" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.6.2_ifconv:8  %zext_ln461_98 = zext i11 %p_Result_112_6_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_98"/></StgValue>
</operation>

<operation id="6264" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5540" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.2_ifconv:9  %trunc_ln565_98 = trunc i64 %bitcast_ln696_196 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_98"/></StgValue>
</operation>

<operation id="6265" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5541" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.6.2_ifconv:10  %tmp_196 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_98)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="6266" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.6.2_ifconv:11  %zext_ln569_98 = zext i53 %tmp_196 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_98"/></StgValue>
</operation>

<operation id="6267" st_id="498" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5543" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.2_ifconv:12  %sub_ln461_98 = sub i54 0, %zext_ln569_98

]]></Node>
<StgValue><ssdm name="sub_ln461_98"/></StgValue>
</operation>

<operation id="6268" st_id="498" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5544" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.6.2_ifconv:13  %select_ln570_98 = select i1 %tmp_474, i54 %sub_ln461_98, i54 %zext_ln569_98

]]></Node>
<StgValue><ssdm name="select_ln570_98"/></StgValue>
</operation>

<operation id="6269" st_id="498" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5545" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.6.2_ifconv:14  %icmp_ln571_98 = icmp eq i63 %trunc_ln557_98, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_98"/></StgValue>
</operation>

<operation id="6270" st_id="498" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5546" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:15  %sub_ln575_98 = sub i12 1075, %zext_ln461_98

]]></Node>
<StgValue><ssdm name="sub_ln575_98"/></StgValue>
</operation>

<operation id="6271" st_id="498" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5547" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:16  %icmp_ln581_98 = icmp sgt i12 %sub_ln575_98, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_98"/></StgValue>
</operation>

<operation id="6272" st_id="498" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5548" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:17  %add_ln581_98 = add i12 -4, %sub_ln575_98

]]></Node>
<StgValue><ssdm name="add_ln581_98"/></StgValue>
</operation>

<operation id="6273" st_id="498" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5549" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:18  %sub_ln581_98 = sub i12 4, %sub_ln575_98

]]></Node>
<StgValue><ssdm name="sub_ln581_98"/></StgValue>
</operation>

<operation id="6274" st_id="498" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5550" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:19  %select_ln581_98 = select i1 %icmp_ln581_98, i12 %add_ln581_98, i12 %sub_ln581_98

]]></Node>
<StgValue><ssdm name="select_ln581_98"/></StgValue>
</operation>

<operation id="6275" st_id="498" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5552" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:21  %icmp_ln582_98 = icmp eq i12 %sub_ln575_98, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_98"/></StgValue>
</operation>

<operation id="6276" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5553" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.2_ifconv:22  %trunc_ln583_98 = trunc i54 %select_ln570_98 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_98"/></StgValue>
</operation>

<operation id="6277" st_id="498" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5554" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:23  %icmp_ln585_98 = icmp ult i12 %select_ln581_98, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_98"/></StgValue>
</operation>

<operation id="6278" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5559" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.2_ifconv:28  %bitcast_ln696_197 = bitcast float %v_assign_1_6_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_197"/></StgValue>
</operation>

<operation id="6279" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.2_ifconv:29  %tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_197, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="6280" st_id="498" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:30  %select_ln588_98 = select i1 %tmp_475, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_98"/></StgValue>
</operation>

<operation id="6281" st_id="498" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:32  %xor_ln571_98 = xor i1 %icmp_ln571_98, true

]]></Node>
<StgValue><ssdm name="xor_ln571_98"/></StgValue>
</operation>

<operation id="6282" st_id="498" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:33  %and_ln582_98 = and i1 %icmp_ln582_98, %xor_ln571_98

]]></Node>
<StgValue><ssdm name="and_ln582_98"/></StgValue>
</operation>

<operation id="6283" st_id="498" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5565" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:34  %select_ln582_98 = select i1 %and_ln582_98, i12 %trunc_ln583_98, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_98"/></StgValue>
</operation>

<operation id="6284" st_id="498" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:35  %or_ln582_98 = or i1 %icmp_ln571_98, %icmp_ln582_98

]]></Node>
<StgValue><ssdm name="or_ln582_98"/></StgValue>
</operation>

<operation id="6285" st_id="498" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:36  %xor_ln582_98 = xor i1 %or_ln582_98, true

]]></Node>
<StgValue><ssdm name="xor_ln582_98"/></StgValue>
</operation>

<operation id="6286" st_id="498" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:37  %and_ln581_98 = and i1 %icmp_ln581_98, %xor_ln582_98

]]></Node>
<StgValue><ssdm name="and_ln581_98"/></StgValue>
</operation>

<operation id="6287" st_id="498" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:38  %xor_ln585_98 = xor i1 %icmp_ln585_98, true

]]></Node>
<StgValue><ssdm name="xor_ln585_98"/></StgValue>
</operation>

<operation id="6288" st_id="498" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:39  %and_ln585_196 = and i1 %and_ln581_98, %xor_ln585_98

]]></Node>
<StgValue><ssdm name="and_ln585_196"/></StgValue>
</operation>

<operation id="6289" st_id="498" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5571" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:40  %select_ln585_196 = select i1 %and_ln585_196, i12 %select_ln588_98, i12 %select_ln582_98

]]></Node>
<StgValue><ssdm name="select_ln585_196"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="6290" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5551" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:20  %sext_ln581_98 = sext i12 %select_ln581_98 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_98"/></StgValue>
</operation>

<operation id="6291" st_id="499" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5555" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:24  %icmp_ln603_98 = icmp ult i12 %select_ln581_98, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_98"/></StgValue>
</operation>

<operation id="6292" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5556" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.2_ifconv:25  %zext_ln586_98 = zext i32 %sext_ln581_98 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_98"/></StgValue>
</operation>

<operation id="6293" st_id="499" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5557" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.2_ifconv:26  %ashr_ln586_98 = ashr i54 %select_ln570_98, %zext_ln586_98

]]></Node>
<StgValue><ssdm name="ashr_ln586_98"/></StgValue>
</operation>

<operation id="6294" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5558" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.2_ifconv:27  %trunc_ln586_98 = trunc i54 %ashr_ln586_98 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_98"/></StgValue>
</operation>

<operation id="6295" st_id="499" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5562" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:31  %shl_ln604_98 = shl i12 %trunc_ln583_98, %select_ln581_98

]]></Node>
<StgValue><ssdm name="shl_ln604_98"/></StgValue>
</operation>

<operation id="6296" st_id="499" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:41  %and_ln585_197 = and i1 %and_ln581_98, %icmp_ln585_98

]]></Node>
<StgValue><ssdm name="and_ln585_197"/></StgValue>
</operation>

<operation id="6297" st_id="499" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5573" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:42  %select_ln585_197 = select i1 %and_ln585_197, i12 %trunc_ln586_98, i12 %select_ln585_196

]]></Node>
<StgValue><ssdm name="select_ln585_197"/></StgValue>
</operation>

<operation id="6298" st_id="499" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:43  %or_ln581_98 = or i1 %or_ln582_98, %icmp_ln581_98

]]></Node>
<StgValue><ssdm name="or_ln581_98"/></StgValue>
</operation>

<operation id="6299" st_id="499" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:44  %xor_ln581_98 = xor i1 %or_ln581_98, true

]]></Node>
<StgValue><ssdm name="xor_ln581_98"/></StgValue>
</operation>

<operation id="6300" st_id="499" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.2_ifconv:45  %and_ln603_98 = and i1 %icmp_ln603_98, %xor_ln581_98

]]></Node>
<StgValue><ssdm name="and_ln603_98"/></StgValue>
</operation>

<operation id="6301" st_id="499" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5577" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.2_ifconv:46  %select_ln603_98 = select i1 %and_ln603_98, i12 %shl_ln604_98, i12 %select_ln585_197

]]></Node>
<StgValue><ssdm name="select_ln603_98"/></StgValue>
</operation>

<operation id="6302" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.6.2_ifconv:47  br i1 %and_ln71_28, label %99, label %._crit_edge.1.6.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6303" st_id="499" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5580" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_6_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_1_6_3"/></StgValue>
</operation>

<operation id="6304" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5581" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_6_3)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="6305" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5582" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.6.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="6306" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5584" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.6.3_ifconv:0  %has_hit_0_1_6_3 = phi i1 [ %tmp_476, %99 ], [ false, %._crit_edge.1.6.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_6_3"/></StgValue>
</operation>

<operation id="6307" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5585" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:1  %zext_ln76_99 = zext i1 %has_hit_0_1_6_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_99"/></StgValue>
</operation>

<operation id="6308" st_id="500" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5586" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.3_ifconv:2  %v_assign_1_6_3 = uitofp i32 %zext_ln76_99 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6_3"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="6309" st_id="501" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5586" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.3_ifconv:2  %v_assign_1_6_3 = uitofp i32 %zext_ln76_99 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6_3"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="6310" st_id="502" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5587" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.3_ifconv:3  %d_assign_1_6_3 = fpext float %v_assign_1_6_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6_3"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="6311" st_id="503" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5587" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.3_ifconv:3  %d_assign_1_6_3 = fpext float %v_assign_1_6_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6_3"/></StgValue>
</operation>

<operation id="6312" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5588" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.3_ifconv:4  %bitcast_ln696_198 = bitcast double %d_assign_1_6_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_198"/></StgValue>
</operation>

<operation id="6313" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5589" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.3_ifconv:5  %trunc_ln557_99 = trunc i64 %bitcast_ln696_198 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_99"/></StgValue>
</operation>

<operation id="6314" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5590" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.3_ifconv:6  %tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_198, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="6315" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.6.3_ifconv:7  %p_Result_112_6_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_198, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_6_3"/></StgValue>
</operation>

<operation id="6316" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.6.3_ifconv:8  %zext_ln461_99 = zext i11 %p_Result_112_6_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_99"/></StgValue>
</operation>

<operation id="6317" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5593" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.3_ifconv:9  %trunc_ln565_99 = trunc i64 %bitcast_ln696_198 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_99"/></StgValue>
</operation>

<operation id="6318" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5594" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.6.3_ifconv:10  %tmp_198 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_99)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="6319" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5595" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.6.3_ifconv:11  %zext_ln569_99 = zext i53 %tmp_198 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_99"/></StgValue>
</operation>

<operation id="6320" st_id="503" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5596" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.3_ifconv:12  %sub_ln461_99 = sub i54 0, %zext_ln569_99

]]></Node>
<StgValue><ssdm name="sub_ln461_99"/></StgValue>
</operation>

<operation id="6321" st_id="503" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5597" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.6.3_ifconv:13  %select_ln570_99 = select i1 %tmp_477, i54 %sub_ln461_99, i54 %zext_ln569_99

]]></Node>
<StgValue><ssdm name="select_ln570_99"/></StgValue>
</operation>

<operation id="6322" st_id="503" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5598" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.6.3_ifconv:14  %icmp_ln571_99 = icmp eq i63 %trunc_ln557_99, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_99"/></StgValue>
</operation>

<operation id="6323" st_id="503" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5599" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:15  %sub_ln575_99 = sub i12 1075, %zext_ln461_99

]]></Node>
<StgValue><ssdm name="sub_ln575_99"/></StgValue>
</operation>

<operation id="6324" st_id="503" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5600" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:16  %icmp_ln581_99 = icmp sgt i12 %sub_ln575_99, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_99"/></StgValue>
</operation>

<operation id="6325" st_id="503" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5601" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:17  %add_ln581_99 = add i12 -4, %sub_ln575_99

]]></Node>
<StgValue><ssdm name="add_ln581_99"/></StgValue>
</operation>

<operation id="6326" st_id="503" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5602" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:18  %sub_ln581_99 = sub i12 4, %sub_ln575_99

]]></Node>
<StgValue><ssdm name="sub_ln581_99"/></StgValue>
</operation>

<operation id="6327" st_id="503" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5603" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:19  %select_ln581_99 = select i1 %icmp_ln581_99, i12 %add_ln581_99, i12 %sub_ln581_99

]]></Node>
<StgValue><ssdm name="select_ln581_99"/></StgValue>
</operation>

<operation id="6328" st_id="503" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5605" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:21  %icmp_ln582_99 = icmp eq i12 %sub_ln575_99, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_99"/></StgValue>
</operation>

<operation id="6329" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5606" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.3_ifconv:22  %trunc_ln583_99 = trunc i54 %select_ln570_99 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_99"/></StgValue>
</operation>

<operation id="6330" st_id="503" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5607" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:23  %icmp_ln585_99 = icmp ult i12 %select_ln581_99, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_99"/></StgValue>
</operation>

<operation id="6331" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5612" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.3_ifconv:28  %bitcast_ln696_199 = bitcast float %v_assign_1_6_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_199"/></StgValue>
</operation>

<operation id="6332" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5613" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.3_ifconv:29  %tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_199, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="6333" st_id="503" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5614" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:30  %select_ln588_99 = select i1 %tmp_478, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_99"/></StgValue>
</operation>

<operation id="6334" st_id="503" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:32  %xor_ln571_99 = xor i1 %icmp_ln571_99, true

]]></Node>
<StgValue><ssdm name="xor_ln571_99"/></StgValue>
</operation>

<operation id="6335" st_id="503" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:33  %and_ln582_99 = and i1 %icmp_ln582_99, %xor_ln571_99

]]></Node>
<StgValue><ssdm name="and_ln582_99"/></StgValue>
</operation>

<operation id="6336" st_id="503" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5618" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:34  %select_ln582_99 = select i1 %and_ln582_99, i12 %trunc_ln583_99, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_99"/></StgValue>
</operation>

<operation id="6337" st_id="503" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:35  %or_ln582_99 = or i1 %icmp_ln571_99, %icmp_ln582_99

]]></Node>
<StgValue><ssdm name="or_ln582_99"/></StgValue>
</operation>

<operation id="6338" st_id="503" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:36  %xor_ln582_99 = xor i1 %or_ln582_99, true

]]></Node>
<StgValue><ssdm name="xor_ln582_99"/></StgValue>
</operation>

<operation id="6339" st_id="503" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:37  %and_ln581_99 = and i1 %icmp_ln581_99, %xor_ln582_99

]]></Node>
<StgValue><ssdm name="and_ln581_99"/></StgValue>
</operation>

<operation id="6340" st_id="503" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:38  %xor_ln585_99 = xor i1 %icmp_ln585_99, true

]]></Node>
<StgValue><ssdm name="xor_ln585_99"/></StgValue>
</operation>

<operation id="6341" st_id="503" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:39  %and_ln585_198 = and i1 %and_ln581_99, %xor_ln585_99

]]></Node>
<StgValue><ssdm name="and_ln585_198"/></StgValue>
</operation>

<operation id="6342" st_id="503" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5624" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:40  %select_ln585_198 = select i1 %and_ln585_198, i12 %select_ln588_99, i12 %select_ln582_99

]]></Node>
<StgValue><ssdm name="select_ln585_198"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="6343" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5604" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:20  %sext_ln581_99 = sext i12 %select_ln581_99 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_99"/></StgValue>
</operation>

<operation id="6344" st_id="504" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5608" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:24  %icmp_ln603_99 = icmp ult i12 %select_ln581_99, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_99"/></StgValue>
</operation>

<operation id="6345" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5609" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.3_ifconv:25  %zext_ln586_99 = zext i32 %sext_ln581_99 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_99"/></StgValue>
</operation>

<operation id="6346" st_id="504" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5610" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.3_ifconv:26  %ashr_ln586_99 = ashr i54 %select_ln570_99, %zext_ln586_99

]]></Node>
<StgValue><ssdm name="ashr_ln586_99"/></StgValue>
</operation>

<operation id="6347" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5611" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.3_ifconv:27  %trunc_ln586_99 = trunc i54 %ashr_ln586_99 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_99"/></StgValue>
</operation>

<operation id="6348" st_id="504" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:31  %shl_ln604_99 = shl i12 %trunc_ln583_99, %select_ln581_99

]]></Node>
<StgValue><ssdm name="shl_ln604_99"/></StgValue>
</operation>

<operation id="6349" st_id="504" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:41  %and_ln585_199 = and i1 %and_ln581_99, %icmp_ln585_99

]]></Node>
<StgValue><ssdm name="and_ln585_199"/></StgValue>
</operation>

<operation id="6350" st_id="504" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5626" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:42  %select_ln585_199 = select i1 %and_ln585_199, i12 %trunc_ln586_99, i12 %select_ln585_198

]]></Node>
<StgValue><ssdm name="select_ln585_199"/></StgValue>
</operation>

<operation id="6351" st_id="504" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:43  %or_ln581_99 = or i1 %or_ln582_99, %icmp_ln581_99

]]></Node>
<StgValue><ssdm name="or_ln581_99"/></StgValue>
</operation>

<operation id="6352" st_id="504" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:44  %xor_ln581_99 = xor i1 %or_ln581_99, true

]]></Node>
<StgValue><ssdm name="xor_ln581_99"/></StgValue>
</operation>

<operation id="6353" st_id="504" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.3_ifconv:45  %and_ln603_99 = and i1 %icmp_ln603_99, %xor_ln581_99

]]></Node>
<StgValue><ssdm name="and_ln603_99"/></StgValue>
</operation>

<operation id="6354" st_id="504" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5630" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.3_ifconv:46  %select_ln603_99 = select i1 %and_ln603_99, i12 %shl_ln604_99, i12 %select_ln585_199

]]></Node>
<StgValue><ssdm name="select_ln603_99"/></StgValue>
</operation>

<operation id="6355" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5631" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.6.3_ifconv:47  br i1 %and_ln71_28, label %100, label %._crit_edge.1.6.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6356" st_id="504" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5633" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_6_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_1_6_4"/></StgValue>
</operation>

<operation id="6357" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5634" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_6_4)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="6358" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5635" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.6.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="6359" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5637" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.6.4_ifconv:0  %has_hit_0_1_6_4 = phi i1 [ %tmp_479, %100 ], [ false, %._crit_edge.1.6.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_6_4"/></StgValue>
</operation>

<operation id="6360" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5638" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:1  %zext_ln76_100 = zext i1 %has_hit_0_1_6_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_100"/></StgValue>
</operation>

<operation id="6361" st_id="505" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5639" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.4_ifconv:2  %v_assign_1_6_4 = uitofp i32 %zext_ln76_100 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6_4"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="6362" st_id="506" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5639" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.4_ifconv:2  %v_assign_1_6_4 = uitofp i32 %zext_ln76_100 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6_4"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="6363" st_id="507" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5640" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.4_ifconv:3  %d_assign_1_6_4 = fpext float %v_assign_1_6_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6_4"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="6364" st_id="508" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5640" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.4_ifconv:3  %d_assign_1_6_4 = fpext float %v_assign_1_6_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6_4"/></StgValue>
</operation>

<operation id="6365" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5641" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.4_ifconv:4  %bitcast_ln696_200 = bitcast double %d_assign_1_6_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_200"/></StgValue>
</operation>

<operation id="6366" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5642" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.4_ifconv:5  %trunc_ln557_100 = trunc i64 %bitcast_ln696_200 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_100"/></StgValue>
</operation>

<operation id="6367" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5643" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.4_ifconv:6  %tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_200, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="6368" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5644" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.6.4_ifconv:7  %p_Result_112_6_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_200, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_6_4"/></StgValue>
</operation>

<operation id="6369" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5645" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.6.4_ifconv:8  %zext_ln461_100 = zext i11 %p_Result_112_6_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_100"/></StgValue>
</operation>

<operation id="6370" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5646" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.4_ifconv:9  %trunc_ln565_100 = trunc i64 %bitcast_ln696_200 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_100"/></StgValue>
</operation>

<operation id="6371" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5647" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.6.4_ifconv:10  %tmp_200 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_100)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="6372" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5648" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.6.4_ifconv:11  %zext_ln569_100 = zext i53 %tmp_200 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_100"/></StgValue>
</operation>

<operation id="6373" st_id="508" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5649" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.4_ifconv:12  %sub_ln461_100 = sub i54 0, %zext_ln569_100

]]></Node>
<StgValue><ssdm name="sub_ln461_100"/></StgValue>
</operation>

<operation id="6374" st_id="508" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5650" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.6.4_ifconv:13  %select_ln570_100 = select i1 %tmp_480, i54 %sub_ln461_100, i54 %zext_ln569_100

]]></Node>
<StgValue><ssdm name="select_ln570_100"/></StgValue>
</operation>

<operation id="6375" st_id="508" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5651" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.6.4_ifconv:14  %icmp_ln571_100 = icmp eq i63 %trunc_ln557_100, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_100"/></StgValue>
</operation>

<operation id="6376" st_id="508" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:15  %sub_ln575_100 = sub i12 1075, %zext_ln461_100

]]></Node>
<StgValue><ssdm name="sub_ln575_100"/></StgValue>
</operation>

<operation id="6377" st_id="508" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5653" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:16  %icmp_ln581_100 = icmp sgt i12 %sub_ln575_100, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_100"/></StgValue>
</operation>

<operation id="6378" st_id="508" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5654" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:17  %add_ln581_100 = add i12 -4, %sub_ln575_100

]]></Node>
<StgValue><ssdm name="add_ln581_100"/></StgValue>
</operation>

<operation id="6379" st_id="508" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5655" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:18  %sub_ln581_100 = sub i12 4, %sub_ln575_100

]]></Node>
<StgValue><ssdm name="sub_ln581_100"/></StgValue>
</operation>

<operation id="6380" st_id="508" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5656" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:19  %select_ln581_100 = select i1 %icmp_ln581_100, i12 %add_ln581_100, i12 %sub_ln581_100

]]></Node>
<StgValue><ssdm name="select_ln581_100"/></StgValue>
</operation>

<operation id="6381" st_id="508" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5658" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:21  %icmp_ln582_100 = icmp eq i12 %sub_ln575_100, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_100"/></StgValue>
</operation>

<operation id="6382" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5659" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.4_ifconv:22  %trunc_ln583_100 = trunc i54 %select_ln570_100 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_100"/></StgValue>
</operation>

<operation id="6383" st_id="508" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5660" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:23  %icmp_ln585_100 = icmp ult i12 %select_ln581_100, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_100"/></StgValue>
</operation>

<operation id="6384" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.4_ifconv:28  %bitcast_ln696_201 = bitcast float %v_assign_1_6_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_201"/></StgValue>
</operation>

<operation id="6385" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.4_ifconv:29  %tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_201, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="6386" st_id="508" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5667" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:30  %select_ln588_100 = select i1 %tmp_481, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_100"/></StgValue>
</operation>

<operation id="6387" st_id="508" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:32  %xor_ln571_100 = xor i1 %icmp_ln571_100, true

]]></Node>
<StgValue><ssdm name="xor_ln571_100"/></StgValue>
</operation>

<operation id="6388" st_id="508" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:33  %and_ln582_100 = and i1 %icmp_ln582_100, %xor_ln571_100

]]></Node>
<StgValue><ssdm name="and_ln582_100"/></StgValue>
</operation>

<operation id="6389" st_id="508" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5671" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:34  %select_ln582_100 = select i1 %and_ln582_100, i12 %trunc_ln583_100, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_100"/></StgValue>
</operation>

<operation id="6390" st_id="508" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:35  %or_ln582_100 = or i1 %icmp_ln571_100, %icmp_ln582_100

]]></Node>
<StgValue><ssdm name="or_ln582_100"/></StgValue>
</operation>

<operation id="6391" st_id="508" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:36  %xor_ln582_100 = xor i1 %or_ln582_100, true

]]></Node>
<StgValue><ssdm name="xor_ln582_100"/></StgValue>
</operation>

<operation id="6392" st_id="508" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:37  %and_ln581_100 = and i1 %icmp_ln581_100, %xor_ln582_100

]]></Node>
<StgValue><ssdm name="and_ln581_100"/></StgValue>
</operation>

<operation id="6393" st_id="508" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:38  %xor_ln585_100 = xor i1 %icmp_ln585_100, true

]]></Node>
<StgValue><ssdm name="xor_ln585_100"/></StgValue>
</operation>

<operation id="6394" st_id="508" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:39  %and_ln585_200 = and i1 %and_ln581_100, %xor_ln585_100

]]></Node>
<StgValue><ssdm name="and_ln585_200"/></StgValue>
</operation>

<operation id="6395" st_id="508" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5677" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:40  %select_ln585_200 = select i1 %and_ln585_200, i12 %select_ln588_100, i12 %select_ln582_100

]]></Node>
<StgValue><ssdm name="select_ln585_200"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="6396" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5657" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:20  %sext_ln581_100 = sext i12 %select_ln581_100 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_100"/></StgValue>
</operation>

<operation id="6397" st_id="509" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5661" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:24  %icmp_ln603_100 = icmp ult i12 %select_ln581_100, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_100"/></StgValue>
</operation>

<operation id="6398" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5662" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.4_ifconv:25  %zext_ln586_100 = zext i32 %sext_ln581_100 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_100"/></StgValue>
</operation>

<operation id="6399" st_id="509" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5663" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.4_ifconv:26  %ashr_ln586_100 = ashr i54 %select_ln570_100, %zext_ln586_100

]]></Node>
<StgValue><ssdm name="ashr_ln586_100"/></StgValue>
</operation>

<operation id="6400" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5664" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.4_ifconv:27  %trunc_ln586_100 = trunc i54 %ashr_ln586_100 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_100"/></StgValue>
</operation>

<operation id="6401" st_id="509" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5668" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:31  %shl_ln604_100 = shl i12 %trunc_ln583_100, %select_ln581_100

]]></Node>
<StgValue><ssdm name="shl_ln604_100"/></StgValue>
</operation>

<operation id="6402" st_id="509" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:41  %and_ln585_201 = and i1 %and_ln581_100, %icmp_ln585_100

]]></Node>
<StgValue><ssdm name="and_ln585_201"/></StgValue>
</operation>

<operation id="6403" st_id="509" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5679" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:42  %select_ln585_201 = select i1 %and_ln585_201, i12 %trunc_ln586_100, i12 %select_ln585_200

]]></Node>
<StgValue><ssdm name="select_ln585_201"/></StgValue>
</operation>

<operation id="6404" st_id="509" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:43  %or_ln581_100 = or i1 %or_ln582_100, %icmp_ln581_100

]]></Node>
<StgValue><ssdm name="or_ln581_100"/></StgValue>
</operation>

<operation id="6405" st_id="509" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:44  %xor_ln581_100 = xor i1 %or_ln581_100, true

]]></Node>
<StgValue><ssdm name="xor_ln581_100"/></StgValue>
</operation>

<operation id="6406" st_id="509" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.4_ifconv:45  %and_ln603_100 = and i1 %icmp_ln603_100, %xor_ln581_100

]]></Node>
<StgValue><ssdm name="and_ln603_100"/></StgValue>
</operation>

<operation id="6407" st_id="509" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5683" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.4_ifconv:46  %select_ln603_100 = select i1 %and_ln603_100, i12 %shl_ln604_100, i12 %select_ln585_201

]]></Node>
<StgValue><ssdm name="select_ln603_100"/></StgValue>
</operation>

<operation id="6408" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.6.4_ifconv:47  br i1 %and_ln71_28, label %101, label %._crit_edge.1.6.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6409" st_id="509" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5686" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_6_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_1_6_5"/></StgValue>
</operation>

<operation id="6410" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5687" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_6_5)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="6411" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5688" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.6.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="6412" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5690" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.6.5_ifconv:0  %has_hit_0_1_6_5 = phi i1 [ %tmp_482, %101 ], [ false, %._crit_edge.1.6.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_6_5"/></StgValue>
</operation>

<operation id="6413" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5691" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:1  %zext_ln76_101 = zext i1 %has_hit_0_1_6_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_101"/></StgValue>
</operation>

<operation id="6414" st_id="510" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5692" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.5_ifconv:2  %v_assign_1_6_5 = uitofp i32 %zext_ln76_101 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6_5"/></StgValue>
</operation>

<operation id="6415" st_id="510" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:47  %and_ln71_29 = and i1 %and_ln71_15, %and_ln71_21

]]></Node>
<StgValue><ssdm name="and_ln71_29"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="6416" st_id="511" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5692" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.5_ifconv:2  %v_assign_1_6_5 = uitofp i32 %zext_ln76_101 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_6_5"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="6417" st_id="512" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5693" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.5_ifconv:3  %d_assign_1_6_5 = fpext float %v_assign_1_6_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6_5"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="6418" st_id="513" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5693" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.5_ifconv:3  %d_assign_1_6_5 = fpext float %v_assign_1_6_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_6_5"/></StgValue>
</operation>

<operation id="6419" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5694" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.5_ifconv:4  %bitcast_ln696_202 = bitcast double %d_assign_1_6_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_202"/></StgValue>
</operation>

<operation id="6420" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5695" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.5_ifconv:5  %trunc_ln557_101 = trunc i64 %bitcast_ln696_202 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_101"/></StgValue>
</operation>

<operation id="6421" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.5_ifconv:6  %tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_202, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="6422" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5697" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.6.5_ifconv:7  %p_Result_112_6_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_202, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_6_5"/></StgValue>
</operation>

<operation id="6423" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5698" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.6.5_ifconv:8  %zext_ln461_101 = zext i11 %p_Result_112_6_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_101"/></StgValue>
</operation>

<operation id="6424" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5699" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.6.5_ifconv:9  %trunc_ln565_101 = trunc i64 %bitcast_ln696_202 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_101"/></StgValue>
</operation>

<operation id="6425" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5700" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.6.5_ifconv:10  %tmp_202 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_101)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="6426" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5701" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.6.5_ifconv:11  %zext_ln569_101 = zext i53 %tmp_202 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_101"/></StgValue>
</operation>

<operation id="6427" st_id="513" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5702" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.5_ifconv:12  %sub_ln461_101 = sub i54 0, %zext_ln569_101

]]></Node>
<StgValue><ssdm name="sub_ln461_101"/></StgValue>
</operation>

<operation id="6428" st_id="513" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5703" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.6.5_ifconv:13  %select_ln570_101 = select i1 %tmp_483, i54 %sub_ln461_101, i54 %zext_ln569_101

]]></Node>
<StgValue><ssdm name="select_ln570_101"/></StgValue>
</operation>

<operation id="6429" st_id="513" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5704" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.6.5_ifconv:14  %icmp_ln571_101 = icmp eq i63 %trunc_ln557_101, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_101"/></StgValue>
</operation>

<operation id="6430" st_id="513" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:15  %sub_ln575_101 = sub i12 1075, %zext_ln461_101

]]></Node>
<StgValue><ssdm name="sub_ln575_101"/></StgValue>
</operation>

<operation id="6431" st_id="513" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5706" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:16  %icmp_ln581_101 = icmp sgt i12 %sub_ln575_101, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_101"/></StgValue>
</operation>

<operation id="6432" st_id="513" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:17  %add_ln581_101 = add i12 -4, %sub_ln575_101

]]></Node>
<StgValue><ssdm name="add_ln581_101"/></StgValue>
</operation>

<operation id="6433" st_id="513" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5708" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:18  %sub_ln581_101 = sub i12 4, %sub_ln575_101

]]></Node>
<StgValue><ssdm name="sub_ln581_101"/></StgValue>
</operation>

<operation id="6434" st_id="513" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5709" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:19  %select_ln581_101 = select i1 %icmp_ln581_101, i12 %add_ln581_101, i12 %sub_ln581_101

]]></Node>
<StgValue><ssdm name="select_ln581_101"/></StgValue>
</operation>

<operation id="6435" st_id="513" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5711" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:21  %icmp_ln582_101 = icmp eq i12 %sub_ln575_101, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_101"/></StgValue>
</operation>

<operation id="6436" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5712" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.5_ifconv:22  %trunc_ln583_101 = trunc i54 %select_ln570_101 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_101"/></StgValue>
</operation>

<operation id="6437" st_id="513" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5713" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:23  %icmp_ln585_101 = icmp ult i12 %select_ln581_101, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_101"/></StgValue>
</operation>

<operation id="6438" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5718" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.5_ifconv:28  %bitcast_ln696_203 = bitcast float %v_assign_1_6_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_203"/></StgValue>
</operation>

<operation id="6439" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.6.5_ifconv:29  %tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_203, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="6440" st_id="513" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5720" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:30  %select_ln588_101 = select i1 %tmp_484, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_101"/></StgValue>
</operation>

<operation id="6441" st_id="513" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:32  %xor_ln571_101 = xor i1 %icmp_ln571_101, true

]]></Node>
<StgValue><ssdm name="xor_ln571_101"/></StgValue>
</operation>

<operation id="6442" st_id="513" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:33  %and_ln582_101 = and i1 %icmp_ln582_101, %xor_ln571_101

]]></Node>
<StgValue><ssdm name="and_ln582_101"/></StgValue>
</operation>

<operation id="6443" st_id="513" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5724" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:34  %select_ln582_101 = select i1 %and_ln582_101, i12 %trunc_ln583_101, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_101"/></StgValue>
</operation>

<operation id="6444" st_id="513" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:35  %or_ln582_101 = or i1 %icmp_ln571_101, %icmp_ln582_101

]]></Node>
<StgValue><ssdm name="or_ln582_101"/></StgValue>
</operation>

<operation id="6445" st_id="513" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:36  %xor_ln582_101 = xor i1 %or_ln582_101, true

]]></Node>
<StgValue><ssdm name="xor_ln582_101"/></StgValue>
</operation>

<operation id="6446" st_id="513" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:37  %and_ln581_101 = and i1 %icmp_ln581_101, %xor_ln582_101

]]></Node>
<StgValue><ssdm name="and_ln581_101"/></StgValue>
</operation>

<operation id="6447" st_id="513" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:38  %xor_ln585_101 = xor i1 %icmp_ln585_101, true

]]></Node>
<StgValue><ssdm name="xor_ln585_101"/></StgValue>
</operation>

<operation id="6448" st_id="513" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:39  %and_ln585_202 = and i1 %and_ln581_101, %xor_ln585_101

]]></Node>
<StgValue><ssdm name="and_ln585_202"/></StgValue>
</operation>

<operation id="6449" st_id="513" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5730" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:40  %select_ln585_202 = select i1 %and_ln585_202, i12 %select_ln588_101, i12 %select_ln582_101

]]></Node>
<StgValue><ssdm name="select_ln585_202"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="6450" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5710" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:20  %sext_ln581_101 = sext i12 %select_ln581_101 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_101"/></StgValue>
</operation>

<operation id="6451" st_id="514" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5714" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:24  %icmp_ln603_101 = icmp ult i12 %select_ln581_101, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_101"/></StgValue>
</operation>

<operation id="6452" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5715" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.6.5_ifconv:25  %zext_ln586_101 = zext i32 %sext_ln581_101 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_101"/></StgValue>
</operation>

<operation id="6453" st_id="514" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5716" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.6.5_ifconv:26  %ashr_ln586_101 = ashr i54 %select_ln570_101, %zext_ln586_101

]]></Node>
<StgValue><ssdm name="ashr_ln586_101"/></StgValue>
</operation>

<operation id="6454" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5717" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.6.5_ifconv:27  %trunc_ln586_101 = trunc i54 %ashr_ln586_101 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_101"/></StgValue>
</operation>

<operation id="6455" st_id="514" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5721" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:31  %shl_ln604_101 = shl i12 %trunc_ln583_101, %select_ln581_101

]]></Node>
<StgValue><ssdm name="shl_ln604_101"/></StgValue>
</operation>

<operation id="6456" st_id="514" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:41  %and_ln585_203 = and i1 %and_ln581_101, %icmp_ln585_101

]]></Node>
<StgValue><ssdm name="and_ln585_203"/></StgValue>
</operation>

<operation id="6457" st_id="514" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5732" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:42  %select_ln585_203 = select i1 %and_ln585_203, i12 %trunc_ln586_101, i12 %select_ln585_202

]]></Node>
<StgValue><ssdm name="select_ln585_203"/></StgValue>
</operation>

<operation id="6458" st_id="514" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:43  %or_ln581_101 = or i1 %or_ln582_101, %icmp_ln581_101

]]></Node>
<StgValue><ssdm name="or_ln581_101"/></StgValue>
</operation>

<operation id="6459" st_id="514" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:44  %xor_ln581_101 = xor i1 %or_ln581_101, true

]]></Node>
<StgValue><ssdm name="xor_ln581_101"/></StgValue>
</operation>

<operation id="6460" st_id="514" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6.5_ifconv:45  %and_ln603_101 = and i1 %icmp_ln603_101, %xor_ln581_101

]]></Node>
<StgValue><ssdm name="and_ln603_101"/></StgValue>
</operation>

<operation id="6461" st_id="514" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5736" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.6.5_ifconv:46  %select_ln603_101 = select i1 %and_ln603_101, i12 %shl_ln604_101, i12 %select_ln585_203

]]></Node>
<StgValue><ssdm name="select_ln603_101"/></StgValue>
</operation>

<operation id="6462" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.6.5_ifconv:48  br i1 %and_ln71_29, label %102, label %._crit_edge.1.7.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6463" st_id="514" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5740" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_7 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_1_7"/></StgValue>
</operation>

<operation id="6464" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5741" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_7)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="6465" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5742" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.7.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="6466" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5744" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.7.0_ifconv:0  %has_hit_0_1_7_0 = phi i1 [ %tmp_485, %102 ], [ false, %._crit_edge.1.6.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_7_0"/></StgValue>
</operation>

<operation id="6467" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5745" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:1  %zext_ln76_102 = zext i1 %has_hit_0_1_7_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_102"/></StgValue>
</operation>

<operation id="6468" st_id="515" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5746" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.0_ifconv:2  %v_assign_1_7 = uitofp i32 %zext_ln76_102 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="6469" st_id="516" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5746" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.0_ifconv:2  %v_assign_1_7 = uitofp i32 %zext_ln76_102 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="6470" st_id="517" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5747" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.0_ifconv:3  %d_assign_1_7 = fpext float %v_assign_1_7 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="6471" st_id="518" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5747" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.0_ifconv:3  %d_assign_1_7 = fpext float %v_assign_1_7 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7"/></StgValue>
</operation>

<operation id="6472" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5748" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.0_ifconv:4  %bitcast_ln696_204 = bitcast double %d_assign_1_7 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_204"/></StgValue>
</operation>

<operation id="6473" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5749" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.0_ifconv:5  %trunc_ln557_102 = trunc i64 %bitcast_ln696_204 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_102"/></StgValue>
</operation>

<operation id="6474" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5750" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.0_ifconv:6  %tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_204, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="6475" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5751" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.7.0_ifconv:7  %p_Result_112_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_204, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_7"/></StgValue>
</operation>

<operation id="6476" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5752" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.7.0_ifconv:8  %zext_ln461_102 = zext i11 %p_Result_112_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_102"/></StgValue>
</operation>

<operation id="6477" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5753" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.0_ifconv:9  %trunc_ln565_102 = trunc i64 %bitcast_ln696_204 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_102"/></StgValue>
</operation>

<operation id="6478" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5754" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.7.0_ifconv:10  %tmp_204 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_102)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="6479" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5755" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.7.0_ifconv:11  %zext_ln569_102 = zext i53 %tmp_204 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_102"/></StgValue>
</operation>

<operation id="6480" st_id="518" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5756" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.0_ifconv:12  %sub_ln461_102 = sub i54 0, %zext_ln569_102

]]></Node>
<StgValue><ssdm name="sub_ln461_102"/></StgValue>
</operation>

<operation id="6481" st_id="518" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5757" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.7.0_ifconv:13  %select_ln570_102 = select i1 %tmp_486, i54 %sub_ln461_102, i54 %zext_ln569_102

]]></Node>
<StgValue><ssdm name="select_ln570_102"/></StgValue>
</operation>

<operation id="6482" st_id="518" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5758" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.7.0_ifconv:14  %icmp_ln571_102 = icmp eq i63 %trunc_ln557_102, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_102"/></StgValue>
</operation>

<operation id="6483" st_id="518" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5759" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:15  %sub_ln575_102 = sub i12 1075, %zext_ln461_102

]]></Node>
<StgValue><ssdm name="sub_ln575_102"/></StgValue>
</operation>

<operation id="6484" st_id="518" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:16  %icmp_ln581_102 = icmp sgt i12 %sub_ln575_102, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_102"/></StgValue>
</operation>

<operation id="6485" st_id="518" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5761" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:17  %add_ln581_102 = add i12 -4, %sub_ln575_102

]]></Node>
<StgValue><ssdm name="add_ln581_102"/></StgValue>
</operation>

<operation id="6486" st_id="518" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5762" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:18  %sub_ln581_102 = sub i12 4, %sub_ln575_102

]]></Node>
<StgValue><ssdm name="sub_ln581_102"/></StgValue>
</operation>

<operation id="6487" st_id="518" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5763" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:19  %select_ln581_102 = select i1 %icmp_ln581_102, i12 %add_ln581_102, i12 %sub_ln581_102

]]></Node>
<StgValue><ssdm name="select_ln581_102"/></StgValue>
</operation>

<operation id="6488" st_id="518" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5765" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:21  %icmp_ln582_102 = icmp eq i12 %sub_ln575_102, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_102"/></StgValue>
</operation>

<operation id="6489" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5766" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.0_ifconv:22  %trunc_ln583_102 = trunc i54 %select_ln570_102 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_102"/></StgValue>
</operation>

<operation id="6490" st_id="518" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5767" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:23  %icmp_ln585_102 = icmp ult i12 %select_ln581_102, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_102"/></StgValue>
</operation>

<operation id="6491" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5772" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.0_ifconv:28  %bitcast_ln696_205 = bitcast float %v_assign_1_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_205"/></StgValue>
</operation>

<operation id="6492" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5773" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.0_ifconv:29  %tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_205, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="6493" st_id="518" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5774" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:30  %select_ln588_102 = select i1 %tmp_487, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_102"/></StgValue>
</operation>

<operation id="6494" st_id="518" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:32  %xor_ln571_102 = xor i1 %icmp_ln571_102, true

]]></Node>
<StgValue><ssdm name="xor_ln571_102"/></StgValue>
</operation>

<operation id="6495" st_id="518" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:33  %and_ln582_102 = and i1 %icmp_ln582_102, %xor_ln571_102

]]></Node>
<StgValue><ssdm name="and_ln582_102"/></StgValue>
</operation>

<operation id="6496" st_id="518" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5778" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:34  %select_ln582_102 = select i1 %and_ln582_102, i12 %trunc_ln583_102, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_102"/></StgValue>
</operation>

<operation id="6497" st_id="518" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:35  %or_ln582_102 = or i1 %icmp_ln571_102, %icmp_ln582_102

]]></Node>
<StgValue><ssdm name="or_ln582_102"/></StgValue>
</operation>

<operation id="6498" st_id="518" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:36  %xor_ln582_102 = xor i1 %or_ln582_102, true

]]></Node>
<StgValue><ssdm name="xor_ln582_102"/></StgValue>
</operation>

<operation id="6499" st_id="518" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:37  %and_ln581_102 = and i1 %icmp_ln581_102, %xor_ln582_102

]]></Node>
<StgValue><ssdm name="and_ln581_102"/></StgValue>
</operation>

<operation id="6500" st_id="518" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:38  %xor_ln585_102 = xor i1 %icmp_ln585_102, true

]]></Node>
<StgValue><ssdm name="xor_ln585_102"/></StgValue>
</operation>

<operation id="6501" st_id="518" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:39  %and_ln585_204 = and i1 %and_ln581_102, %xor_ln585_102

]]></Node>
<StgValue><ssdm name="and_ln585_204"/></StgValue>
</operation>

<operation id="6502" st_id="518" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5784" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:40  %select_ln585_204 = select i1 %and_ln585_204, i12 %select_ln588_102, i12 %select_ln582_102

]]></Node>
<StgValue><ssdm name="select_ln585_204"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="6503" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5764" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:20  %sext_ln581_102 = sext i12 %select_ln581_102 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_102"/></StgValue>
</operation>

<operation id="6504" st_id="519" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5768" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:24  %icmp_ln603_102 = icmp ult i12 %select_ln581_102, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_102"/></StgValue>
</operation>

<operation id="6505" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5769" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.0_ifconv:25  %zext_ln586_102 = zext i32 %sext_ln581_102 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_102"/></StgValue>
</operation>

<operation id="6506" st_id="519" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5770" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.0_ifconv:26  %ashr_ln586_102 = ashr i54 %select_ln570_102, %zext_ln586_102

]]></Node>
<StgValue><ssdm name="ashr_ln586_102"/></StgValue>
</operation>

<operation id="6507" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5771" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.0_ifconv:27  %trunc_ln586_102 = trunc i54 %ashr_ln586_102 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_102"/></StgValue>
</operation>

<operation id="6508" st_id="519" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:31  %shl_ln604_102 = shl i12 %trunc_ln583_102, %select_ln581_102

]]></Node>
<StgValue><ssdm name="shl_ln604_102"/></StgValue>
</operation>

<operation id="6509" st_id="519" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:41  %and_ln585_205 = and i1 %and_ln581_102, %icmp_ln585_102

]]></Node>
<StgValue><ssdm name="and_ln585_205"/></StgValue>
</operation>

<operation id="6510" st_id="519" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5786" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:42  %select_ln585_205 = select i1 %and_ln585_205, i12 %trunc_ln586_102, i12 %select_ln585_204

]]></Node>
<StgValue><ssdm name="select_ln585_205"/></StgValue>
</operation>

<operation id="6511" st_id="519" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:43  %or_ln581_102 = or i1 %or_ln582_102, %icmp_ln581_102

]]></Node>
<StgValue><ssdm name="or_ln581_102"/></StgValue>
</operation>

<operation id="6512" st_id="519" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:44  %xor_ln581_102 = xor i1 %or_ln581_102, true

]]></Node>
<StgValue><ssdm name="xor_ln581_102"/></StgValue>
</operation>

<operation id="6513" st_id="519" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.0_ifconv:45  %and_ln603_102 = and i1 %icmp_ln603_102, %xor_ln581_102

]]></Node>
<StgValue><ssdm name="and_ln603_102"/></StgValue>
</operation>

<operation id="6514" st_id="519" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5790" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.0_ifconv:46  %select_ln603_102 = select i1 %and_ln603_102, i12 %shl_ln604_102, i12 %select_ln585_205

]]></Node>
<StgValue><ssdm name="select_ln603_102"/></StgValue>
</operation>

<operation id="6515" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5791" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.7.0_ifconv:47  br i1 %and_ln71_29, label %103, label %._crit_edge.1.7.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6516" st_id="519" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5793" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_7_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_1_7_1"/></StgValue>
</operation>

<operation id="6517" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5794" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_7_1)

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="6518" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5795" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.7.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="6519" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5797" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.7.1_ifconv:0  %has_hit_0_1_7_1 = phi i1 [ %tmp_488, %103 ], [ false, %._crit_edge.1.7.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_7_1"/></StgValue>
</operation>

<operation id="6520" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5798" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:1  %zext_ln76_103 = zext i1 %has_hit_0_1_7_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_103"/></StgValue>
</operation>

<operation id="6521" st_id="520" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5799" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.1_ifconv:2  %v_assign_1_7_1 = uitofp i32 %zext_ln76_103 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7_1"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="6522" st_id="521" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5799" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.1_ifconv:2  %v_assign_1_7_1 = uitofp i32 %zext_ln76_103 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7_1"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="6523" st_id="522" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5800" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.1_ifconv:3  %d_assign_1_7_1 = fpext float %v_assign_1_7_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7_1"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="6524" st_id="523" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5800" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.1_ifconv:3  %d_assign_1_7_1 = fpext float %v_assign_1_7_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7_1"/></StgValue>
</operation>

<operation id="6525" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5801" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.1_ifconv:4  %bitcast_ln696_206 = bitcast double %d_assign_1_7_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_206"/></StgValue>
</operation>

<operation id="6526" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5802" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.1_ifconv:5  %trunc_ln557_103 = trunc i64 %bitcast_ln696_206 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_103"/></StgValue>
</operation>

<operation id="6527" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5803" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.1_ifconv:6  %tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_206, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="6528" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5804" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.7.1_ifconv:7  %p_Result_112_7_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_206, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_7_1"/></StgValue>
</operation>

<operation id="6529" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5805" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.7.1_ifconv:8  %zext_ln461_103 = zext i11 %p_Result_112_7_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_103"/></StgValue>
</operation>

<operation id="6530" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5806" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.1_ifconv:9  %trunc_ln565_103 = trunc i64 %bitcast_ln696_206 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_103"/></StgValue>
</operation>

<operation id="6531" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5807" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.7.1_ifconv:10  %tmp_206 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_103)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="6532" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5808" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.7.1_ifconv:11  %zext_ln569_103 = zext i53 %tmp_206 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_103"/></StgValue>
</operation>

<operation id="6533" st_id="523" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5809" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.1_ifconv:12  %sub_ln461_103 = sub i54 0, %zext_ln569_103

]]></Node>
<StgValue><ssdm name="sub_ln461_103"/></StgValue>
</operation>

<operation id="6534" st_id="523" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5810" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.7.1_ifconv:13  %select_ln570_103 = select i1 %tmp_489, i54 %sub_ln461_103, i54 %zext_ln569_103

]]></Node>
<StgValue><ssdm name="select_ln570_103"/></StgValue>
</operation>

<operation id="6535" st_id="523" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5811" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.7.1_ifconv:14  %icmp_ln571_103 = icmp eq i63 %trunc_ln557_103, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_103"/></StgValue>
</operation>

<operation id="6536" st_id="523" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5812" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:15  %sub_ln575_103 = sub i12 1075, %zext_ln461_103

]]></Node>
<StgValue><ssdm name="sub_ln575_103"/></StgValue>
</operation>

<operation id="6537" st_id="523" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5813" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:16  %icmp_ln581_103 = icmp sgt i12 %sub_ln575_103, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_103"/></StgValue>
</operation>

<operation id="6538" st_id="523" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5814" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:17  %add_ln581_103 = add i12 -4, %sub_ln575_103

]]></Node>
<StgValue><ssdm name="add_ln581_103"/></StgValue>
</operation>

<operation id="6539" st_id="523" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5815" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:18  %sub_ln581_103 = sub i12 4, %sub_ln575_103

]]></Node>
<StgValue><ssdm name="sub_ln581_103"/></StgValue>
</operation>

<operation id="6540" st_id="523" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5816" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:19  %select_ln581_103 = select i1 %icmp_ln581_103, i12 %add_ln581_103, i12 %sub_ln581_103

]]></Node>
<StgValue><ssdm name="select_ln581_103"/></StgValue>
</operation>

<operation id="6541" st_id="523" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5818" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:21  %icmp_ln582_103 = icmp eq i12 %sub_ln575_103, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_103"/></StgValue>
</operation>

<operation id="6542" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5819" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.1_ifconv:22  %trunc_ln583_103 = trunc i54 %select_ln570_103 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_103"/></StgValue>
</operation>

<operation id="6543" st_id="523" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5820" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:23  %icmp_ln585_103 = icmp ult i12 %select_ln581_103, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_103"/></StgValue>
</operation>

<operation id="6544" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5825" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.1_ifconv:28  %bitcast_ln696_207 = bitcast float %v_assign_1_7_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_207"/></StgValue>
</operation>

<operation id="6545" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.1_ifconv:29  %tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_207, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="6546" st_id="523" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5827" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:30  %select_ln588_103 = select i1 %tmp_490, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_103"/></StgValue>
</operation>

<operation id="6547" st_id="523" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:32  %xor_ln571_103 = xor i1 %icmp_ln571_103, true

]]></Node>
<StgValue><ssdm name="xor_ln571_103"/></StgValue>
</operation>

<operation id="6548" st_id="523" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:33  %and_ln582_103 = and i1 %icmp_ln582_103, %xor_ln571_103

]]></Node>
<StgValue><ssdm name="and_ln582_103"/></StgValue>
</operation>

<operation id="6549" st_id="523" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:34  %select_ln582_103 = select i1 %and_ln582_103, i12 %trunc_ln583_103, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_103"/></StgValue>
</operation>

<operation id="6550" st_id="523" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:35  %or_ln582_103 = or i1 %icmp_ln571_103, %icmp_ln582_103

]]></Node>
<StgValue><ssdm name="or_ln582_103"/></StgValue>
</operation>

<operation id="6551" st_id="523" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:36  %xor_ln582_103 = xor i1 %or_ln582_103, true

]]></Node>
<StgValue><ssdm name="xor_ln582_103"/></StgValue>
</operation>

<operation id="6552" st_id="523" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:37  %and_ln581_103 = and i1 %icmp_ln581_103, %xor_ln582_103

]]></Node>
<StgValue><ssdm name="and_ln581_103"/></StgValue>
</operation>

<operation id="6553" st_id="523" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:38  %xor_ln585_103 = xor i1 %icmp_ln585_103, true

]]></Node>
<StgValue><ssdm name="xor_ln585_103"/></StgValue>
</operation>

<operation id="6554" st_id="523" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:39  %and_ln585_206 = and i1 %and_ln581_103, %xor_ln585_103

]]></Node>
<StgValue><ssdm name="and_ln585_206"/></StgValue>
</operation>

<operation id="6555" st_id="523" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5837" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:40  %select_ln585_206 = select i1 %and_ln585_206, i12 %select_ln588_103, i12 %select_ln582_103

]]></Node>
<StgValue><ssdm name="select_ln585_206"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="6556" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5817" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:20  %sext_ln581_103 = sext i12 %select_ln581_103 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_103"/></StgValue>
</operation>

<operation id="6557" st_id="524" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5821" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:24  %icmp_ln603_103 = icmp ult i12 %select_ln581_103, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_103"/></StgValue>
</operation>

<operation id="6558" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5822" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.1_ifconv:25  %zext_ln586_103 = zext i32 %sext_ln581_103 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_103"/></StgValue>
</operation>

<operation id="6559" st_id="524" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5823" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.1_ifconv:26  %ashr_ln586_103 = ashr i54 %select_ln570_103, %zext_ln586_103

]]></Node>
<StgValue><ssdm name="ashr_ln586_103"/></StgValue>
</operation>

<operation id="6560" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5824" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.1_ifconv:27  %trunc_ln586_103 = trunc i54 %ashr_ln586_103 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_103"/></StgValue>
</operation>

<operation id="6561" st_id="524" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5828" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:31  %shl_ln604_103 = shl i12 %trunc_ln583_103, %select_ln581_103

]]></Node>
<StgValue><ssdm name="shl_ln604_103"/></StgValue>
</operation>

<operation id="6562" st_id="524" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:41  %and_ln585_207 = and i1 %and_ln581_103, %icmp_ln585_103

]]></Node>
<StgValue><ssdm name="and_ln585_207"/></StgValue>
</operation>

<operation id="6563" st_id="524" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:42  %select_ln585_207 = select i1 %and_ln585_207, i12 %trunc_ln586_103, i12 %select_ln585_206

]]></Node>
<StgValue><ssdm name="select_ln585_207"/></StgValue>
</operation>

<operation id="6564" st_id="524" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:43  %or_ln581_103 = or i1 %or_ln582_103, %icmp_ln581_103

]]></Node>
<StgValue><ssdm name="or_ln581_103"/></StgValue>
</operation>

<operation id="6565" st_id="524" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:44  %xor_ln581_103 = xor i1 %or_ln581_103, true

]]></Node>
<StgValue><ssdm name="xor_ln581_103"/></StgValue>
</operation>

<operation id="6566" st_id="524" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.1_ifconv:45  %and_ln603_103 = and i1 %icmp_ln603_103, %xor_ln581_103

]]></Node>
<StgValue><ssdm name="and_ln603_103"/></StgValue>
</operation>

<operation id="6567" st_id="524" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5843" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.1_ifconv:46  %select_ln603_103 = select i1 %and_ln603_103, i12 %shl_ln604_103, i12 %select_ln585_207

]]></Node>
<StgValue><ssdm name="select_ln603_103"/></StgValue>
</operation>

<operation id="6568" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.7.1_ifconv:47  br i1 %and_ln71_29, label %104, label %._crit_edge.1.7.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6569" st_id="524" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5846" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_7_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_1_7_2"/></StgValue>
</operation>

<operation id="6570" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5847" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_7_2)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="6571" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5848" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.7.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="6572" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5850" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.7.2_ifconv:0  %has_hit_0_1_7_2 = phi i1 [ %tmp_491, %104 ], [ false, %._crit_edge.1.7.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_7_2"/></StgValue>
</operation>

<operation id="6573" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5851" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:1  %zext_ln76_104 = zext i1 %has_hit_0_1_7_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_104"/></StgValue>
</operation>

<operation id="6574" st_id="525" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5852" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.2_ifconv:2  %v_assign_1_7_2 = uitofp i32 %zext_ln76_104 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7_2"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="6575" st_id="526" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5852" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.2_ifconv:2  %v_assign_1_7_2 = uitofp i32 %zext_ln76_104 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7_2"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="6576" st_id="527" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5853" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.2_ifconv:3  %d_assign_1_7_2 = fpext float %v_assign_1_7_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7_2"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="6577" st_id="528" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5853" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.2_ifconv:3  %d_assign_1_7_2 = fpext float %v_assign_1_7_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7_2"/></StgValue>
</operation>

<operation id="6578" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.2_ifconv:4  %bitcast_ln696_208 = bitcast double %d_assign_1_7_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_208"/></StgValue>
</operation>

<operation id="6579" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5855" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.2_ifconv:5  %trunc_ln557_104 = trunc i64 %bitcast_ln696_208 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_104"/></StgValue>
</operation>

<operation id="6580" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5856" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.2_ifconv:6  %tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_208, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="6581" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5857" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.7.2_ifconv:7  %p_Result_112_7_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_208, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_7_2"/></StgValue>
</operation>

<operation id="6582" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5858" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.7.2_ifconv:8  %zext_ln461_104 = zext i11 %p_Result_112_7_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_104"/></StgValue>
</operation>

<operation id="6583" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5859" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.2_ifconv:9  %trunc_ln565_104 = trunc i64 %bitcast_ln696_208 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_104"/></StgValue>
</operation>

<operation id="6584" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5860" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.7.2_ifconv:10  %tmp_208 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_104)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="6585" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5861" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.7.2_ifconv:11  %zext_ln569_104 = zext i53 %tmp_208 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_104"/></StgValue>
</operation>

<operation id="6586" st_id="528" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5862" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.2_ifconv:12  %sub_ln461_104 = sub i54 0, %zext_ln569_104

]]></Node>
<StgValue><ssdm name="sub_ln461_104"/></StgValue>
</operation>

<operation id="6587" st_id="528" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5863" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.7.2_ifconv:13  %select_ln570_104 = select i1 %tmp_492, i54 %sub_ln461_104, i54 %zext_ln569_104

]]></Node>
<StgValue><ssdm name="select_ln570_104"/></StgValue>
</operation>

<operation id="6588" st_id="528" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5864" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.7.2_ifconv:14  %icmp_ln571_104 = icmp eq i63 %trunc_ln557_104, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_104"/></StgValue>
</operation>

<operation id="6589" st_id="528" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5865" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:15  %sub_ln575_104 = sub i12 1075, %zext_ln461_104

]]></Node>
<StgValue><ssdm name="sub_ln575_104"/></StgValue>
</operation>

<operation id="6590" st_id="528" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5866" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:16  %icmp_ln581_104 = icmp sgt i12 %sub_ln575_104, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_104"/></StgValue>
</operation>

<operation id="6591" st_id="528" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5867" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:17  %add_ln581_104 = add i12 -4, %sub_ln575_104

]]></Node>
<StgValue><ssdm name="add_ln581_104"/></StgValue>
</operation>

<operation id="6592" st_id="528" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5868" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:18  %sub_ln581_104 = sub i12 4, %sub_ln575_104

]]></Node>
<StgValue><ssdm name="sub_ln581_104"/></StgValue>
</operation>

<operation id="6593" st_id="528" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5869" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:19  %select_ln581_104 = select i1 %icmp_ln581_104, i12 %add_ln581_104, i12 %sub_ln581_104

]]></Node>
<StgValue><ssdm name="select_ln581_104"/></StgValue>
</operation>

<operation id="6594" st_id="528" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5871" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:21  %icmp_ln582_104 = icmp eq i12 %sub_ln575_104, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_104"/></StgValue>
</operation>

<operation id="6595" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5872" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.2_ifconv:22  %trunc_ln583_104 = trunc i54 %select_ln570_104 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_104"/></StgValue>
</operation>

<operation id="6596" st_id="528" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5873" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:23  %icmp_ln585_104 = icmp ult i12 %select_ln581_104, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_104"/></StgValue>
</operation>

<operation id="6597" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5878" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.2_ifconv:28  %bitcast_ln696_209 = bitcast float %v_assign_1_7_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_209"/></StgValue>
</operation>

<operation id="6598" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5879" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.2_ifconv:29  %tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_209, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="6599" st_id="528" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5880" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:30  %select_ln588_104 = select i1 %tmp_493, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_104"/></StgValue>
</operation>

<operation id="6600" st_id="528" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:32  %xor_ln571_104 = xor i1 %icmp_ln571_104, true

]]></Node>
<StgValue><ssdm name="xor_ln571_104"/></StgValue>
</operation>

<operation id="6601" st_id="528" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:33  %and_ln582_104 = and i1 %icmp_ln582_104, %xor_ln571_104

]]></Node>
<StgValue><ssdm name="and_ln582_104"/></StgValue>
</operation>

<operation id="6602" st_id="528" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5884" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:34  %select_ln582_104 = select i1 %and_ln582_104, i12 %trunc_ln583_104, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_104"/></StgValue>
</operation>

<operation id="6603" st_id="528" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:35  %or_ln582_104 = or i1 %icmp_ln571_104, %icmp_ln582_104

]]></Node>
<StgValue><ssdm name="or_ln582_104"/></StgValue>
</operation>

<operation id="6604" st_id="528" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:36  %xor_ln582_104 = xor i1 %or_ln582_104, true

]]></Node>
<StgValue><ssdm name="xor_ln582_104"/></StgValue>
</operation>

<operation id="6605" st_id="528" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:37  %and_ln581_104 = and i1 %icmp_ln581_104, %xor_ln582_104

]]></Node>
<StgValue><ssdm name="and_ln581_104"/></StgValue>
</operation>

<operation id="6606" st_id="528" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:38  %xor_ln585_104 = xor i1 %icmp_ln585_104, true

]]></Node>
<StgValue><ssdm name="xor_ln585_104"/></StgValue>
</operation>

<operation id="6607" st_id="528" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:39  %and_ln585_208 = and i1 %and_ln581_104, %xor_ln585_104

]]></Node>
<StgValue><ssdm name="and_ln585_208"/></StgValue>
</operation>

<operation id="6608" st_id="528" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5890" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:40  %select_ln585_208 = select i1 %and_ln585_208, i12 %select_ln588_104, i12 %select_ln582_104

]]></Node>
<StgValue><ssdm name="select_ln585_208"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="6609" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5870" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:20  %sext_ln581_104 = sext i12 %select_ln581_104 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_104"/></StgValue>
</operation>

<operation id="6610" st_id="529" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5874" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:24  %icmp_ln603_104 = icmp ult i12 %select_ln581_104, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_104"/></StgValue>
</operation>

<operation id="6611" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5875" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.2_ifconv:25  %zext_ln586_104 = zext i32 %sext_ln581_104 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_104"/></StgValue>
</operation>

<operation id="6612" st_id="529" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5876" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.2_ifconv:26  %ashr_ln586_104 = ashr i54 %select_ln570_104, %zext_ln586_104

]]></Node>
<StgValue><ssdm name="ashr_ln586_104"/></StgValue>
</operation>

<operation id="6613" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5877" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.2_ifconv:27  %trunc_ln586_104 = trunc i54 %ashr_ln586_104 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_104"/></StgValue>
</operation>

<operation id="6614" st_id="529" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5881" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:31  %shl_ln604_104 = shl i12 %trunc_ln583_104, %select_ln581_104

]]></Node>
<StgValue><ssdm name="shl_ln604_104"/></StgValue>
</operation>

<operation id="6615" st_id="529" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:41  %and_ln585_209 = and i1 %and_ln581_104, %icmp_ln585_104

]]></Node>
<StgValue><ssdm name="and_ln585_209"/></StgValue>
</operation>

<operation id="6616" st_id="529" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5892" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:42  %select_ln585_209 = select i1 %and_ln585_209, i12 %trunc_ln586_104, i12 %select_ln585_208

]]></Node>
<StgValue><ssdm name="select_ln585_209"/></StgValue>
</operation>

<operation id="6617" st_id="529" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:43  %or_ln581_104 = or i1 %or_ln582_104, %icmp_ln581_104

]]></Node>
<StgValue><ssdm name="or_ln581_104"/></StgValue>
</operation>

<operation id="6618" st_id="529" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:44  %xor_ln581_104 = xor i1 %or_ln581_104, true

]]></Node>
<StgValue><ssdm name="xor_ln581_104"/></StgValue>
</operation>

<operation id="6619" st_id="529" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.2_ifconv:45  %and_ln603_104 = and i1 %icmp_ln603_104, %xor_ln581_104

]]></Node>
<StgValue><ssdm name="and_ln603_104"/></StgValue>
</operation>

<operation id="6620" st_id="529" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5896" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.2_ifconv:46  %select_ln603_104 = select i1 %and_ln603_104, i12 %shl_ln604_104, i12 %select_ln585_209

]]></Node>
<StgValue><ssdm name="select_ln603_104"/></StgValue>
</operation>

<operation id="6621" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.7.2_ifconv:47  br i1 %and_ln71_29, label %105, label %._crit_edge.1.7.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6622" st_id="529" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5899" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_7_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_1_7_3"/></StgValue>
</operation>

<operation id="6623" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5900" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_7_3)

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="6624" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5901" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.7.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="6625" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5903" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.7.3_ifconv:0  %has_hit_0_1_7_3 = phi i1 [ %tmp_494, %105 ], [ false, %._crit_edge.1.7.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_7_3"/></StgValue>
</operation>

<operation id="6626" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5904" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:1  %zext_ln76_105 = zext i1 %has_hit_0_1_7_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_105"/></StgValue>
</operation>

<operation id="6627" st_id="530" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5905" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.3_ifconv:2  %v_assign_1_7_3 = uitofp i32 %zext_ln76_105 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7_3"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="6628" st_id="531" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5905" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.3_ifconv:2  %v_assign_1_7_3 = uitofp i32 %zext_ln76_105 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7_3"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="6629" st_id="532" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5906" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.3_ifconv:3  %d_assign_1_7_3 = fpext float %v_assign_1_7_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7_3"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="6630" st_id="533" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5906" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.3_ifconv:3  %d_assign_1_7_3 = fpext float %v_assign_1_7_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7_3"/></StgValue>
</operation>

<operation id="6631" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5907" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.3_ifconv:4  %bitcast_ln696_210 = bitcast double %d_assign_1_7_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_210"/></StgValue>
</operation>

<operation id="6632" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5908" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.3_ifconv:5  %trunc_ln557_105 = trunc i64 %bitcast_ln696_210 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_105"/></StgValue>
</operation>

<operation id="6633" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5909" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.3_ifconv:6  %tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_210, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="6634" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5910" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.7.3_ifconv:7  %p_Result_112_7_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_210, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_7_3"/></StgValue>
</operation>

<operation id="6635" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5911" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.7.3_ifconv:8  %zext_ln461_105 = zext i11 %p_Result_112_7_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_105"/></StgValue>
</operation>

<operation id="6636" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5912" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.3_ifconv:9  %trunc_ln565_105 = trunc i64 %bitcast_ln696_210 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_105"/></StgValue>
</operation>

<operation id="6637" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5913" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.7.3_ifconv:10  %tmp_210 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_105)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="6638" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5914" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.7.3_ifconv:11  %zext_ln569_105 = zext i53 %tmp_210 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_105"/></StgValue>
</operation>

<operation id="6639" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5915" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.3_ifconv:12  %sub_ln461_105 = sub i54 0, %zext_ln569_105

]]></Node>
<StgValue><ssdm name="sub_ln461_105"/></StgValue>
</operation>

<operation id="6640" st_id="533" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5916" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.7.3_ifconv:13  %select_ln570_105 = select i1 %tmp_495, i54 %sub_ln461_105, i54 %zext_ln569_105

]]></Node>
<StgValue><ssdm name="select_ln570_105"/></StgValue>
</operation>

<operation id="6641" st_id="533" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5917" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.7.3_ifconv:14  %icmp_ln571_105 = icmp eq i63 %trunc_ln557_105, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_105"/></StgValue>
</operation>

<operation id="6642" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5918" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:15  %sub_ln575_105 = sub i12 1075, %zext_ln461_105

]]></Node>
<StgValue><ssdm name="sub_ln575_105"/></StgValue>
</operation>

<operation id="6643" st_id="533" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5919" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:16  %icmp_ln581_105 = icmp sgt i12 %sub_ln575_105, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_105"/></StgValue>
</operation>

<operation id="6644" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5920" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:17  %add_ln581_105 = add i12 -4, %sub_ln575_105

]]></Node>
<StgValue><ssdm name="add_ln581_105"/></StgValue>
</operation>

<operation id="6645" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5921" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:18  %sub_ln581_105 = sub i12 4, %sub_ln575_105

]]></Node>
<StgValue><ssdm name="sub_ln581_105"/></StgValue>
</operation>

<operation id="6646" st_id="533" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5922" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:19  %select_ln581_105 = select i1 %icmp_ln581_105, i12 %add_ln581_105, i12 %sub_ln581_105

]]></Node>
<StgValue><ssdm name="select_ln581_105"/></StgValue>
</operation>

<operation id="6647" st_id="533" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5924" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:21  %icmp_ln582_105 = icmp eq i12 %sub_ln575_105, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_105"/></StgValue>
</operation>

<operation id="6648" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5925" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.3_ifconv:22  %trunc_ln583_105 = trunc i54 %select_ln570_105 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_105"/></StgValue>
</operation>

<operation id="6649" st_id="533" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5926" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:23  %icmp_ln585_105 = icmp ult i12 %select_ln581_105, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_105"/></StgValue>
</operation>

<operation id="6650" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5931" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.3_ifconv:28  %bitcast_ln696_211 = bitcast float %v_assign_1_7_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_211"/></StgValue>
</operation>

<operation id="6651" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5932" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.3_ifconv:29  %tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_211, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="6652" st_id="533" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5933" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:30  %select_ln588_105 = select i1 %tmp_496, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_105"/></StgValue>
</operation>

<operation id="6653" st_id="533" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:32  %xor_ln571_105 = xor i1 %icmp_ln571_105, true

]]></Node>
<StgValue><ssdm name="xor_ln571_105"/></StgValue>
</operation>

<operation id="6654" st_id="533" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:33  %and_ln582_105 = and i1 %icmp_ln582_105, %xor_ln571_105

]]></Node>
<StgValue><ssdm name="and_ln582_105"/></StgValue>
</operation>

<operation id="6655" st_id="533" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5937" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:34  %select_ln582_105 = select i1 %and_ln582_105, i12 %trunc_ln583_105, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_105"/></StgValue>
</operation>

<operation id="6656" st_id="533" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:35  %or_ln582_105 = or i1 %icmp_ln571_105, %icmp_ln582_105

]]></Node>
<StgValue><ssdm name="or_ln582_105"/></StgValue>
</operation>

<operation id="6657" st_id="533" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:36  %xor_ln582_105 = xor i1 %or_ln582_105, true

]]></Node>
<StgValue><ssdm name="xor_ln582_105"/></StgValue>
</operation>

<operation id="6658" st_id="533" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:37  %and_ln581_105 = and i1 %icmp_ln581_105, %xor_ln582_105

]]></Node>
<StgValue><ssdm name="and_ln581_105"/></StgValue>
</operation>

<operation id="6659" st_id="533" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:38  %xor_ln585_105 = xor i1 %icmp_ln585_105, true

]]></Node>
<StgValue><ssdm name="xor_ln585_105"/></StgValue>
</operation>

<operation id="6660" st_id="533" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:39  %and_ln585_210 = and i1 %and_ln581_105, %xor_ln585_105

]]></Node>
<StgValue><ssdm name="and_ln585_210"/></StgValue>
</operation>

<operation id="6661" st_id="533" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:40  %select_ln585_210 = select i1 %and_ln585_210, i12 %select_ln588_105, i12 %select_ln582_105

]]></Node>
<StgValue><ssdm name="select_ln585_210"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="6662" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5923" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:20  %sext_ln581_105 = sext i12 %select_ln581_105 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_105"/></StgValue>
</operation>

<operation id="6663" st_id="534" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5927" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:24  %icmp_ln603_105 = icmp ult i12 %select_ln581_105, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_105"/></StgValue>
</operation>

<operation id="6664" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.3_ifconv:25  %zext_ln586_105 = zext i32 %sext_ln581_105 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_105"/></StgValue>
</operation>

<operation id="6665" st_id="534" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5929" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.3_ifconv:26  %ashr_ln586_105 = ashr i54 %select_ln570_105, %zext_ln586_105

]]></Node>
<StgValue><ssdm name="ashr_ln586_105"/></StgValue>
</operation>

<operation id="6666" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5930" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.3_ifconv:27  %trunc_ln586_105 = trunc i54 %ashr_ln586_105 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_105"/></StgValue>
</operation>

<operation id="6667" st_id="534" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5934" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:31  %shl_ln604_105 = shl i12 %trunc_ln583_105, %select_ln581_105

]]></Node>
<StgValue><ssdm name="shl_ln604_105"/></StgValue>
</operation>

<operation id="6668" st_id="534" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:41  %and_ln585_211 = and i1 %and_ln581_105, %icmp_ln585_105

]]></Node>
<StgValue><ssdm name="and_ln585_211"/></StgValue>
</operation>

<operation id="6669" st_id="534" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5945" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:42  %select_ln585_211 = select i1 %and_ln585_211, i12 %trunc_ln586_105, i12 %select_ln585_210

]]></Node>
<StgValue><ssdm name="select_ln585_211"/></StgValue>
</operation>

<operation id="6670" st_id="534" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:43  %or_ln581_105 = or i1 %or_ln582_105, %icmp_ln581_105

]]></Node>
<StgValue><ssdm name="or_ln581_105"/></StgValue>
</operation>

<operation id="6671" st_id="534" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:44  %xor_ln581_105 = xor i1 %or_ln581_105, true

]]></Node>
<StgValue><ssdm name="xor_ln581_105"/></StgValue>
</operation>

<operation id="6672" st_id="534" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.3_ifconv:45  %and_ln603_105 = and i1 %icmp_ln603_105, %xor_ln581_105

]]></Node>
<StgValue><ssdm name="and_ln603_105"/></StgValue>
</operation>

<operation id="6673" st_id="534" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5949" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.3_ifconv:46  %select_ln603_105 = select i1 %and_ln603_105, i12 %shl_ln604_105, i12 %select_ln585_211

]]></Node>
<StgValue><ssdm name="select_ln603_105"/></StgValue>
</operation>

<operation id="6674" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5950" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.7.3_ifconv:47  br i1 %and_ln71_29, label %106, label %._crit_edge.1.7.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6675" st_id="534" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5952" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_7_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_1_7_4"/></StgValue>
</operation>

<operation id="6676" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5953" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_7_4)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="6677" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5954" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.7.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="6678" st_id="535" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5956" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.7.4_ifconv:0  %has_hit_0_1_7_4 = phi i1 [ %tmp_497, %106 ], [ false, %._crit_edge.1.7.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_7_4"/></StgValue>
</operation>

<operation id="6679" st_id="535" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5957" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:1  %zext_ln76_106 = zext i1 %has_hit_0_1_7_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_106"/></StgValue>
</operation>

<operation id="6680" st_id="535" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5958" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.4_ifconv:2  %v_assign_1_7_4 = uitofp i32 %zext_ln76_106 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7_4"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="6681" st_id="536" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5958" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.4_ifconv:2  %v_assign_1_7_4 = uitofp i32 %zext_ln76_106 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7_4"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="6682" st_id="537" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5959" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.4_ifconv:3  %d_assign_1_7_4 = fpext float %v_assign_1_7_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7_4"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="6683" st_id="538" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5959" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.4_ifconv:3  %d_assign_1_7_4 = fpext float %v_assign_1_7_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7_4"/></StgValue>
</operation>

<operation id="6684" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5960" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.4_ifconv:4  %bitcast_ln696_212 = bitcast double %d_assign_1_7_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_212"/></StgValue>
</operation>

<operation id="6685" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5961" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.4_ifconv:5  %trunc_ln557_106 = trunc i64 %bitcast_ln696_212 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_106"/></StgValue>
</operation>

<operation id="6686" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5962" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.4_ifconv:6  %tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_212, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="6687" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5963" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.7.4_ifconv:7  %p_Result_112_7_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_212, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_7_4"/></StgValue>
</operation>

<operation id="6688" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5964" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.7.4_ifconv:8  %zext_ln461_106 = zext i11 %p_Result_112_7_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_106"/></StgValue>
</operation>

<operation id="6689" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5965" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.4_ifconv:9  %trunc_ln565_106 = trunc i64 %bitcast_ln696_212 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_106"/></StgValue>
</operation>

<operation id="6690" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5966" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.7.4_ifconv:10  %tmp_212 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_106)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="6691" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5967" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.7.4_ifconv:11  %zext_ln569_106 = zext i53 %tmp_212 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_106"/></StgValue>
</operation>

<operation id="6692" st_id="538" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5968" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.4_ifconv:12  %sub_ln461_106 = sub i54 0, %zext_ln569_106

]]></Node>
<StgValue><ssdm name="sub_ln461_106"/></StgValue>
</operation>

<operation id="6693" st_id="538" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5969" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.7.4_ifconv:13  %select_ln570_106 = select i1 %tmp_498, i54 %sub_ln461_106, i54 %zext_ln569_106

]]></Node>
<StgValue><ssdm name="select_ln570_106"/></StgValue>
</operation>

<operation id="6694" st_id="538" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5970" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.7.4_ifconv:14  %icmp_ln571_106 = icmp eq i63 %trunc_ln557_106, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_106"/></StgValue>
</operation>

<operation id="6695" st_id="538" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5971" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:15  %sub_ln575_106 = sub i12 1075, %zext_ln461_106

]]></Node>
<StgValue><ssdm name="sub_ln575_106"/></StgValue>
</operation>

<operation id="6696" st_id="538" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5972" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:16  %icmp_ln581_106 = icmp sgt i12 %sub_ln575_106, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_106"/></StgValue>
</operation>

<operation id="6697" st_id="538" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5973" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:17  %add_ln581_106 = add i12 -4, %sub_ln575_106

]]></Node>
<StgValue><ssdm name="add_ln581_106"/></StgValue>
</operation>

<operation id="6698" st_id="538" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5974" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:18  %sub_ln581_106 = sub i12 4, %sub_ln575_106

]]></Node>
<StgValue><ssdm name="sub_ln581_106"/></StgValue>
</operation>

<operation id="6699" st_id="538" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5975" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:19  %select_ln581_106 = select i1 %icmp_ln581_106, i12 %add_ln581_106, i12 %sub_ln581_106

]]></Node>
<StgValue><ssdm name="select_ln581_106"/></StgValue>
</operation>

<operation id="6700" st_id="538" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5977" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:21  %icmp_ln582_106 = icmp eq i12 %sub_ln575_106, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_106"/></StgValue>
</operation>

<operation id="6701" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5978" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.4_ifconv:22  %trunc_ln583_106 = trunc i54 %select_ln570_106 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_106"/></StgValue>
</operation>

<operation id="6702" st_id="538" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5979" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:23  %icmp_ln585_106 = icmp ult i12 %select_ln581_106, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_106"/></StgValue>
</operation>

<operation id="6703" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5984" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.4_ifconv:28  %bitcast_ln696_213 = bitcast float %v_assign_1_7_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_213"/></StgValue>
</operation>

<operation id="6704" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5985" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.4_ifconv:29  %tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_213, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="6705" st_id="538" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5986" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:30  %select_ln588_106 = select i1 %tmp_499, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_106"/></StgValue>
</operation>

<operation id="6706" st_id="538" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:32  %xor_ln571_106 = xor i1 %icmp_ln571_106, true

]]></Node>
<StgValue><ssdm name="xor_ln571_106"/></StgValue>
</operation>

<operation id="6707" st_id="538" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:33  %and_ln582_106 = and i1 %icmp_ln582_106, %xor_ln571_106

]]></Node>
<StgValue><ssdm name="and_ln582_106"/></StgValue>
</operation>

<operation id="6708" st_id="538" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5990" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:34  %select_ln582_106 = select i1 %and_ln582_106, i12 %trunc_ln583_106, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_106"/></StgValue>
</operation>

<operation id="6709" st_id="538" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:35  %or_ln582_106 = or i1 %icmp_ln571_106, %icmp_ln582_106

]]></Node>
<StgValue><ssdm name="or_ln582_106"/></StgValue>
</operation>

<operation id="6710" st_id="538" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:36  %xor_ln582_106 = xor i1 %or_ln582_106, true

]]></Node>
<StgValue><ssdm name="xor_ln582_106"/></StgValue>
</operation>

<operation id="6711" st_id="538" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:37  %and_ln581_106 = and i1 %icmp_ln581_106, %xor_ln582_106

]]></Node>
<StgValue><ssdm name="and_ln581_106"/></StgValue>
</operation>

<operation id="6712" st_id="538" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:38  %xor_ln585_106 = xor i1 %icmp_ln585_106, true

]]></Node>
<StgValue><ssdm name="xor_ln585_106"/></StgValue>
</operation>

<operation id="6713" st_id="538" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:39  %and_ln585_212 = and i1 %and_ln581_106, %xor_ln585_106

]]></Node>
<StgValue><ssdm name="and_ln585_212"/></StgValue>
</operation>

<operation id="6714" st_id="538" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5996" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:40  %select_ln585_212 = select i1 %and_ln585_212, i12 %select_ln588_106, i12 %select_ln582_106

]]></Node>
<StgValue><ssdm name="select_ln585_212"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="6715" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5976" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:20  %sext_ln581_106 = sext i12 %select_ln581_106 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_106"/></StgValue>
</operation>

<operation id="6716" st_id="539" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5980" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:24  %icmp_ln603_106 = icmp ult i12 %select_ln581_106, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_106"/></StgValue>
</operation>

<operation id="6717" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5981" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.4_ifconv:25  %zext_ln586_106 = zext i32 %sext_ln581_106 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_106"/></StgValue>
</operation>

<operation id="6718" st_id="539" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5982" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.4_ifconv:26  %ashr_ln586_106 = ashr i54 %select_ln570_106, %zext_ln586_106

]]></Node>
<StgValue><ssdm name="ashr_ln586_106"/></StgValue>
</operation>

<operation id="6719" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5983" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.4_ifconv:27  %trunc_ln586_106 = trunc i54 %ashr_ln586_106 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_106"/></StgValue>
</operation>

<operation id="6720" st_id="539" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:31  %shl_ln604_106 = shl i12 %trunc_ln583_106, %select_ln581_106

]]></Node>
<StgValue><ssdm name="shl_ln604_106"/></StgValue>
</operation>

<operation id="6721" st_id="539" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:41  %and_ln585_213 = and i1 %and_ln581_106, %icmp_ln585_106

]]></Node>
<StgValue><ssdm name="and_ln585_213"/></StgValue>
</operation>

<operation id="6722" st_id="539" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5998" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:42  %select_ln585_213 = select i1 %and_ln585_213, i12 %trunc_ln586_106, i12 %select_ln585_212

]]></Node>
<StgValue><ssdm name="select_ln585_213"/></StgValue>
</operation>

<operation id="6723" st_id="539" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:43  %or_ln581_106 = or i1 %or_ln582_106, %icmp_ln581_106

]]></Node>
<StgValue><ssdm name="or_ln581_106"/></StgValue>
</operation>

<operation id="6724" st_id="539" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:44  %xor_ln581_106 = xor i1 %or_ln581_106, true

]]></Node>
<StgValue><ssdm name="xor_ln581_106"/></StgValue>
</operation>

<operation id="6725" st_id="539" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.4_ifconv:45  %and_ln603_106 = and i1 %icmp_ln603_106, %xor_ln581_106

]]></Node>
<StgValue><ssdm name="and_ln603_106"/></StgValue>
</operation>

<operation id="6726" st_id="539" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6002" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.4_ifconv:46  %select_ln603_106 = select i1 %and_ln603_106, i12 %shl_ln604_106, i12 %select_ln585_213

]]></Node>
<StgValue><ssdm name="select_ln603_106"/></StgValue>
</operation>

<operation id="6727" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6003" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.7.4_ifconv:47  br i1 %and_ln71_29, label %107, label %._crit_edge.1.7.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6728" st_id="539" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6005" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_7_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_1_7_5"/></StgValue>
</operation>

<operation id="6729" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6006" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_7_5)

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="6730" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6007" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.7.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="6731" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6009" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.7.5_ifconv:0  %has_hit_0_1_7_5 = phi i1 [ %tmp_500, %107 ], [ false, %._crit_edge.1.7.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_7_5"/></StgValue>
</operation>

<operation id="6732" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6010" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:1  %zext_ln76_107 = zext i1 %has_hit_0_1_7_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_107"/></StgValue>
</operation>

<operation id="6733" st_id="540" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.5_ifconv:2  %v_assign_1_7_5 = uitofp i32 %zext_ln76_107 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7_5"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="6734" st_id="541" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.5_ifconv:2  %v_assign_1_7_5 = uitofp i32 %zext_ln76_107 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_7_5"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="6735" st_id="542" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6012" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.5_ifconv:3  %d_assign_1_7_5 = fpext float %v_assign_1_7_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7_5"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="6736" st_id="543" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6012" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.5_ifconv:3  %d_assign_1_7_5 = fpext float %v_assign_1_7_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_7_5"/></StgValue>
</operation>

<operation id="6737" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6013" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.5_ifconv:4  %bitcast_ln696_214 = bitcast double %d_assign_1_7_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_214"/></StgValue>
</operation>

<operation id="6738" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6014" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.5_ifconv:5  %trunc_ln557_107 = trunc i64 %bitcast_ln696_214 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_107"/></StgValue>
</operation>

<operation id="6739" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6015" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.5_ifconv:6  %tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_214, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="6740" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6016" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.7.5_ifconv:7  %p_Result_112_7_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_214, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_7_5"/></StgValue>
</operation>

<operation id="6741" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.7.5_ifconv:8  %zext_ln461_107 = zext i11 %p_Result_112_7_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_107"/></StgValue>
</operation>

<operation id="6742" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6018" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.7.5_ifconv:9  %trunc_ln565_107 = trunc i64 %bitcast_ln696_214 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_107"/></StgValue>
</operation>

<operation id="6743" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6019" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.7.5_ifconv:10  %tmp_214 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_107)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="6744" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6020" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.7.5_ifconv:11  %zext_ln569_107 = zext i53 %tmp_214 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_107"/></StgValue>
</operation>

<operation id="6745" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6021" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.5_ifconv:12  %sub_ln461_107 = sub i54 0, %zext_ln569_107

]]></Node>
<StgValue><ssdm name="sub_ln461_107"/></StgValue>
</operation>

<operation id="6746" st_id="543" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6022" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.7.5_ifconv:13  %select_ln570_107 = select i1 %tmp_501, i54 %sub_ln461_107, i54 %zext_ln569_107

]]></Node>
<StgValue><ssdm name="select_ln570_107"/></StgValue>
</operation>

<operation id="6747" st_id="543" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6023" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.7.5_ifconv:14  %icmp_ln571_107 = icmp eq i63 %trunc_ln557_107, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_107"/></StgValue>
</operation>

<operation id="6748" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6024" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:15  %sub_ln575_107 = sub i12 1075, %zext_ln461_107

]]></Node>
<StgValue><ssdm name="sub_ln575_107"/></StgValue>
</operation>

<operation id="6749" st_id="543" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6025" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:16  %icmp_ln581_107 = icmp sgt i12 %sub_ln575_107, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_107"/></StgValue>
</operation>

<operation id="6750" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6026" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:17  %add_ln581_107 = add i12 -4, %sub_ln575_107

]]></Node>
<StgValue><ssdm name="add_ln581_107"/></StgValue>
</operation>

<operation id="6751" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6027" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:18  %sub_ln581_107 = sub i12 4, %sub_ln575_107

]]></Node>
<StgValue><ssdm name="sub_ln581_107"/></StgValue>
</operation>

<operation id="6752" st_id="543" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6028" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:19  %select_ln581_107 = select i1 %icmp_ln581_107, i12 %add_ln581_107, i12 %sub_ln581_107

]]></Node>
<StgValue><ssdm name="select_ln581_107"/></StgValue>
</operation>

<operation id="6753" st_id="543" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6030" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:21  %icmp_ln582_107 = icmp eq i12 %sub_ln575_107, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_107"/></StgValue>
</operation>

<operation id="6754" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6031" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.5_ifconv:22  %trunc_ln583_107 = trunc i54 %select_ln570_107 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_107"/></StgValue>
</operation>

<operation id="6755" st_id="543" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:23  %icmp_ln585_107 = icmp ult i12 %select_ln581_107, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_107"/></StgValue>
</operation>

<operation id="6756" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6037" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.5_ifconv:28  %bitcast_ln696_215 = bitcast float %v_assign_1_7_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_215"/></StgValue>
</operation>

<operation id="6757" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.7.5_ifconv:29  %tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_215, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="6758" st_id="543" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6039" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:30  %select_ln588_107 = select i1 %tmp_502, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_107"/></StgValue>
</operation>

<operation id="6759" st_id="543" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:32  %xor_ln571_107 = xor i1 %icmp_ln571_107, true

]]></Node>
<StgValue><ssdm name="xor_ln571_107"/></StgValue>
</operation>

<operation id="6760" st_id="543" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:33  %and_ln582_107 = and i1 %icmp_ln582_107, %xor_ln571_107

]]></Node>
<StgValue><ssdm name="and_ln582_107"/></StgValue>
</operation>

<operation id="6761" st_id="543" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6043" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:34  %select_ln582_107 = select i1 %and_ln582_107, i12 %trunc_ln583_107, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_107"/></StgValue>
</operation>

<operation id="6762" st_id="543" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:35  %or_ln582_107 = or i1 %icmp_ln571_107, %icmp_ln582_107

]]></Node>
<StgValue><ssdm name="or_ln582_107"/></StgValue>
</operation>

<operation id="6763" st_id="543" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:36  %xor_ln582_107 = xor i1 %or_ln582_107, true

]]></Node>
<StgValue><ssdm name="xor_ln582_107"/></StgValue>
</operation>

<operation id="6764" st_id="543" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:37  %and_ln581_107 = and i1 %icmp_ln581_107, %xor_ln582_107

]]></Node>
<StgValue><ssdm name="and_ln581_107"/></StgValue>
</operation>

<operation id="6765" st_id="543" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:38  %xor_ln585_107 = xor i1 %icmp_ln585_107, true

]]></Node>
<StgValue><ssdm name="xor_ln585_107"/></StgValue>
</operation>

<operation id="6766" st_id="543" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:39  %and_ln585_214 = and i1 %and_ln581_107, %xor_ln585_107

]]></Node>
<StgValue><ssdm name="and_ln585_214"/></StgValue>
</operation>

<operation id="6767" st_id="543" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6049" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:40  %select_ln585_214 = select i1 %and_ln585_214, i12 %select_ln588_107, i12 %select_ln582_107

]]></Node>
<StgValue><ssdm name="select_ln585_214"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="6768" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6029" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:20  %sext_ln581_107 = sext i12 %select_ln581_107 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_107"/></StgValue>
</operation>

<operation id="6769" st_id="544" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6033" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:24  %icmp_ln603_107 = icmp ult i12 %select_ln581_107, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_107"/></StgValue>
</operation>

<operation id="6770" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6034" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.7.5_ifconv:25  %zext_ln586_107 = zext i32 %sext_ln581_107 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_107"/></StgValue>
</operation>

<operation id="6771" st_id="544" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6035" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.7.5_ifconv:26  %ashr_ln586_107 = ashr i54 %select_ln570_107, %zext_ln586_107

]]></Node>
<StgValue><ssdm name="ashr_ln586_107"/></StgValue>
</operation>

<operation id="6772" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6036" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.7.5_ifconv:27  %trunc_ln586_107 = trunc i54 %ashr_ln586_107 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_107"/></StgValue>
</operation>

<operation id="6773" st_id="544" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6040" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:31  %shl_ln604_107 = shl i12 %trunc_ln583_107, %select_ln581_107

]]></Node>
<StgValue><ssdm name="shl_ln604_107"/></StgValue>
</operation>

<operation id="6774" st_id="544" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:41  %and_ln585_215 = and i1 %and_ln581_107, %icmp_ln585_107

]]></Node>
<StgValue><ssdm name="and_ln585_215"/></StgValue>
</operation>

<operation id="6775" st_id="544" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6051" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:42  %select_ln585_215 = select i1 %and_ln585_215, i12 %trunc_ln586_107, i12 %select_ln585_214

]]></Node>
<StgValue><ssdm name="select_ln585_215"/></StgValue>
</operation>

<operation id="6776" st_id="544" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:43  %or_ln581_107 = or i1 %or_ln582_107, %icmp_ln581_107

]]></Node>
<StgValue><ssdm name="or_ln581_107"/></StgValue>
</operation>

<operation id="6777" st_id="544" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:44  %xor_ln581_107 = xor i1 %or_ln581_107, true

]]></Node>
<StgValue><ssdm name="xor_ln581_107"/></StgValue>
</operation>

<operation id="6778" st_id="544" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:45  %and_ln603_107 = and i1 %icmp_ln603_107, %xor_ln581_107

]]></Node>
<StgValue><ssdm name="and_ln603_107"/></StgValue>
</operation>

<operation id="6779" st_id="544" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6055" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.7.5_ifconv:46  %select_ln603_107 = select i1 %and_ln603_107, i12 %shl_ln604_107, i12 %select_ln585_215

]]></Node>
<StgValue><ssdm name="select_ln603_107"/></StgValue>
</operation>

<operation id="6780" st_id="544" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7.5_ifconv:47  %and_ln71_30 = and i1 %and_ln71_17, %and_ln71_21

]]></Node>
<StgValue><ssdm name="and_ln71_30"/></StgValue>
</operation>

<operation id="6781" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6057" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.7.5_ifconv:48  br i1 %and_ln71_30, label %108, label %._crit_edge.1.8.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6782" st_id="544" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6059" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_8 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_1_8"/></StgValue>
</operation>

<operation id="6783" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6060" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_8)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="6784" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6061" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.8.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="6785" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6063" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.8.0_ifconv:0  %has_hit_0_1_8_0 = phi i1 [ %tmp_503, %108 ], [ false, %._crit_edge.1.7.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_8_0"/></StgValue>
</operation>

<operation id="6786" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6064" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:1  %zext_ln76_108 = zext i1 %has_hit_0_1_8_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_108"/></StgValue>
</operation>

<operation id="6787" st_id="545" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6065" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.0_ifconv:2  %v_assign_1_8 = uitofp i32 %zext_ln76_108 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="6788" st_id="546" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6065" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.0_ifconv:2  %v_assign_1_8 = uitofp i32 %zext_ln76_108 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="6789" st_id="547" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6066" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.0_ifconv:3  %d_assign_1_8 = fpext float %v_assign_1_8 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="6790" st_id="548" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6066" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.0_ifconv:3  %d_assign_1_8 = fpext float %v_assign_1_8 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8"/></StgValue>
</operation>

<operation id="6791" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6067" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.0_ifconv:4  %bitcast_ln696_216 = bitcast double %d_assign_1_8 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_216"/></StgValue>
</operation>

<operation id="6792" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6068" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.0_ifconv:5  %trunc_ln557_108 = trunc i64 %bitcast_ln696_216 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_108"/></StgValue>
</operation>

<operation id="6793" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6069" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.0_ifconv:6  %tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_216, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="6794" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6070" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.8.0_ifconv:7  %p_Result_112_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_216, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_8"/></StgValue>
</operation>

<operation id="6795" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6071" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.8.0_ifconv:8  %zext_ln461_108 = zext i11 %p_Result_112_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_108"/></StgValue>
</operation>

<operation id="6796" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6072" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.0_ifconv:9  %trunc_ln565_108 = trunc i64 %bitcast_ln696_216 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_108"/></StgValue>
</operation>

<operation id="6797" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6073" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.8.0_ifconv:10  %tmp_216 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_108)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="6798" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6074" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.8.0_ifconv:11  %zext_ln569_108 = zext i53 %tmp_216 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_108"/></StgValue>
</operation>

<operation id="6799" st_id="548" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6075" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.0_ifconv:12  %sub_ln461_108 = sub i54 0, %zext_ln569_108

]]></Node>
<StgValue><ssdm name="sub_ln461_108"/></StgValue>
</operation>

<operation id="6800" st_id="548" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6076" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.8.0_ifconv:13  %select_ln570_108 = select i1 %tmp_504, i54 %sub_ln461_108, i54 %zext_ln569_108

]]></Node>
<StgValue><ssdm name="select_ln570_108"/></StgValue>
</operation>

<operation id="6801" st_id="548" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6077" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.8.0_ifconv:14  %icmp_ln571_108 = icmp eq i63 %trunc_ln557_108, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_108"/></StgValue>
</operation>

<operation id="6802" st_id="548" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6078" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:15  %sub_ln575_108 = sub i12 1075, %zext_ln461_108

]]></Node>
<StgValue><ssdm name="sub_ln575_108"/></StgValue>
</operation>

<operation id="6803" st_id="548" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6079" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:16  %icmp_ln581_108 = icmp sgt i12 %sub_ln575_108, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_108"/></StgValue>
</operation>

<operation id="6804" st_id="548" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6080" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:17  %add_ln581_108 = add i12 -4, %sub_ln575_108

]]></Node>
<StgValue><ssdm name="add_ln581_108"/></StgValue>
</operation>

<operation id="6805" st_id="548" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6081" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:18  %sub_ln581_108 = sub i12 4, %sub_ln575_108

]]></Node>
<StgValue><ssdm name="sub_ln581_108"/></StgValue>
</operation>

<operation id="6806" st_id="548" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6082" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:19  %select_ln581_108 = select i1 %icmp_ln581_108, i12 %add_ln581_108, i12 %sub_ln581_108

]]></Node>
<StgValue><ssdm name="select_ln581_108"/></StgValue>
</operation>

<operation id="6807" st_id="548" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6084" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:21  %icmp_ln582_108 = icmp eq i12 %sub_ln575_108, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_108"/></StgValue>
</operation>

<operation id="6808" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6085" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.0_ifconv:22  %trunc_ln583_108 = trunc i54 %select_ln570_108 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_108"/></StgValue>
</operation>

<operation id="6809" st_id="548" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6086" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:23  %icmp_ln585_108 = icmp ult i12 %select_ln581_108, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_108"/></StgValue>
</operation>

<operation id="6810" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6091" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.0_ifconv:28  %bitcast_ln696_217 = bitcast float %v_assign_1_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_217"/></StgValue>
</operation>

<operation id="6811" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.0_ifconv:29  %tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_217, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="6812" st_id="548" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6093" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:30  %select_ln588_108 = select i1 %tmp_505, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_108"/></StgValue>
</operation>

<operation id="6813" st_id="548" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:32  %xor_ln571_108 = xor i1 %icmp_ln571_108, true

]]></Node>
<StgValue><ssdm name="xor_ln571_108"/></StgValue>
</operation>

<operation id="6814" st_id="548" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:33  %and_ln582_108 = and i1 %icmp_ln582_108, %xor_ln571_108

]]></Node>
<StgValue><ssdm name="and_ln582_108"/></StgValue>
</operation>

<operation id="6815" st_id="548" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6097" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:34  %select_ln582_108 = select i1 %and_ln582_108, i12 %trunc_ln583_108, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_108"/></StgValue>
</operation>

<operation id="6816" st_id="548" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:35  %or_ln582_108 = or i1 %icmp_ln571_108, %icmp_ln582_108

]]></Node>
<StgValue><ssdm name="or_ln582_108"/></StgValue>
</operation>

<operation id="6817" st_id="548" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:36  %xor_ln582_108 = xor i1 %or_ln582_108, true

]]></Node>
<StgValue><ssdm name="xor_ln582_108"/></StgValue>
</operation>

<operation id="6818" st_id="548" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:37  %and_ln581_108 = and i1 %icmp_ln581_108, %xor_ln582_108

]]></Node>
<StgValue><ssdm name="and_ln581_108"/></StgValue>
</operation>

<operation id="6819" st_id="548" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:38  %xor_ln585_108 = xor i1 %icmp_ln585_108, true

]]></Node>
<StgValue><ssdm name="xor_ln585_108"/></StgValue>
</operation>

<operation id="6820" st_id="548" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:39  %and_ln585_216 = and i1 %and_ln581_108, %xor_ln585_108

]]></Node>
<StgValue><ssdm name="and_ln585_216"/></StgValue>
</operation>

<operation id="6821" st_id="548" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6103" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:40  %select_ln585_216 = select i1 %and_ln585_216, i12 %select_ln588_108, i12 %select_ln582_108

]]></Node>
<StgValue><ssdm name="select_ln585_216"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="6822" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6083" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:20  %sext_ln581_108 = sext i12 %select_ln581_108 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_108"/></StgValue>
</operation>

<operation id="6823" st_id="549" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6087" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:24  %icmp_ln603_108 = icmp ult i12 %select_ln581_108, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_108"/></StgValue>
</operation>

<operation id="6824" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6088" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.0_ifconv:25  %zext_ln586_108 = zext i32 %sext_ln581_108 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_108"/></StgValue>
</operation>

<operation id="6825" st_id="549" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6089" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.0_ifconv:26  %ashr_ln586_108 = ashr i54 %select_ln570_108, %zext_ln586_108

]]></Node>
<StgValue><ssdm name="ashr_ln586_108"/></StgValue>
</operation>

<operation id="6826" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6090" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.0_ifconv:27  %trunc_ln586_108 = trunc i54 %ashr_ln586_108 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_108"/></StgValue>
</operation>

<operation id="6827" st_id="549" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6094" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:31  %shl_ln604_108 = shl i12 %trunc_ln583_108, %select_ln581_108

]]></Node>
<StgValue><ssdm name="shl_ln604_108"/></StgValue>
</operation>

<operation id="6828" st_id="549" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:41  %and_ln585_217 = and i1 %and_ln581_108, %icmp_ln585_108

]]></Node>
<StgValue><ssdm name="and_ln585_217"/></StgValue>
</operation>

<operation id="6829" st_id="549" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6105" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:42  %select_ln585_217 = select i1 %and_ln585_217, i12 %trunc_ln586_108, i12 %select_ln585_216

]]></Node>
<StgValue><ssdm name="select_ln585_217"/></StgValue>
</operation>

<operation id="6830" st_id="549" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:43  %or_ln581_108 = or i1 %or_ln582_108, %icmp_ln581_108

]]></Node>
<StgValue><ssdm name="or_ln581_108"/></StgValue>
</operation>

<operation id="6831" st_id="549" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:44  %xor_ln581_108 = xor i1 %or_ln581_108, true

]]></Node>
<StgValue><ssdm name="xor_ln581_108"/></StgValue>
</operation>

<operation id="6832" st_id="549" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.0_ifconv:45  %and_ln603_108 = and i1 %icmp_ln603_108, %xor_ln581_108

]]></Node>
<StgValue><ssdm name="and_ln603_108"/></StgValue>
</operation>

<operation id="6833" st_id="549" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6109" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.0_ifconv:46  %select_ln603_108 = select i1 %and_ln603_108, i12 %shl_ln604_108, i12 %select_ln585_217

]]></Node>
<StgValue><ssdm name="select_ln603_108"/></StgValue>
</operation>

<operation id="6834" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.8.0_ifconv:47  br i1 %and_ln71_30, label %109, label %._crit_edge.1.8.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6835" st_id="549" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6112" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_8_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_1_8_1"/></StgValue>
</operation>

<operation id="6836" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6113" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_8_1)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="6837" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6114" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.8.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="6838" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6116" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.8.1_ifconv:0  %has_hit_0_1_8_1 = phi i1 [ %tmp_506, %109 ], [ false, %._crit_edge.1.8.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_8_1"/></StgValue>
</operation>

<operation id="6839" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6117" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:1  %zext_ln76_109 = zext i1 %has_hit_0_1_8_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_109"/></StgValue>
</operation>

<operation id="6840" st_id="550" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6118" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.1_ifconv:2  %v_assign_1_8_1 = uitofp i32 %zext_ln76_109 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8_1"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="6841" st_id="551" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6118" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.1_ifconv:2  %v_assign_1_8_1 = uitofp i32 %zext_ln76_109 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8_1"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="6842" st_id="552" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6119" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.1_ifconv:3  %d_assign_1_8_1 = fpext float %v_assign_1_8_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8_1"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="6843" st_id="553" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6119" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.1_ifconv:3  %d_assign_1_8_1 = fpext float %v_assign_1_8_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8_1"/></StgValue>
</operation>

<operation id="6844" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6120" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.1_ifconv:4  %bitcast_ln696_218 = bitcast double %d_assign_1_8_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_218"/></StgValue>
</operation>

<operation id="6845" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.1_ifconv:5  %trunc_ln557_109 = trunc i64 %bitcast_ln696_218 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_109"/></StgValue>
</operation>

<operation id="6846" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.1_ifconv:6  %tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_218, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="6847" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6123" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.8.1_ifconv:7  %p_Result_112_8_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_218, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_8_1"/></StgValue>
</operation>

<operation id="6848" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6124" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.8.1_ifconv:8  %zext_ln461_109 = zext i11 %p_Result_112_8_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_109"/></StgValue>
</operation>

<operation id="6849" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6125" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.1_ifconv:9  %trunc_ln565_109 = trunc i64 %bitcast_ln696_218 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_109"/></StgValue>
</operation>

<operation id="6850" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6126" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.8.1_ifconv:10  %tmp_218 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_109)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="6851" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6127" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.8.1_ifconv:11  %zext_ln569_109 = zext i53 %tmp_218 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_109"/></StgValue>
</operation>

<operation id="6852" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6128" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.1_ifconv:12  %sub_ln461_109 = sub i54 0, %zext_ln569_109

]]></Node>
<StgValue><ssdm name="sub_ln461_109"/></StgValue>
</operation>

<operation id="6853" st_id="553" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6129" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.8.1_ifconv:13  %select_ln570_109 = select i1 %tmp_507, i54 %sub_ln461_109, i54 %zext_ln569_109

]]></Node>
<StgValue><ssdm name="select_ln570_109"/></StgValue>
</operation>

<operation id="6854" st_id="553" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6130" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.8.1_ifconv:14  %icmp_ln571_109 = icmp eq i63 %trunc_ln557_109, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_109"/></StgValue>
</operation>

<operation id="6855" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:15  %sub_ln575_109 = sub i12 1075, %zext_ln461_109

]]></Node>
<StgValue><ssdm name="sub_ln575_109"/></StgValue>
</operation>

<operation id="6856" st_id="553" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6132" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:16  %icmp_ln581_109 = icmp sgt i12 %sub_ln575_109, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_109"/></StgValue>
</operation>

<operation id="6857" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:17  %add_ln581_109 = add i12 -4, %sub_ln575_109

]]></Node>
<StgValue><ssdm name="add_ln581_109"/></StgValue>
</operation>

<operation id="6858" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:18  %sub_ln581_109 = sub i12 4, %sub_ln575_109

]]></Node>
<StgValue><ssdm name="sub_ln581_109"/></StgValue>
</operation>

<operation id="6859" st_id="553" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6135" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:19  %select_ln581_109 = select i1 %icmp_ln581_109, i12 %add_ln581_109, i12 %sub_ln581_109

]]></Node>
<StgValue><ssdm name="select_ln581_109"/></StgValue>
</operation>

<operation id="6860" st_id="553" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6137" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:21  %icmp_ln582_109 = icmp eq i12 %sub_ln575_109, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_109"/></StgValue>
</operation>

<operation id="6861" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6138" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.1_ifconv:22  %trunc_ln583_109 = trunc i54 %select_ln570_109 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_109"/></StgValue>
</operation>

<operation id="6862" st_id="553" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6139" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:23  %icmp_ln585_109 = icmp ult i12 %select_ln581_109, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_109"/></StgValue>
</operation>

<operation id="6863" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6144" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.1_ifconv:28  %bitcast_ln696_219 = bitcast float %v_assign_1_8_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_219"/></StgValue>
</operation>

<operation id="6864" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.1_ifconv:29  %tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_219, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="6865" st_id="553" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6146" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:30  %select_ln588_109 = select i1 %tmp_508, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_109"/></StgValue>
</operation>

<operation id="6866" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:32  %xor_ln571_109 = xor i1 %icmp_ln571_109, true

]]></Node>
<StgValue><ssdm name="xor_ln571_109"/></StgValue>
</operation>

<operation id="6867" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:33  %and_ln582_109 = and i1 %icmp_ln582_109, %xor_ln571_109

]]></Node>
<StgValue><ssdm name="and_ln582_109"/></StgValue>
</operation>

<operation id="6868" st_id="553" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6150" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:34  %select_ln582_109 = select i1 %and_ln582_109, i12 %trunc_ln583_109, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_109"/></StgValue>
</operation>

<operation id="6869" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:35  %or_ln582_109 = or i1 %icmp_ln571_109, %icmp_ln582_109

]]></Node>
<StgValue><ssdm name="or_ln582_109"/></StgValue>
</operation>

<operation id="6870" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:36  %xor_ln582_109 = xor i1 %or_ln582_109, true

]]></Node>
<StgValue><ssdm name="xor_ln582_109"/></StgValue>
</operation>

<operation id="6871" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:37  %and_ln581_109 = and i1 %icmp_ln581_109, %xor_ln582_109

]]></Node>
<StgValue><ssdm name="and_ln581_109"/></StgValue>
</operation>

<operation id="6872" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:38  %xor_ln585_109 = xor i1 %icmp_ln585_109, true

]]></Node>
<StgValue><ssdm name="xor_ln585_109"/></StgValue>
</operation>

<operation id="6873" st_id="553" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:39  %and_ln585_218 = and i1 %and_ln581_109, %xor_ln585_109

]]></Node>
<StgValue><ssdm name="and_ln585_218"/></StgValue>
</operation>

<operation id="6874" st_id="553" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6156" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:40  %select_ln585_218 = select i1 %and_ln585_218, i12 %select_ln588_109, i12 %select_ln582_109

]]></Node>
<StgValue><ssdm name="select_ln585_218"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="6875" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6136" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:20  %sext_ln581_109 = sext i12 %select_ln581_109 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_109"/></StgValue>
</operation>

<operation id="6876" st_id="554" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6140" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:24  %icmp_ln603_109 = icmp ult i12 %select_ln581_109, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_109"/></StgValue>
</operation>

<operation id="6877" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6141" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.1_ifconv:25  %zext_ln586_109 = zext i32 %sext_ln581_109 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_109"/></StgValue>
</operation>

<operation id="6878" st_id="554" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6142" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.1_ifconv:26  %ashr_ln586_109 = ashr i54 %select_ln570_109, %zext_ln586_109

]]></Node>
<StgValue><ssdm name="ashr_ln586_109"/></StgValue>
</operation>

<operation id="6879" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6143" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.1_ifconv:27  %trunc_ln586_109 = trunc i54 %ashr_ln586_109 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_109"/></StgValue>
</operation>

<operation id="6880" st_id="554" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:31  %shl_ln604_109 = shl i12 %trunc_ln583_109, %select_ln581_109

]]></Node>
<StgValue><ssdm name="shl_ln604_109"/></StgValue>
</operation>

<operation id="6881" st_id="554" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:41  %and_ln585_219 = and i1 %and_ln581_109, %icmp_ln585_109

]]></Node>
<StgValue><ssdm name="and_ln585_219"/></StgValue>
</operation>

<operation id="6882" st_id="554" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6158" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:42  %select_ln585_219 = select i1 %and_ln585_219, i12 %trunc_ln586_109, i12 %select_ln585_218

]]></Node>
<StgValue><ssdm name="select_ln585_219"/></StgValue>
</operation>

<operation id="6883" st_id="554" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:43  %or_ln581_109 = or i1 %or_ln582_109, %icmp_ln581_109

]]></Node>
<StgValue><ssdm name="or_ln581_109"/></StgValue>
</operation>

<operation id="6884" st_id="554" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:44  %xor_ln581_109 = xor i1 %or_ln581_109, true

]]></Node>
<StgValue><ssdm name="xor_ln581_109"/></StgValue>
</operation>

<operation id="6885" st_id="554" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.1_ifconv:45  %and_ln603_109 = and i1 %icmp_ln603_109, %xor_ln581_109

]]></Node>
<StgValue><ssdm name="and_ln603_109"/></StgValue>
</operation>

<operation id="6886" st_id="554" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6162" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.1_ifconv:46  %select_ln603_109 = select i1 %and_ln603_109, i12 %shl_ln604_109, i12 %select_ln585_219

]]></Node>
<StgValue><ssdm name="select_ln603_109"/></StgValue>
</operation>

<operation id="6887" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.8.1_ifconv:47  br i1 %and_ln71_30, label %110, label %._crit_edge.1.8.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6888" st_id="554" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6165" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_8_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_1_8_2"/></StgValue>
</operation>

<operation id="6889" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6166" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_8_2)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="6890" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6167" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.8.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="6891" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6169" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.8.2_ifconv:0  %has_hit_0_1_8_2 = phi i1 [ %tmp_509, %110 ], [ false, %._crit_edge.1.8.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_8_2"/></StgValue>
</operation>

<operation id="6892" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6170" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:1  %zext_ln76_110 = zext i1 %has_hit_0_1_8_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_110"/></StgValue>
</operation>

<operation id="6893" st_id="555" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6171" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.2_ifconv:2  %v_assign_1_8_2 = uitofp i32 %zext_ln76_110 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8_2"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="6894" st_id="556" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6171" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.2_ifconv:2  %v_assign_1_8_2 = uitofp i32 %zext_ln76_110 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8_2"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="6895" st_id="557" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6172" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.2_ifconv:3  %d_assign_1_8_2 = fpext float %v_assign_1_8_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8_2"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="6896" st_id="558" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6172" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.2_ifconv:3  %d_assign_1_8_2 = fpext float %v_assign_1_8_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8_2"/></StgValue>
</operation>

<operation id="6897" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6173" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.2_ifconv:4  %bitcast_ln696_220 = bitcast double %d_assign_1_8_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_220"/></StgValue>
</operation>

<operation id="6898" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6174" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.2_ifconv:5  %trunc_ln557_110 = trunc i64 %bitcast_ln696_220 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_110"/></StgValue>
</operation>

<operation id="6899" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6175" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.2_ifconv:6  %tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_220, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="6900" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6176" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.8.2_ifconv:7  %p_Result_112_8_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_220, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_8_2"/></StgValue>
</operation>

<operation id="6901" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6177" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.8.2_ifconv:8  %zext_ln461_110 = zext i11 %p_Result_112_8_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_110"/></StgValue>
</operation>

<operation id="6902" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6178" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.2_ifconv:9  %trunc_ln565_110 = trunc i64 %bitcast_ln696_220 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_110"/></StgValue>
</operation>

<operation id="6903" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6179" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.8.2_ifconv:10  %tmp_220 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_110)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="6904" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6180" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.8.2_ifconv:11  %zext_ln569_110 = zext i53 %tmp_220 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_110"/></StgValue>
</operation>

<operation id="6905" st_id="558" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6181" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.2_ifconv:12  %sub_ln461_110 = sub i54 0, %zext_ln569_110

]]></Node>
<StgValue><ssdm name="sub_ln461_110"/></StgValue>
</operation>

<operation id="6906" st_id="558" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6182" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.8.2_ifconv:13  %select_ln570_110 = select i1 %tmp_510, i54 %sub_ln461_110, i54 %zext_ln569_110

]]></Node>
<StgValue><ssdm name="select_ln570_110"/></StgValue>
</operation>

<operation id="6907" st_id="558" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6183" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.8.2_ifconv:14  %icmp_ln571_110 = icmp eq i63 %trunc_ln557_110, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_110"/></StgValue>
</operation>

<operation id="6908" st_id="558" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:15  %sub_ln575_110 = sub i12 1075, %zext_ln461_110

]]></Node>
<StgValue><ssdm name="sub_ln575_110"/></StgValue>
</operation>

<operation id="6909" st_id="558" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6185" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:16  %icmp_ln581_110 = icmp sgt i12 %sub_ln575_110, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_110"/></StgValue>
</operation>

<operation id="6910" st_id="558" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:17  %add_ln581_110 = add i12 -4, %sub_ln575_110

]]></Node>
<StgValue><ssdm name="add_ln581_110"/></StgValue>
</operation>

<operation id="6911" st_id="558" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:18  %sub_ln581_110 = sub i12 4, %sub_ln575_110

]]></Node>
<StgValue><ssdm name="sub_ln581_110"/></StgValue>
</operation>

<operation id="6912" st_id="558" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6188" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:19  %select_ln581_110 = select i1 %icmp_ln581_110, i12 %add_ln581_110, i12 %sub_ln581_110

]]></Node>
<StgValue><ssdm name="select_ln581_110"/></StgValue>
</operation>

<operation id="6913" st_id="558" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6190" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:21  %icmp_ln582_110 = icmp eq i12 %sub_ln575_110, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_110"/></StgValue>
</operation>

<operation id="6914" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6191" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.2_ifconv:22  %trunc_ln583_110 = trunc i54 %select_ln570_110 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_110"/></StgValue>
</operation>

<operation id="6915" st_id="558" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6192" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:23  %icmp_ln585_110 = icmp ult i12 %select_ln581_110, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_110"/></StgValue>
</operation>

<operation id="6916" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6197" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.2_ifconv:28  %bitcast_ln696_221 = bitcast float %v_assign_1_8_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_221"/></StgValue>
</operation>

<operation id="6917" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.2_ifconv:29  %tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_221, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="6918" st_id="558" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6199" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:30  %select_ln588_110 = select i1 %tmp_511, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_110"/></StgValue>
</operation>

<operation id="6919" st_id="558" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:32  %xor_ln571_110 = xor i1 %icmp_ln571_110, true

]]></Node>
<StgValue><ssdm name="xor_ln571_110"/></StgValue>
</operation>

<operation id="6920" st_id="558" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:33  %and_ln582_110 = and i1 %icmp_ln582_110, %xor_ln571_110

]]></Node>
<StgValue><ssdm name="and_ln582_110"/></StgValue>
</operation>

<operation id="6921" st_id="558" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6203" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:34  %select_ln582_110 = select i1 %and_ln582_110, i12 %trunc_ln583_110, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_110"/></StgValue>
</operation>

<operation id="6922" st_id="558" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:35  %or_ln582_110 = or i1 %icmp_ln571_110, %icmp_ln582_110

]]></Node>
<StgValue><ssdm name="or_ln582_110"/></StgValue>
</operation>

<operation id="6923" st_id="558" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:36  %xor_ln582_110 = xor i1 %or_ln582_110, true

]]></Node>
<StgValue><ssdm name="xor_ln582_110"/></StgValue>
</operation>

<operation id="6924" st_id="558" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:37  %and_ln581_110 = and i1 %icmp_ln581_110, %xor_ln582_110

]]></Node>
<StgValue><ssdm name="and_ln581_110"/></StgValue>
</operation>

<operation id="6925" st_id="558" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:38  %xor_ln585_110 = xor i1 %icmp_ln585_110, true

]]></Node>
<StgValue><ssdm name="xor_ln585_110"/></StgValue>
</operation>

<operation id="6926" st_id="558" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:39  %and_ln585_220 = and i1 %and_ln581_110, %xor_ln585_110

]]></Node>
<StgValue><ssdm name="and_ln585_220"/></StgValue>
</operation>

<operation id="6927" st_id="558" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6209" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:40  %select_ln585_220 = select i1 %and_ln585_220, i12 %select_ln588_110, i12 %select_ln582_110

]]></Node>
<StgValue><ssdm name="select_ln585_220"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="6928" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6189" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:20  %sext_ln581_110 = sext i12 %select_ln581_110 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_110"/></StgValue>
</operation>

<operation id="6929" st_id="559" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6193" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:24  %icmp_ln603_110 = icmp ult i12 %select_ln581_110, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_110"/></StgValue>
</operation>

<operation id="6930" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6194" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.2_ifconv:25  %zext_ln586_110 = zext i32 %sext_ln581_110 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_110"/></StgValue>
</operation>

<operation id="6931" st_id="559" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6195" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.2_ifconv:26  %ashr_ln586_110 = ashr i54 %select_ln570_110, %zext_ln586_110

]]></Node>
<StgValue><ssdm name="ashr_ln586_110"/></StgValue>
</operation>

<operation id="6932" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6196" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.2_ifconv:27  %trunc_ln586_110 = trunc i54 %ashr_ln586_110 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_110"/></StgValue>
</operation>

<operation id="6933" st_id="559" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:31  %shl_ln604_110 = shl i12 %trunc_ln583_110, %select_ln581_110

]]></Node>
<StgValue><ssdm name="shl_ln604_110"/></StgValue>
</operation>

<operation id="6934" st_id="559" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:41  %and_ln585_221 = and i1 %and_ln581_110, %icmp_ln585_110

]]></Node>
<StgValue><ssdm name="and_ln585_221"/></StgValue>
</operation>

<operation id="6935" st_id="559" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6211" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:42  %select_ln585_221 = select i1 %and_ln585_221, i12 %trunc_ln586_110, i12 %select_ln585_220

]]></Node>
<StgValue><ssdm name="select_ln585_221"/></StgValue>
</operation>

<operation id="6936" st_id="559" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:43  %or_ln581_110 = or i1 %or_ln582_110, %icmp_ln581_110

]]></Node>
<StgValue><ssdm name="or_ln581_110"/></StgValue>
</operation>

<operation id="6937" st_id="559" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:44  %xor_ln581_110 = xor i1 %or_ln581_110, true

]]></Node>
<StgValue><ssdm name="xor_ln581_110"/></StgValue>
</operation>

<operation id="6938" st_id="559" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.2_ifconv:45  %and_ln603_110 = and i1 %icmp_ln603_110, %xor_ln581_110

]]></Node>
<StgValue><ssdm name="and_ln603_110"/></StgValue>
</operation>

<operation id="6939" st_id="559" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6215" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.2_ifconv:46  %select_ln603_110 = select i1 %and_ln603_110, i12 %shl_ln604_110, i12 %select_ln585_221

]]></Node>
<StgValue><ssdm name="select_ln603_110"/></StgValue>
</operation>

<operation id="6940" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.8.2_ifconv:47  br i1 %and_ln71_30, label %111, label %._crit_edge.1.8.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6941" st_id="559" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6218" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_8_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_1_8_3"/></StgValue>
</operation>

<operation id="6942" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6219" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_8_3)

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="6943" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6220" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.8.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="6944" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6222" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.8.3_ifconv:0  %has_hit_0_1_8_3 = phi i1 [ %tmp_512, %111 ], [ false, %._crit_edge.1.8.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_8_3"/></StgValue>
</operation>

<operation id="6945" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6223" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:1  %zext_ln76_111 = zext i1 %has_hit_0_1_8_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_111"/></StgValue>
</operation>

<operation id="6946" st_id="560" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6224" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.3_ifconv:2  %v_assign_1_8_3 = uitofp i32 %zext_ln76_111 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8_3"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="6947" st_id="561" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6224" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.3_ifconv:2  %v_assign_1_8_3 = uitofp i32 %zext_ln76_111 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8_3"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="6948" st_id="562" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6225" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.3_ifconv:3  %d_assign_1_8_3 = fpext float %v_assign_1_8_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8_3"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="6949" st_id="563" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6225" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.3_ifconv:3  %d_assign_1_8_3 = fpext float %v_assign_1_8_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8_3"/></StgValue>
</operation>

<operation id="6950" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6226" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.3_ifconv:4  %bitcast_ln696_222 = bitcast double %d_assign_1_8_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_222"/></StgValue>
</operation>

<operation id="6951" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6227" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.3_ifconv:5  %trunc_ln557_111 = trunc i64 %bitcast_ln696_222 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_111"/></StgValue>
</operation>

<operation id="6952" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6228" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.3_ifconv:6  %tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_222, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="6953" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6229" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.8.3_ifconv:7  %p_Result_112_8_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_222, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_8_3"/></StgValue>
</operation>

<operation id="6954" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6230" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.8.3_ifconv:8  %zext_ln461_111 = zext i11 %p_Result_112_8_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_111"/></StgValue>
</operation>

<operation id="6955" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6231" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.3_ifconv:9  %trunc_ln565_111 = trunc i64 %bitcast_ln696_222 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_111"/></StgValue>
</operation>

<operation id="6956" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6232" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.8.3_ifconv:10  %tmp_222 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_111)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="6957" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6233" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.8.3_ifconv:11  %zext_ln569_111 = zext i53 %tmp_222 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_111"/></StgValue>
</operation>

<operation id="6958" st_id="563" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6234" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.3_ifconv:12  %sub_ln461_111 = sub i54 0, %zext_ln569_111

]]></Node>
<StgValue><ssdm name="sub_ln461_111"/></StgValue>
</operation>

<operation id="6959" st_id="563" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6235" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.8.3_ifconv:13  %select_ln570_111 = select i1 %tmp_513, i54 %sub_ln461_111, i54 %zext_ln569_111

]]></Node>
<StgValue><ssdm name="select_ln570_111"/></StgValue>
</operation>

<operation id="6960" st_id="563" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6236" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.8.3_ifconv:14  %icmp_ln571_111 = icmp eq i63 %trunc_ln557_111, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_111"/></StgValue>
</operation>

<operation id="6961" st_id="563" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:15  %sub_ln575_111 = sub i12 1075, %zext_ln461_111

]]></Node>
<StgValue><ssdm name="sub_ln575_111"/></StgValue>
</operation>

<operation id="6962" st_id="563" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6238" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:16  %icmp_ln581_111 = icmp sgt i12 %sub_ln575_111, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_111"/></StgValue>
</operation>

<operation id="6963" st_id="563" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:17  %add_ln581_111 = add i12 -4, %sub_ln575_111

]]></Node>
<StgValue><ssdm name="add_ln581_111"/></StgValue>
</operation>

<operation id="6964" st_id="563" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:18  %sub_ln581_111 = sub i12 4, %sub_ln575_111

]]></Node>
<StgValue><ssdm name="sub_ln581_111"/></StgValue>
</operation>

<operation id="6965" st_id="563" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6241" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:19  %select_ln581_111 = select i1 %icmp_ln581_111, i12 %add_ln581_111, i12 %sub_ln581_111

]]></Node>
<StgValue><ssdm name="select_ln581_111"/></StgValue>
</operation>

<operation id="6966" st_id="563" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6243" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:21  %icmp_ln582_111 = icmp eq i12 %sub_ln575_111, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_111"/></StgValue>
</operation>

<operation id="6967" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6244" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.3_ifconv:22  %trunc_ln583_111 = trunc i54 %select_ln570_111 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_111"/></StgValue>
</operation>

<operation id="6968" st_id="563" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6245" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:23  %icmp_ln585_111 = icmp ult i12 %select_ln581_111, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_111"/></StgValue>
</operation>

<operation id="6969" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6250" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.3_ifconv:28  %bitcast_ln696_223 = bitcast float %v_assign_1_8_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_223"/></StgValue>
</operation>

<operation id="6970" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.3_ifconv:29  %tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_223, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="6971" st_id="563" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6252" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:30  %select_ln588_111 = select i1 %tmp_514, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_111"/></StgValue>
</operation>

<operation id="6972" st_id="563" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:32  %xor_ln571_111 = xor i1 %icmp_ln571_111, true

]]></Node>
<StgValue><ssdm name="xor_ln571_111"/></StgValue>
</operation>

<operation id="6973" st_id="563" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:33  %and_ln582_111 = and i1 %icmp_ln582_111, %xor_ln571_111

]]></Node>
<StgValue><ssdm name="and_ln582_111"/></StgValue>
</operation>

<operation id="6974" st_id="563" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6256" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:34  %select_ln582_111 = select i1 %and_ln582_111, i12 %trunc_ln583_111, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_111"/></StgValue>
</operation>

<operation id="6975" st_id="563" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:35  %or_ln582_111 = or i1 %icmp_ln571_111, %icmp_ln582_111

]]></Node>
<StgValue><ssdm name="or_ln582_111"/></StgValue>
</operation>

<operation id="6976" st_id="563" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:36  %xor_ln582_111 = xor i1 %or_ln582_111, true

]]></Node>
<StgValue><ssdm name="xor_ln582_111"/></StgValue>
</operation>

<operation id="6977" st_id="563" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:37  %and_ln581_111 = and i1 %icmp_ln581_111, %xor_ln582_111

]]></Node>
<StgValue><ssdm name="and_ln581_111"/></StgValue>
</operation>

<operation id="6978" st_id="563" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:38  %xor_ln585_111 = xor i1 %icmp_ln585_111, true

]]></Node>
<StgValue><ssdm name="xor_ln585_111"/></StgValue>
</operation>

<operation id="6979" st_id="563" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:39  %and_ln585_222 = and i1 %and_ln581_111, %xor_ln585_111

]]></Node>
<StgValue><ssdm name="and_ln585_222"/></StgValue>
</operation>

<operation id="6980" st_id="563" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6262" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:40  %select_ln585_222 = select i1 %and_ln585_222, i12 %select_ln588_111, i12 %select_ln582_111

]]></Node>
<StgValue><ssdm name="select_ln585_222"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="6981" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6242" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:20  %sext_ln581_111 = sext i12 %select_ln581_111 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_111"/></StgValue>
</operation>

<operation id="6982" st_id="564" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6246" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:24  %icmp_ln603_111 = icmp ult i12 %select_ln581_111, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_111"/></StgValue>
</operation>

<operation id="6983" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6247" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.3_ifconv:25  %zext_ln586_111 = zext i32 %sext_ln581_111 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_111"/></StgValue>
</operation>

<operation id="6984" st_id="564" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6248" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.3_ifconv:26  %ashr_ln586_111 = ashr i54 %select_ln570_111, %zext_ln586_111

]]></Node>
<StgValue><ssdm name="ashr_ln586_111"/></StgValue>
</operation>

<operation id="6985" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6249" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.3_ifconv:27  %trunc_ln586_111 = trunc i54 %ashr_ln586_111 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_111"/></StgValue>
</operation>

<operation id="6986" st_id="564" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:31  %shl_ln604_111 = shl i12 %trunc_ln583_111, %select_ln581_111

]]></Node>
<StgValue><ssdm name="shl_ln604_111"/></StgValue>
</operation>

<operation id="6987" st_id="564" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:41  %and_ln585_223 = and i1 %and_ln581_111, %icmp_ln585_111

]]></Node>
<StgValue><ssdm name="and_ln585_223"/></StgValue>
</operation>

<operation id="6988" st_id="564" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6264" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:42  %select_ln585_223 = select i1 %and_ln585_223, i12 %trunc_ln586_111, i12 %select_ln585_222

]]></Node>
<StgValue><ssdm name="select_ln585_223"/></StgValue>
</operation>

<operation id="6989" st_id="564" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:43  %or_ln581_111 = or i1 %or_ln582_111, %icmp_ln581_111

]]></Node>
<StgValue><ssdm name="or_ln581_111"/></StgValue>
</operation>

<operation id="6990" st_id="564" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:44  %xor_ln581_111 = xor i1 %or_ln581_111, true

]]></Node>
<StgValue><ssdm name="xor_ln581_111"/></StgValue>
</operation>

<operation id="6991" st_id="564" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.3_ifconv:45  %and_ln603_111 = and i1 %icmp_ln603_111, %xor_ln581_111

]]></Node>
<StgValue><ssdm name="and_ln603_111"/></StgValue>
</operation>

<operation id="6992" st_id="564" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6268" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.3_ifconv:46  %select_ln603_111 = select i1 %and_ln603_111, i12 %shl_ln604_111, i12 %select_ln585_223

]]></Node>
<StgValue><ssdm name="select_ln603_111"/></StgValue>
</operation>

<operation id="6993" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.8.3_ifconv:47  br i1 %and_ln71_30, label %112, label %._crit_edge.1.8.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="6994" st_id="564" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6271" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_8_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_1_8_4"/></StgValue>
</operation>

<operation id="6995" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6272" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_8_4)

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="6996" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6273" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.8.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="6997" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6275" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.8.4_ifconv:0  %has_hit_0_1_8_4 = phi i1 [ %tmp_515, %112 ], [ false, %._crit_edge.1.8.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_8_4"/></StgValue>
</operation>

<operation id="6998" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6276" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:1  %zext_ln76_112 = zext i1 %has_hit_0_1_8_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_112"/></StgValue>
</operation>

<operation id="6999" st_id="565" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6277" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.4_ifconv:2  %v_assign_1_8_4 = uitofp i32 %zext_ln76_112 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8_4"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="7000" st_id="566" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6277" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.4_ifconv:2  %v_assign_1_8_4 = uitofp i32 %zext_ln76_112 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8_4"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="7001" st_id="567" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6278" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.4_ifconv:3  %d_assign_1_8_4 = fpext float %v_assign_1_8_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8_4"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="7002" st_id="568" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6278" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.4_ifconv:3  %d_assign_1_8_4 = fpext float %v_assign_1_8_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8_4"/></StgValue>
</operation>

<operation id="7003" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6279" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.4_ifconv:4  %bitcast_ln696_224 = bitcast double %d_assign_1_8_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_224"/></StgValue>
</operation>

<operation id="7004" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6280" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.4_ifconv:5  %trunc_ln557_112 = trunc i64 %bitcast_ln696_224 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_112"/></StgValue>
</operation>

<operation id="7005" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6281" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.4_ifconv:6  %tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_224, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="7006" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6282" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.8.4_ifconv:7  %p_Result_112_8_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_224, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_8_4"/></StgValue>
</operation>

<operation id="7007" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6283" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.8.4_ifconv:8  %zext_ln461_112 = zext i11 %p_Result_112_8_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_112"/></StgValue>
</operation>

<operation id="7008" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6284" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.4_ifconv:9  %trunc_ln565_112 = trunc i64 %bitcast_ln696_224 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_112"/></StgValue>
</operation>

<operation id="7009" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6285" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.8.4_ifconv:10  %tmp_224 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_112)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="7010" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6286" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.8.4_ifconv:11  %zext_ln569_112 = zext i53 %tmp_224 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_112"/></StgValue>
</operation>

<operation id="7011" st_id="568" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6287" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.4_ifconv:12  %sub_ln461_112 = sub i54 0, %zext_ln569_112

]]></Node>
<StgValue><ssdm name="sub_ln461_112"/></StgValue>
</operation>

<operation id="7012" st_id="568" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6288" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.8.4_ifconv:13  %select_ln570_112 = select i1 %tmp_516, i54 %sub_ln461_112, i54 %zext_ln569_112

]]></Node>
<StgValue><ssdm name="select_ln570_112"/></StgValue>
</operation>

<operation id="7013" st_id="568" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6289" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.8.4_ifconv:14  %icmp_ln571_112 = icmp eq i63 %trunc_ln557_112, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_112"/></StgValue>
</operation>

<operation id="7014" st_id="568" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6290" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:15  %sub_ln575_112 = sub i12 1075, %zext_ln461_112

]]></Node>
<StgValue><ssdm name="sub_ln575_112"/></StgValue>
</operation>

<operation id="7015" st_id="568" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6291" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:16  %icmp_ln581_112 = icmp sgt i12 %sub_ln575_112, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_112"/></StgValue>
</operation>

<operation id="7016" st_id="568" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6292" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:17  %add_ln581_112 = add i12 -4, %sub_ln575_112

]]></Node>
<StgValue><ssdm name="add_ln581_112"/></StgValue>
</operation>

<operation id="7017" st_id="568" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:18  %sub_ln581_112 = sub i12 4, %sub_ln575_112

]]></Node>
<StgValue><ssdm name="sub_ln581_112"/></StgValue>
</operation>

<operation id="7018" st_id="568" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6294" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:19  %select_ln581_112 = select i1 %icmp_ln581_112, i12 %add_ln581_112, i12 %sub_ln581_112

]]></Node>
<StgValue><ssdm name="select_ln581_112"/></StgValue>
</operation>

<operation id="7019" st_id="568" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6296" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:21  %icmp_ln582_112 = icmp eq i12 %sub_ln575_112, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_112"/></StgValue>
</operation>

<operation id="7020" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6297" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.4_ifconv:22  %trunc_ln583_112 = trunc i54 %select_ln570_112 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_112"/></StgValue>
</operation>

<operation id="7021" st_id="568" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6298" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:23  %icmp_ln585_112 = icmp ult i12 %select_ln581_112, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_112"/></StgValue>
</operation>

<operation id="7022" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6303" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.4_ifconv:28  %bitcast_ln696_225 = bitcast float %v_assign_1_8_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_225"/></StgValue>
</operation>

<operation id="7023" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.4_ifconv:29  %tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_225, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="7024" st_id="568" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6305" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:30  %select_ln588_112 = select i1 %tmp_517, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_112"/></StgValue>
</operation>

<operation id="7025" st_id="568" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:32  %xor_ln571_112 = xor i1 %icmp_ln571_112, true

]]></Node>
<StgValue><ssdm name="xor_ln571_112"/></StgValue>
</operation>

<operation id="7026" st_id="568" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:33  %and_ln582_112 = and i1 %icmp_ln582_112, %xor_ln571_112

]]></Node>
<StgValue><ssdm name="and_ln582_112"/></StgValue>
</operation>

<operation id="7027" st_id="568" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6309" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:34  %select_ln582_112 = select i1 %and_ln582_112, i12 %trunc_ln583_112, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_112"/></StgValue>
</operation>

<operation id="7028" st_id="568" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:35  %or_ln582_112 = or i1 %icmp_ln571_112, %icmp_ln582_112

]]></Node>
<StgValue><ssdm name="or_ln582_112"/></StgValue>
</operation>

<operation id="7029" st_id="568" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:36  %xor_ln582_112 = xor i1 %or_ln582_112, true

]]></Node>
<StgValue><ssdm name="xor_ln582_112"/></StgValue>
</operation>

<operation id="7030" st_id="568" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:37  %and_ln581_112 = and i1 %icmp_ln581_112, %xor_ln582_112

]]></Node>
<StgValue><ssdm name="and_ln581_112"/></StgValue>
</operation>

<operation id="7031" st_id="568" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:38  %xor_ln585_112 = xor i1 %icmp_ln585_112, true

]]></Node>
<StgValue><ssdm name="xor_ln585_112"/></StgValue>
</operation>

<operation id="7032" st_id="568" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:39  %and_ln585_224 = and i1 %and_ln581_112, %xor_ln585_112

]]></Node>
<StgValue><ssdm name="and_ln585_224"/></StgValue>
</operation>

<operation id="7033" st_id="568" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6315" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:40  %select_ln585_224 = select i1 %and_ln585_224, i12 %select_ln588_112, i12 %select_ln582_112

]]></Node>
<StgValue><ssdm name="select_ln585_224"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="7034" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6295" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:20  %sext_ln581_112 = sext i12 %select_ln581_112 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_112"/></StgValue>
</operation>

<operation id="7035" st_id="569" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:24  %icmp_ln603_112 = icmp ult i12 %select_ln581_112, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_112"/></StgValue>
</operation>

<operation id="7036" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6300" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.4_ifconv:25  %zext_ln586_112 = zext i32 %sext_ln581_112 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_112"/></StgValue>
</operation>

<operation id="7037" st_id="569" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6301" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.4_ifconv:26  %ashr_ln586_112 = ashr i54 %select_ln570_112, %zext_ln586_112

]]></Node>
<StgValue><ssdm name="ashr_ln586_112"/></StgValue>
</operation>

<operation id="7038" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6302" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.4_ifconv:27  %trunc_ln586_112 = trunc i54 %ashr_ln586_112 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_112"/></StgValue>
</operation>

<operation id="7039" st_id="569" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:31  %shl_ln604_112 = shl i12 %trunc_ln583_112, %select_ln581_112

]]></Node>
<StgValue><ssdm name="shl_ln604_112"/></StgValue>
</operation>

<operation id="7040" st_id="569" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:41  %and_ln585_225 = and i1 %and_ln581_112, %icmp_ln585_112

]]></Node>
<StgValue><ssdm name="and_ln585_225"/></StgValue>
</operation>

<operation id="7041" st_id="569" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6317" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:42  %select_ln585_225 = select i1 %and_ln585_225, i12 %trunc_ln586_112, i12 %select_ln585_224

]]></Node>
<StgValue><ssdm name="select_ln585_225"/></StgValue>
</operation>

<operation id="7042" st_id="569" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:43  %or_ln581_112 = or i1 %or_ln582_112, %icmp_ln581_112

]]></Node>
<StgValue><ssdm name="or_ln581_112"/></StgValue>
</operation>

<operation id="7043" st_id="569" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:44  %xor_ln581_112 = xor i1 %or_ln581_112, true

]]></Node>
<StgValue><ssdm name="xor_ln581_112"/></StgValue>
</operation>

<operation id="7044" st_id="569" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.4_ifconv:45  %and_ln603_112 = and i1 %icmp_ln603_112, %xor_ln581_112

]]></Node>
<StgValue><ssdm name="and_ln603_112"/></StgValue>
</operation>

<operation id="7045" st_id="569" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6321" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.4_ifconv:46  %select_ln603_112 = select i1 %and_ln603_112, i12 %shl_ln604_112, i12 %select_ln585_225

]]></Node>
<StgValue><ssdm name="select_ln603_112"/></StgValue>
</operation>

<operation id="7046" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.8.4_ifconv:47  br i1 %and_ln71_30, label %113, label %._crit_edge.1.8.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7047" st_id="569" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6324" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_8_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_1_8_5"/></StgValue>
</operation>

<operation id="7048" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6325" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_8_5)

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="7049" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6326" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.8.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="7050" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6328" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.8.5_ifconv:0  %has_hit_0_1_8_5 = phi i1 [ %tmp_518, %113 ], [ false, %._crit_edge.1.8.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_8_5"/></StgValue>
</operation>

<operation id="7051" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6329" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:1  %zext_ln76_113 = zext i1 %has_hit_0_1_8_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_113"/></StgValue>
</operation>

<operation id="7052" st_id="570" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6330" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.5_ifconv:2  %v_assign_1_8_5 = uitofp i32 %zext_ln76_113 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8_5"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="7053" st_id="571" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6330" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.5_ifconv:2  %v_assign_1_8_5 = uitofp i32 %zext_ln76_113 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_8_5"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="7054" st_id="572" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6331" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.5_ifconv:3  %d_assign_1_8_5 = fpext float %v_assign_1_8_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8_5"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="7055" st_id="573" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6331" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.5_ifconv:3  %d_assign_1_8_5 = fpext float %v_assign_1_8_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_8_5"/></StgValue>
</operation>

<operation id="7056" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6332" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.5_ifconv:4  %bitcast_ln696_226 = bitcast double %d_assign_1_8_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_226"/></StgValue>
</operation>

<operation id="7057" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6333" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.5_ifconv:5  %trunc_ln557_113 = trunc i64 %bitcast_ln696_226 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_113"/></StgValue>
</operation>

<operation id="7058" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6334" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.5_ifconv:6  %tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_226, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="7059" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6335" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.8.5_ifconv:7  %p_Result_112_8_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_226, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_8_5"/></StgValue>
</operation>

<operation id="7060" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6336" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.8.5_ifconv:8  %zext_ln461_113 = zext i11 %p_Result_112_8_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_113"/></StgValue>
</operation>

<operation id="7061" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6337" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.8.5_ifconv:9  %trunc_ln565_113 = trunc i64 %bitcast_ln696_226 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_113"/></StgValue>
</operation>

<operation id="7062" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6338" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.8.5_ifconv:10  %tmp_226 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_113)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="7063" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6339" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.8.5_ifconv:11  %zext_ln569_113 = zext i53 %tmp_226 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_113"/></StgValue>
</operation>

<operation id="7064" st_id="573" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6340" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.5_ifconv:12  %sub_ln461_113 = sub i54 0, %zext_ln569_113

]]></Node>
<StgValue><ssdm name="sub_ln461_113"/></StgValue>
</operation>

<operation id="7065" st_id="573" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6341" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.8.5_ifconv:13  %select_ln570_113 = select i1 %tmp_519, i54 %sub_ln461_113, i54 %zext_ln569_113

]]></Node>
<StgValue><ssdm name="select_ln570_113"/></StgValue>
</operation>

<operation id="7066" st_id="573" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6342" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.8.5_ifconv:14  %icmp_ln571_113 = icmp eq i63 %trunc_ln557_113, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_113"/></StgValue>
</operation>

<operation id="7067" st_id="573" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:15  %sub_ln575_113 = sub i12 1075, %zext_ln461_113

]]></Node>
<StgValue><ssdm name="sub_ln575_113"/></StgValue>
</operation>

<operation id="7068" st_id="573" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6344" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:16  %icmp_ln581_113 = icmp sgt i12 %sub_ln575_113, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_113"/></StgValue>
</operation>

<operation id="7069" st_id="573" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:17  %add_ln581_113 = add i12 -4, %sub_ln575_113

]]></Node>
<StgValue><ssdm name="add_ln581_113"/></StgValue>
</operation>

<operation id="7070" st_id="573" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:18  %sub_ln581_113 = sub i12 4, %sub_ln575_113

]]></Node>
<StgValue><ssdm name="sub_ln581_113"/></StgValue>
</operation>

<operation id="7071" st_id="573" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6347" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:19  %select_ln581_113 = select i1 %icmp_ln581_113, i12 %add_ln581_113, i12 %sub_ln581_113

]]></Node>
<StgValue><ssdm name="select_ln581_113"/></StgValue>
</operation>

<operation id="7072" st_id="573" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6349" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:21  %icmp_ln582_113 = icmp eq i12 %sub_ln575_113, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_113"/></StgValue>
</operation>

<operation id="7073" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6350" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.5_ifconv:22  %trunc_ln583_113 = trunc i54 %select_ln570_113 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_113"/></StgValue>
</operation>

<operation id="7074" st_id="573" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6351" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:23  %icmp_ln585_113 = icmp ult i12 %select_ln581_113, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_113"/></StgValue>
</operation>

<operation id="7075" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6356" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.5_ifconv:28  %bitcast_ln696_227 = bitcast float %v_assign_1_8_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_227"/></StgValue>
</operation>

<operation id="7076" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.8.5_ifconv:29  %tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_227, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="7077" st_id="573" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6358" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:30  %select_ln588_113 = select i1 %tmp_520, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_113"/></StgValue>
</operation>

<operation id="7078" st_id="573" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:32  %xor_ln571_113 = xor i1 %icmp_ln571_113, true

]]></Node>
<StgValue><ssdm name="xor_ln571_113"/></StgValue>
</operation>

<operation id="7079" st_id="573" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:33  %and_ln582_113 = and i1 %icmp_ln582_113, %xor_ln571_113

]]></Node>
<StgValue><ssdm name="and_ln582_113"/></StgValue>
</operation>

<operation id="7080" st_id="573" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6362" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:34  %select_ln582_113 = select i1 %and_ln582_113, i12 %trunc_ln583_113, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_113"/></StgValue>
</operation>

<operation id="7081" st_id="573" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:35  %or_ln582_113 = or i1 %icmp_ln571_113, %icmp_ln582_113

]]></Node>
<StgValue><ssdm name="or_ln582_113"/></StgValue>
</operation>

<operation id="7082" st_id="573" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:36  %xor_ln582_113 = xor i1 %or_ln582_113, true

]]></Node>
<StgValue><ssdm name="xor_ln582_113"/></StgValue>
</operation>

<operation id="7083" st_id="573" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:37  %and_ln581_113 = and i1 %icmp_ln581_113, %xor_ln582_113

]]></Node>
<StgValue><ssdm name="and_ln581_113"/></StgValue>
</operation>

<operation id="7084" st_id="573" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:38  %xor_ln585_113 = xor i1 %icmp_ln585_113, true

]]></Node>
<StgValue><ssdm name="xor_ln585_113"/></StgValue>
</operation>

<operation id="7085" st_id="573" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:39  %and_ln585_226 = and i1 %and_ln581_113, %xor_ln585_113

]]></Node>
<StgValue><ssdm name="and_ln585_226"/></StgValue>
</operation>

<operation id="7086" st_id="573" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6368" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:40  %select_ln585_226 = select i1 %and_ln585_226, i12 %select_ln588_113, i12 %select_ln582_113

]]></Node>
<StgValue><ssdm name="select_ln585_226"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="7087" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6348" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:20  %sext_ln581_113 = sext i12 %select_ln581_113 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_113"/></StgValue>
</operation>

<operation id="7088" st_id="574" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6352" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:24  %icmp_ln603_113 = icmp ult i12 %select_ln581_113, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_113"/></StgValue>
</operation>

<operation id="7089" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6353" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.8.5_ifconv:25  %zext_ln586_113 = zext i32 %sext_ln581_113 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_113"/></StgValue>
</operation>

<operation id="7090" st_id="574" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6354" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.8.5_ifconv:26  %ashr_ln586_113 = ashr i54 %select_ln570_113, %zext_ln586_113

]]></Node>
<StgValue><ssdm name="ashr_ln586_113"/></StgValue>
</operation>

<operation id="7091" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6355" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.8.5_ifconv:27  %trunc_ln586_113 = trunc i54 %ashr_ln586_113 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_113"/></StgValue>
</operation>

<operation id="7092" st_id="574" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:31  %shl_ln604_113 = shl i12 %trunc_ln583_113, %select_ln581_113

]]></Node>
<StgValue><ssdm name="shl_ln604_113"/></StgValue>
</operation>

<operation id="7093" st_id="574" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:41  %and_ln585_227 = and i1 %and_ln581_113, %icmp_ln585_113

]]></Node>
<StgValue><ssdm name="and_ln585_227"/></StgValue>
</operation>

<operation id="7094" st_id="574" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6370" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:42  %select_ln585_227 = select i1 %and_ln585_227, i12 %trunc_ln586_113, i12 %select_ln585_226

]]></Node>
<StgValue><ssdm name="select_ln585_227"/></StgValue>
</operation>

<operation id="7095" st_id="574" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:43  %or_ln581_113 = or i1 %or_ln582_113, %icmp_ln581_113

]]></Node>
<StgValue><ssdm name="or_ln581_113"/></StgValue>
</operation>

<operation id="7096" st_id="574" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:44  %xor_ln581_113 = xor i1 %or_ln581_113, true

]]></Node>
<StgValue><ssdm name="xor_ln581_113"/></StgValue>
</operation>

<operation id="7097" st_id="574" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:45  %and_ln603_113 = and i1 %icmp_ln603_113, %xor_ln581_113

]]></Node>
<StgValue><ssdm name="and_ln603_113"/></StgValue>
</operation>

<operation id="7098" st_id="574" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6374" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.8.5_ifconv:46  %select_ln603_113 = select i1 %and_ln603_113, i12 %shl_ln604_113, i12 %select_ln585_227

]]></Node>
<StgValue><ssdm name="select_ln603_113"/></StgValue>
</operation>

<operation id="7099" st_id="574" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8.5_ifconv:47  %and_ln71_31 = and i1 %and_ln71_19, %and_ln71_21

]]></Node>
<StgValue><ssdm name="and_ln71_31"/></StgValue>
</operation>

<operation id="7100" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.8.5_ifconv:48  br i1 %and_ln71_31, label %114, label %._crit_edge.1.9.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7101" st_id="574" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6378" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_9 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_1_9"/></StgValue>
</operation>

<operation id="7102" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6379" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_9)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="7103" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6380" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.9.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="7104" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6382" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.9.0_ifconv:0  %has_hit_0_1_9_0 = phi i1 [ %tmp_521, %114 ], [ false, %._crit_edge.1.8.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_9_0"/></StgValue>
</operation>

<operation id="7105" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6383" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:1  %zext_ln76_114 = zext i1 %has_hit_0_1_9_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_114"/></StgValue>
</operation>

<operation id="7106" st_id="575" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.0_ifconv:2  %v_assign_1_9 = uitofp i32 %zext_ln76_114 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="7107" st_id="576" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.0_ifconv:2  %v_assign_1_9 = uitofp i32 %zext_ln76_114 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="7108" st_id="577" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6385" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.0_ifconv:3  %d_assign_1_9 = fpext float %v_assign_1_9 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="7109" st_id="578" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6385" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.0_ifconv:3  %d_assign_1_9 = fpext float %v_assign_1_9 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9"/></StgValue>
</operation>

<operation id="7110" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6386" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.0_ifconv:4  %bitcast_ln696_228 = bitcast double %d_assign_1_9 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_228"/></StgValue>
</operation>

<operation id="7111" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6387" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.0_ifconv:5  %trunc_ln557_114 = trunc i64 %bitcast_ln696_228 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_114"/></StgValue>
</operation>

<operation id="7112" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.0_ifconv:6  %tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_228, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="7113" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6389" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.9.0_ifconv:7  %p_Result_112_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_228, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_9"/></StgValue>
</operation>

<operation id="7114" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6390" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.9.0_ifconv:8  %zext_ln461_114 = zext i11 %p_Result_112_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_114"/></StgValue>
</operation>

<operation id="7115" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6391" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.0_ifconv:9  %trunc_ln565_114 = trunc i64 %bitcast_ln696_228 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_114"/></StgValue>
</operation>

<operation id="7116" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6392" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.9.0_ifconv:10  %tmp_228 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_114)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="7117" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6393" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.9.0_ifconv:11  %zext_ln569_114 = zext i53 %tmp_228 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_114"/></StgValue>
</operation>

<operation id="7118" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6394" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.0_ifconv:12  %sub_ln461_114 = sub i54 0, %zext_ln569_114

]]></Node>
<StgValue><ssdm name="sub_ln461_114"/></StgValue>
</operation>

<operation id="7119" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6395" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.9.0_ifconv:13  %select_ln570_114 = select i1 %tmp_522, i54 %sub_ln461_114, i54 %zext_ln569_114

]]></Node>
<StgValue><ssdm name="select_ln570_114"/></StgValue>
</operation>

<operation id="7120" st_id="578" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6396" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.9.0_ifconv:14  %icmp_ln571_114 = icmp eq i63 %trunc_ln557_114, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_114"/></StgValue>
</operation>

<operation id="7121" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:15  %sub_ln575_114 = sub i12 1075, %zext_ln461_114

]]></Node>
<StgValue><ssdm name="sub_ln575_114"/></StgValue>
</operation>

<operation id="7122" st_id="578" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6398" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:16  %icmp_ln581_114 = icmp sgt i12 %sub_ln575_114, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_114"/></StgValue>
</operation>

<operation id="7123" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6399" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:17  %add_ln581_114 = add i12 -4, %sub_ln575_114

]]></Node>
<StgValue><ssdm name="add_ln581_114"/></StgValue>
</operation>

<operation id="7124" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:18  %sub_ln581_114 = sub i12 4, %sub_ln575_114

]]></Node>
<StgValue><ssdm name="sub_ln581_114"/></StgValue>
</operation>

<operation id="7125" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6401" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:19  %select_ln581_114 = select i1 %icmp_ln581_114, i12 %add_ln581_114, i12 %sub_ln581_114

]]></Node>
<StgValue><ssdm name="select_ln581_114"/></StgValue>
</operation>

<operation id="7126" st_id="578" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6403" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:21  %icmp_ln582_114 = icmp eq i12 %sub_ln575_114, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_114"/></StgValue>
</operation>

<operation id="7127" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6404" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.0_ifconv:22  %trunc_ln583_114 = trunc i54 %select_ln570_114 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_114"/></StgValue>
</operation>

<operation id="7128" st_id="578" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6405" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:23  %icmp_ln585_114 = icmp ult i12 %select_ln581_114, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_114"/></StgValue>
</operation>

<operation id="7129" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6410" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.0_ifconv:28  %bitcast_ln696_229 = bitcast float %v_assign_1_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_229"/></StgValue>
</operation>

<operation id="7130" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6411" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.0_ifconv:29  %tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_229, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="7131" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6412" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:30  %select_ln588_114 = select i1 %tmp_523, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_114"/></StgValue>
</operation>

<operation id="7132" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:32  %xor_ln571_114 = xor i1 %icmp_ln571_114, true

]]></Node>
<StgValue><ssdm name="xor_ln571_114"/></StgValue>
</operation>

<operation id="7133" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:33  %and_ln582_114 = and i1 %icmp_ln582_114, %xor_ln571_114

]]></Node>
<StgValue><ssdm name="and_ln582_114"/></StgValue>
</operation>

<operation id="7134" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6416" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:34  %select_ln582_114 = select i1 %and_ln582_114, i12 %trunc_ln583_114, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_114"/></StgValue>
</operation>

<operation id="7135" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:35  %or_ln582_114 = or i1 %icmp_ln571_114, %icmp_ln582_114

]]></Node>
<StgValue><ssdm name="or_ln582_114"/></StgValue>
</operation>

<operation id="7136" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:36  %xor_ln582_114 = xor i1 %or_ln582_114, true

]]></Node>
<StgValue><ssdm name="xor_ln582_114"/></StgValue>
</operation>

<operation id="7137" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:37  %and_ln581_114 = and i1 %icmp_ln581_114, %xor_ln582_114

]]></Node>
<StgValue><ssdm name="and_ln581_114"/></StgValue>
</operation>

<operation id="7138" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:38  %xor_ln585_114 = xor i1 %icmp_ln585_114, true

]]></Node>
<StgValue><ssdm name="xor_ln585_114"/></StgValue>
</operation>

<operation id="7139" st_id="578" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:39  %and_ln585_228 = and i1 %and_ln581_114, %xor_ln585_114

]]></Node>
<StgValue><ssdm name="and_ln585_228"/></StgValue>
</operation>

<operation id="7140" st_id="578" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6422" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:40  %select_ln585_228 = select i1 %and_ln585_228, i12 %select_ln588_114, i12 %select_ln582_114

]]></Node>
<StgValue><ssdm name="select_ln585_228"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="7141" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6402" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:20  %sext_ln581_114 = sext i12 %select_ln581_114 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_114"/></StgValue>
</operation>

<operation id="7142" st_id="579" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6406" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:24  %icmp_ln603_114 = icmp ult i12 %select_ln581_114, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_114"/></StgValue>
</operation>

<operation id="7143" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6407" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.0_ifconv:25  %zext_ln586_114 = zext i32 %sext_ln581_114 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_114"/></StgValue>
</operation>

<operation id="7144" st_id="579" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6408" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.0_ifconv:26  %ashr_ln586_114 = ashr i54 %select_ln570_114, %zext_ln586_114

]]></Node>
<StgValue><ssdm name="ashr_ln586_114"/></StgValue>
</operation>

<operation id="7145" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6409" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.0_ifconv:27  %trunc_ln586_114 = trunc i54 %ashr_ln586_114 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_114"/></StgValue>
</operation>

<operation id="7146" st_id="579" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6413" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:31  %shl_ln604_114 = shl i12 %trunc_ln583_114, %select_ln581_114

]]></Node>
<StgValue><ssdm name="shl_ln604_114"/></StgValue>
</operation>

<operation id="7147" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:41  %and_ln585_229 = and i1 %and_ln581_114, %icmp_ln585_114

]]></Node>
<StgValue><ssdm name="and_ln585_229"/></StgValue>
</operation>

<operation id="7148" st_id="579" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6424" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:42  %select_ln585_229 = select i1 %and_ln585_229, i12 %trunc_ln586_114, i12 %select_ln585_228

]]></Node>
<StgValue><ssdm name="select_ln585_229"/></StgValue>
</operation>

<operation id="7149" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:43  %or_ln581_114 = or i1 %or_ln582_114, %icmp_ln581_114

]]></Node>
<StgValue><ssdm name="or_ln581_114"/></StgValue>
</operation>

<operation id="7150" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:44  %xor_ln581_114 = xor i1 %or_ln581_114, true

]]></Node>
<StgValue><ssdm name="xor_ln581_114"/></StgValue>
</operation>

<operation id="7151" st_id="579" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.0_ifconv:45  %and_ln603_114 = and i1 %icmp_ln603_114, %xor_ln581_114

]]></Node>
<StgValue><ssdm name="and_ln603_114"/></StgValue>
</operation>

<operation id="7152" st_id="579" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6428" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.0_ifconv:46  %select_ln603_114 = select i1 %and_ln603_114, i12 %shl_ln604_114, i12 %select_ln585_229

]]></Node>
<StgValue><ssdm name="select_ln603_114"/></StgValue>
</operation>

<operation id="7153" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.9.0_ifconv:47  br i1 %and_ln71_31, label %115, label %._crit_edge.1.9.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7154" st_id="579" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6431" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_9_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_1_9_1"/></StgValue>
</operation>

<operation id="7155" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6432" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_9_1)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="7156" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6433" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.9.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="7157" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6435" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.9.1_ifconv:0  %has_hit_0_1_9_1 = phi i1 [ %tmp_524, %115 ], [ false, %._crit_edge.1.9.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_9_1"/></StgValue>
</operation>

<operation id="7158" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6436" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:1  %zext_ln76_115 = zext i1 %has_hit_0_1_9_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_115"/></StgValue>
</operation>

<operation id="7159" st_id="580" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6437" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.1_ifconv:2  %v_assign_1_9_1 = uitofp i32 %zext_ln76_115 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9_1"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="7160" st_id="581" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6437" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.1_ifconv:2  %v_assign_1_9_1 = uitofp i32 %zext_ln76_115 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9_1"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="7161" st_id="582" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6438" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.1_ifconv:3  %d_assign_1_9_1 = fpext float %v_assign_1_9_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9_1"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="7162" st_id="583" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6438" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.1_ifconv:3  %d_assign_1_9_1 = fpext float %v_assign_1_9_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9_1"/></StgValue>
</operation>

<operation id="7163" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6439" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.1_ifconv:4  %bitcast_ln696_230 = bitcast double %d_assign_1_9_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_230"/></StgValue>
</operation>

<operation id="7164" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6440" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.1_ifconv:5  %trunc_ln557_115 = trunc i64 %bitcast_ln696_230 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_115"/></StgValue>
</operation>

<operation id="7165" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6441" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.1_ifconv:6  %tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_230, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="7166" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6442" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.9.1_ifconv:7  %p_Result_112_9_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_230, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_9_1"/></StgValue>
</operation>

<operation id="7167" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6443" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.9.1_ifconv:8  %zext_ln461_115 = zext i11 %p_Result_112_9_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_115"/></StgValue>
</operation>

<operation id="7168" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6444" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.1_ifconv:9  %trunc_ln565_115 = trunc i64 %bitcast_ln696_230 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_115"/></StgValue>
</operation>

<operation id="7169" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6445" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.9.1_ifconv:10  %tmp_230 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_115)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="7170" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6446" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.9.1_ifconv:11  %zext_ln569_115 = zext i53 %tmp_230 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_115"/></StgValue>
</operation>

<operation id="7171" st_id="583" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6447" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.1_ifconv:12  %sub_ln461_115 = sub i54 0, %zext_ln569_115

]]></Node>
<StgValue><ssdm name="sub_ln461_115"/></StgValue>
</operation>

<operation id="7172" st_id="583" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6448" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.9.1_ifconv:13  %select_ln570_115 = select i1 %tmp_525, i54 %sub_ln461_115, i54 %zext_ln569_115

]]></Node>
<StgValue><ssdm name="select_ln570_115"/></StgValue>
</operation>

<operation id="7173" st_id="583" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6449" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.9.1_ifconv:14  %icmp_ln571_115 = icmp eq i63 %trunc_ln557_115, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_115"/></StgValue>
</operation>

<operation id="7174" st_id="583" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6450" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:15  %sub_ln575_115 = sub i12 1075, %zext_ln461_115

]]></Node>
<StgValue><ssdm name="sub_ln575_115"/></StgValue>
</operation>

<operation id="7175" st_id="583" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6451" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:16  %icmp_ln581_115 = icmp sgt i12 %sub_ln575_115, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_115"/></StgValue>
</operation>

<operation id="7176" st_id="583" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6452" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:17  %add_ln581_115 = add i12 -4, %sub_ln575_115

]]></Node>
<StgValue><ssdm name="add_ln581_115"/></StgValue>
</operation>

<operation id="7177" st_id="583" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:18  %sub_ln581_115 = sub i12 4, %sub_ln575_115

]]></Node>
<StgValue><ssdm name="sub_ln581_115"/></StgValue>
</operation>

<operation id="7178" st_id="583" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6454" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:19  %select_ln581_115 = select i1 %icmp_ln581_115, i12 %add_ln581_115, i12 %sub_ln581_115

]]></Node>
<StgValue><ssdm name="select_ln581_115"/></StgValue>
</operation>

<operation id="7179" st_id="583" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6456" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:21  %icmp_ln582_115 = icmp eq i12 %sub_ln575_115, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_115"/></StgValue>
</operation>

<operation id="7180" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6457" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.1_ifconv:22  %trunc_ln583_115 = trunc i54 %select_ln570_115 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_115"/></StgValue>
</operation>

<operation id="7181" st_id="583" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6458" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:23  %icmp_ln585_115 = icmp ult i12 %select_ln581_115, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_115"/></StgValue>
</operation>

<operation id="7182" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6463" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.1_ifconv:28  %bitcast_ln696_231 = bitcast float %v_assign_1_9_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_231"/></StgValue>
</operation>

<operation id="7183" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.1_ifconv:29  %tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_231, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="7184" st_id="583" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6465" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:30  %select_ln588_115 = select i1 %tmp_526, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_115"/></StgValue>
</operation>

<operation id="7185" st_id="583" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:32  %xor_ln571_115 = xor i1 %icmp_ln571_115, true

]]></Node>
<StgValue><ssdm name="xor_ln571_115"/></StgValue>
</operation>

<operation id="7186" st_id="583" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:33  %and_ln582_115 = and i1 %icmp_ln582_115, %xor_ln571_115

]]></Node>
<StgValue><ssdm name="and_ln582_115"/></StgValue>
</operation>

<operation id="7187" st_id="583" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6469" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:34  %select_ln582_115 = select i1 %and_ln582_115, i12 %trunc_ln583_115, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_115"/></StgValue>
</operation>

<operation id="7188" st_id="583" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:35  %or_ln582_115 = or i1 %icmp_ln571_115, %icmp_ln582_115

]]></Node>
<StgValue><ssdm name="or_ln582_115"/></StgValue>
</operation>

<operation id="7189" st_id="583" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:36  %xor_ln582_115 = xor i1 %or_ln582_115, true

]]></Node>
<StgValue><ssdm name="xor_ln582_115"/></StgValue>
</operation>

<operation id="7190" st_id="583" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:37  %and_ln581_115 = and i1 %icmp_ln581_115, %xor_ln582_115

]]></Node>
<StgValue><ssdm name="and_ln581_115"/></StgValue>
</operation>

<operation id="7191" st_id="583" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:38  %xor_ln585_115 = xor i1 %icmp_ln585_115, true

]]></Node>
<StgValue><ssdm name="xor_ln585_115"/></StgValue>
</operation>

<operation id="7192" st_id="583" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:39  %and_ln585_230 = and i1 %and_ln581_115, %xor_ln585_115

]]></Node>
<StgValue><ssdm name="and_ln585_230"/></StgValue>
</operation>

<operation id="7193" st_id="583" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6475" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:40  %select_ln585_230 = select i1 %and_ln585_230, i12 %select_ln588_115, i12 %select_ln582_115

]]></Node>
<StgValue><ssdm name="select_ln585_230"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="7194" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6455" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:20  %sext_ln581_115 = sext i12 %select_ln581_115 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_115"/></StgValue>
</operation>

<operation id="7195" st_id="584" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6459" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:24  %icmp_ln603_115 = icmp ult i12 %select_ln581_115, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_115"/></StgValue>
</operation>

<operation id="7196" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6460" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.1_ifconv:25  %zext_ln586_115 = zext i32 %sext_ln581_115 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_115"/></StgValue>
</operation>

<operation id="7197" st_id="584" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6461" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.1_ifconv:26  %ashr_ln586_115 = ashr i54 %select_ln570_115, %zext_ln586_115

]]></Node>
<StgValue><ssdm name="ashr_ln586_115"/></StgValue>
</operation>

<operation id="7198" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6462" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.1_ifconv:27  %trunc_ln586_115 = trunc i54 %ashr_ln586_115 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_115"/></StgValue>
</operation>

<operation id="7199" st_id="584" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6466" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:31  %shl_ln604_115 = shl i12 %trunc_ln583_115, %select_ln581_115

]]></Node>
<StgValue><ssdm name="shl_ln604_115"/></StgValue>
</operation>

<operation id="7200" st_id="584" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:41  %and_ln585_231 = and i1 %and_ln581_115, %icmp_ln585_115

]]></Node>
<StgValue><ssdm name="and_ln585_231"/></StgValue>
</operation>

<operation id="7201" st_id="584" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6477" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:42  %select_ln585_231 = select i1 %and_ln585_231, i12 %trunc_ln586_115, i12 %select_ln585_230

]]></Node>
<StgValue><ssdm name="select_ln585_231"/></StgValue>
</operation>

<operation id="7202" st_id="584" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:43  %or_ln581_115 = or i1 %or_ln582_115, %icmp_ln581_115

]]></Node>
<StgValue><ssdm name="or_ln581_115"/></StgValue>
</operation>

<operation id="7203" st_id="584" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:44  %xor_ln581_115 = xor i1 %or_ln581_115, true

]]></Node>
<StgValue><ssdm name="xor_ln581_115"/></StgValue>
</operation>

<operation id="7204" st_id="584" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.1_ifconv:45  %and_ln603_115 = and i1 %icmp_ln603_115, %xor_ln581_115

]]></Node>
<StgValue><ssdm name="and_ln603_115"/></StgValue>
</operation>

<operation id="7205" st_id="584" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6481" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.1_ifconv:46  %select_ln603_115 = select i1 %and_ln603_115, i12 %shl_ln604_115, i12 %select_ln585_231

]]></Node>
<StgValue><ssdm name="select_ln603_115"/></StgValue>
</operation>

<operation id="7206" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.9.1_ifconv:47  br i1 %and_ln71_31, label %116, label %._crit_edge.1.9.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7207" st_id="584" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6484" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_9_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_1_9_2"/></StgValue>
</operation>

<operation id="7208" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6485" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_9_2)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="7209" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6486" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.9.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="7210" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6488" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.9.2_ifconv:0  %has_hit_0_1_9_2 = phi i1 [ %tmp_527, %116 ], [ false, %._crit_edge.1.9.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_9_2"/></StgValue>
</operation>

<operation id="7211" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6489" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:1  %zext_ln76_116 = zext i1 %has_hit_0_1_9_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_116"/></StgValue>
</operation>

<operation id="7212" st_id="585" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6490" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.2_ifconv:2  %v_assign_1_9_2 = uitofp i32 %zext_ln76_116 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9_2"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="7213" st_id="586" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6490" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.2_ifconv:2  %v_assign_1_9_2 = uitofp i32 %zext_ln76_116 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9_2"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="7214" st_id="587" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6491" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.2_ifconv:3  %d_assign_1_9_2 = fpext float %v_assign_1_9_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9_2"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="7215" st_id="588" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6491" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.2_ifconv:3  %d_assign_1_9_2 = fpext float %v_assign_1_9_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9_2"/></StgValue>
</operation>

<operation id="7216" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6492" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.2_ifconv:4  %bitcast_ln696_232 = bitcast double %d_assign_1_9_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_232"/></StgValue>
</operation>

<operation id="7217" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6493" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.2_ifconv:5  %trunc_ln557_116 = trunc i64 %bitcast_ln696_232 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_116"/></StgValue>
</operation>

<operation id="7218" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6494" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.2_ifconv:6  %tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_232, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="7219" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6495" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.9.2_ifconv:7  %p_Result_112_9_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_232, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_9_2"/></StgValue>
</operation>

<operation id="7220" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6496" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.9.2_ifconv:8  %zext_ln461_116 = zext i11 %p_Result_112_9_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_116"/></StgValue>
</operation>

<operation id="7221" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6497" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.2_ifconv:9  %trunc_ln565_116 = trunc i64 %bitcast_ln696_232 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_116"/></StgValue>
</operation>

<operation id="7222" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6498" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.9.2_ifconv:10  %tmp_232 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_116)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="7223" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6499" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.9.2_ifconv:11  %zext_ln569_116 = zext i53 %tmp_232 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_116"/></StgValue>
</operation>

<operation id="7224" st_id="588" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6500" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.2_ifconv:12  %sub_ln461_116 = sub i54 0, %zext_ln569_116

]]></Node>
<StgValue><ssdm name="sub_ln461_116"/></StgValue>
</operation>

<operation id="7225" st_id="588" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6501" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.9.2_ifconv:13  %select_ln570_116 = select i1 %tmp_528, i54 %sub_ln461_116, i54 %zext_ln569_116

]]></Node>
<StgValue><ssdm name="select_ln570_116"/></StgValue>
</operation>

<operation id="7226" st_id="588" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6502" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.9.2_ifconv:14  %icmp_ln571_116 = icmp eq i63 %trunc_ln557_116, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_116"/></StgValue>
</operation>

<operation id="7227" st_id="588" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6503" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:15  %sub_ln575_116 = sub i12 1075, %zext_ln461_116

]]></Node>
<StgValue><ssdm name="sub_ln575_116"/></StgValue>
</operation>

<operation id="7228" st_id="588" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6504" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:16  %icmp_ln581_116 = icmp sgt i12 %sub_ln575_116, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_116"/></StgValue>
</operation>

<operation id="7229" st_id="588" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:17  %add_ln581_116 = add i12 -4, %sub_ln575_116

]]></Node>
<StgValue><ssdm name="add_ln581_116"/></StgValue>
</operation>

<operation id="7230" st_id="588" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:18  %sub_ln581_116 = sub i12 4, %sub_ln575_116

]]></Node>
<StgValue><ssdm name="sub_ln581_116"/></StgValue>
</operation>

<operation id="7231" st_id="588" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6507" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:19  %select_ln581_116 = select i1 %icmp_ln581_116, i12 %add_ln581_116, i12 %sub_ln581_116

]]></Node>
<StgValue><ssdm name="select_ln581_116"/></StgValue>
</operation>

<operation id="7232" st_id="588" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6509" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:21  %icmp_ln582_116 = icmp eq i12 %sub_ln575_116, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_116"/></StgValue>
</operation>

<operation id="7233" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6510" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.2_ifconv:22  %trunc_ln583_116 = trunc i54 %select_ln570_116 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_116"/></StgValue>
</operation>

<operation id="7234" st_id="588" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6511" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:23  %icmp_ln585_116 = icmp ult i12 %select_ln581_116, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_116"/></StgValue>
</operation>

<operation id="7235" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6516" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.2_ifconv:28  %bitcast_ln696_233 = bitcast float %v_assign_1_9_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_233"/></StgValue>
</operation>

<operation id="7236" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.2_ifconv:29  %tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_233, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="7237" st_id="588" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6518" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:30  %select_ln588_116 = select i1 %tmp_529, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_116"/></StgValue>
</operation>

<operation id="7238" st_id="588" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:32  %xor_ln571_116 = xor i1 %icmp_ln571_116, true

]]></Node>
<StgValue><ssdm name="xor_ln571_116"/></StgValue>
</operation>

<operation id="7239" st_id="588" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:33  %and_ln582_116 = and i1 %icmp_ln582_116, %xor_ln571_116

]]></Node>
<StgValue><ssdm name="and_ln582_116"/></StgValue>
</operation>

<operation id="7240" st_id="588" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6522" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:34  %select_ln582_116 = select i1 %and_ln582_116, i12 %trunc_ln583_116, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_116"/></StgValue>
</operation>

<operation id="7241" st_id="588" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:35  %or_ln582_116 = or i1 %icmp_ln571_116, %icmp_ln582_116

]]></Node>
<StgValue><ssdm name="or_ln582_116"/></StgValue>
</operation>

<operation id="7242" st_id="588" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:36  %xor_ln582_116 = xor i1 %or_ln582_116, true

]]></Node>
<StgValue><ssdm name="xor_ln582_116"/></StgValue>
</operation>

<operation id="7243" st_id="588" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:37  %and_ln581_116 = and i1 %icmp_ln581_116, %xor_ln582_116

]]></Node>
<StgValue><ssdm name="and_ln581_116"/></StgValue>
</operation>

<operation id="7244" st_id="588" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:38  %xor_ln585_116 = xor i1 %icmp_ln585_116, true

]]></Node>
<StgValue><ssdm name="xor_ln585_116"/></StgValue>
</operation>

<operation id="7245" st_id="588" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:39  %and_ln585_232 = and i1 %and_ln581_116, %xor_ln585_116

]]></Node>
<StgValue><ssdm name="and_ln585_232"/></StgValue>
</operation>

<operation id="7246" st_id="588" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6528" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:40  %select_ln585_232 = select i1 %and_ln585_232, i12 %select_ln588_116, i12 %select_ln582_116

]]></Node>
<StgValue><ssdm name="select_ln585_232"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="7247" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6508" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:20  %sext_ln581_116 = sext i12 %select_ln581_116 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_116"/></StgValue>
</operation>

<operation id="7248" st_id="589" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6512" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:24  %icmp_ln603_116 = icmp ult i12 %select_ln581_116, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_116"/></StgValue>
</operation>

<operation id="7249" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6513" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.2_ifconv:25  %zext_ln586_116 = zext i32 %sext_ln581_116 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_116"/></StgValue>
</operation>

<operation id="7250" st_id="589" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6514" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.2_ifconv:26  %ashr_ln586_116 = ashr i54 %select_ln570_116, %zext_ln586_116

]]></Node>
<StgValue><ssdm name="ashr_ln586_116"/></StgValue>
</operation>

<operation id="7251" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6515" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.2_ifconv:27  %trunc_ln586_116 = trunc i54 %ashr_ln586_116 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_116"/></StgValue>
</operation>

<operation id="7252" st_id="589" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6519" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:31  %shl_ln604_116 = shl i12 %trunc_ln583_116, %select_ln581_116

]]></Node>
<StgValue><ssdm name="shl_ln604_116"/></StgValue>
</operation>

<operation id="7253" st_id="589" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:41  %and_ln585_233 = and i1 %and_ln581_116, %icmp_ln585_116

]]></Node>
<StgValue><ssdm name="and_ln585_233"/></StgValue>
</operation>

<operation id="7254" st_id="589" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6530" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:42  %select_ln585_233 = select i1 %and_ln585_233, i12 %trunc_ln586_116, i12 %select_ln585_232

]]></Node>
<StgValue><ssdm name="select_ln585_233"/></StgValue>
</operation>

<operation id="7255" st_id="589" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:43  %or_ln581_116 = or i1 %or_ln582_116, %icmp_ln581_116

]]></Node>
<StgValue><ssdm name="or_ln581_116"/></StgValue>
</operation>

<operation id="7256" st_id="589" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:44  %xor_ln581_116 = xor i1 %or_ln581_116, true

]]></Node>
<StgValue><ssdm name="xor_ln581_116"/></StgValue>
</operation>

<operation id="7257" st_id="589" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.2_ifconv:45  %and_ln603_116 = and i1 %icmp_ln603_116, %xor_ln581_116

]]></Node>
<StgValue><ssdm name="and_ln603_116"/></StgValue>
</operation>

<operation id="7258" st_id="589" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6534" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.2_ifconv:46  %select_ln603_116 = select i1 %and_ln603_116, i12 %shl_ln604_116, i12 %select_ln585_233

]]></Node>
<StgValue><ssdm name="select_ln603_116"/></StgValue>
</operation>

<operation id="7259" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.9.2_ifconv:47  br i1 %and_ln71_31, label %117, label %._crit_edge.1.9.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7260" st_id="589" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6537" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_9_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_1_9_3"/></StgValue>
</operation>

<operation id="7261" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6538" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_9_3)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="7262" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6539" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.9.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="7263" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6541" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.9.3_ifconv:0  %has_hit_0_1_9_3 = phi i1 [ %tmp_530, %117 ], [ false, %._crit_edge.1.9.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_9_3"/></StgValue>
</operation>

<operation id="7264" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6542" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:1  %zext_ln76_117 = zext i1 %has_hit_0_1_9_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_117"/></StgValue>
</operation>

<operation id="7265" st_id="590" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6543" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.3_ifconv:2  %v_assign_1_9_3 = uitofp i32 %zext_ln76_117 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9_3"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="7266" st_id="591" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6543" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.3_ifconv:2  %v_assign_1_9_3 = uitofp i32 %zext_ln76_117 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9_3"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="7267" st_id="592" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6544" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.3_ifconv:3  %d_assign_1_9_3 = fpext float %v_assign_1_9_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9_3"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="7268" st_id="593" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6544" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.3_ifconv:3  %d_assign_1_9_3 = fpext float %v_assign_1_9_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9_3"/></StgValue>
</operation>

<operation id="7269" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6545" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.3_ifconv:4  %bitcast_ln696_234 = bitcast double %d_assign_1_9_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_234"/></StgValue>
</operation>

<operation id="7270" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6546" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.3_ifconv:5  %trunc_ln557_117 = trunc i64 %bitcast_ln696_234 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_117"/></StgValue>
</operation>

<operation id="7271" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6547" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.3_ifconv:6  %tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_234, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="7272" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6548" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.9.3_ifconv:7  %p_Result_112_9_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_234, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_9_3"/></StgValue>
</operation>

<operation id="7273" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6549" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.9.3_ifconv:8  %zext_ln461_117 = zext i11 %p_Result_112_9_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_117"/></StgValue>
</operation>

<operation id="7274" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6550" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.3_ifconv:9  %trunc_ln565_117 = trunc i64 %bitcast_ln696_234 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_117"/></StgValue>
</operation>

<operation id="7275" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6551" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.9.3_ifconv:10  %tmp_234 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_117)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="7276" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6552" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.9.3_ifconv:11  %zext_ln569_117 = zext i53 %tmp_234 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_117"/></StgValue>
</operation>

<operation id="7277" st_id="593" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6553" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.3_ifconv:12  %sub_ln461_117 = sub i54 0, %zext_ln569_117

]]></Node>
<StgValue><ssdm name="sub_ln461_117"/></StgValue>
</operation>

<operation id="7278" st_id="593" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6554" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.9.3_ifconv:13  %select_ln570_117 = select i1 %tmp_531, i54 %sub_ln461_117, i54 %zext_ln569_117

]]></Node>
<StgValue><ssdm name="select_ln570_117"/></StgValue>
</operation>

<operation id="7279" st_id="593" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6555" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.9.3_ifconv:14  %icmp_ln571_117 = icmp eq i63 %trunc_ln557_117, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_117"/></StgValue>
</operation>

<operation id="7280" st_id="593" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6556" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:15  %sub_ln575_117 = sub i12 1075, %zext_ln461_117

]]></Node>
<StgValue><ssdm name="sub_ln575_117"/></StgValue>
</operation>

<operation id="7281" st_id="593" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6557" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:16  %icmp_ln581_117 = icmp sgt i12 %sub_ln575_117, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_117"/></StgValue>
</operation>

<operation id="7282" st_id="593" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6558" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:17  %add_ln581_117 = add i12 -4, %sub_ln575_117

]]></Node>
<StgValue><ssdm name="add_ln581_117"/></StgValue>
</operation>

<operation id="7283" st_id="593" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6559" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:18  %sub_ln581_117 = sub i12 4, %sub_ln575_117

]]></Node>
<StgValue><ssdm name="sub_ln581_117"/></StgValue>
</operation>

<operation id="7284" st_id="593" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6560" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:19  %select_ln581_117 = select i1 %icmp_ln581_117, i12 %add_ln581_117, i12 %sub_ln581_117

]]></Node>
<StgValue><ssdm name="select_ln581_117"/></StgValue>
</operation>

<operation id="7285" st_id="593" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6562" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:21  %icmp_ln582_117 = icmp eq i12 %sub_ln575_117, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_117"/></StgValue>
</operation>

<operation id="7286" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6563" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.3_ifconv:22  %trunc_ln583_117 = trunc i54 %select_ln570_117 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_117"/></StgValue>
</operation>

<operation id="7287" st_id="593" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6564" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:23  %icmp_ln585_117 = icmp ult i12 %select_ln581_117, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_117"/></StgValue>
</operation>

<operation id="7288" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6569" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.3_ifconv:28  %bitcast_ln696_235 = bitcast float %v_assign_1_9_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_235"/></StgValue>
</operation>

<operation id="7289" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.3_ifconv:29  %tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_235, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="7290" st_id="593" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6571" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:30  %select_ln588_117 = select i1 %tmp_532, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_117"/></StgValue>
</operation>

<operation id="7291" st_id="593" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:32  %xor_ln571_117 = xor i1 %icmp_ln571_117, true

]]></Node>
<StgValue><ssdm name="xor_ln571_117"/></StgValue>
</operation>

<operation id="7292" st_id="593" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:33  %and_ln582_117 = and i1 %icmp_ln582_117, %xor_ln571_117

]]></Node>
<StgValue><ssdm name="and_ln582_117"/></StgValue>
</operation>

<operation id="7293" st_id="593" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6575" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:34  %select_ln582_117 = select i1 %and_ln582_117, i12 %trunc_ln583_117, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_117"/></StgValue>
</operation>

<operation id="7294" st_id="593" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:35  %or_ln582_117 = or i1 %icmp_ln571_117, %icmp_ln582_117

]]></Node>
<StgValue><ssdm name="or_ln582_117"/></StgValue>
</operation>

<operation id="7295" st_id="593" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:36  %xor_ln582_117 = xor i1 %or_ln582_117, true

]]></Node>
<StgValue><ssdm name="xor_ln582_117"/></StgValue>
</operation>

<operation id="7296" st_id="593" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:37  %and_ln581_117 = and i1 %icmp_ln581_117, %xor_ln582_117

]]></Node>
<StgValue><ssdm name="and_ln581_117"/></StgValue>
</operation>

<operation id="7297" st_id="593" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:38  %xor_ln585_117 = xor i1 %icmp_ln585_117, true

]]></Node>
<StgValue><ssdm name="xor_ln585_117"/></StgValue>
</operation>

<operation id="7298" st_id="593" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:39  %and_ln585_234 = and i1 %and_ln581_117, %xor_ln585_117

]]></Node>
<StgValue><ssdm name="and_ln585_234"/></StgValue>
</operation>

<operation id="7299" st_id="593" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6581" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:40  %select_ln585_234 = select i1 %and_ln585_234, i12 %select_ln588_117, i12 %select_ln582_117

]]></Node>
<StgValue><ssdm name="select_ln585_234"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="7300" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6561" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:20  %sext_ln581_117 = sext i12 %select_ln581_117 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_117"/></StgValue>
</operation>

<operation id="7301" st_id="594" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6565" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:24  %icmp_ln603_117 = icmp ult i12 %select_ln581_117, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_117"/></StgValue>
</operation>

<operation id="7302" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6566" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.3_ifconv:25  %zext_ln586_117 = zext i32 %sext_ln581_117 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_117"/></StgValue>
</operation>

<operation id="7303" st_id="594" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6567" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.3_ifconv:26  %ashr_ln586_117 = ashr i54 %select_ln570_117, %zext_ln586_117

]]></Node>
<StgValue><ssdm name="ashr_ln586_117"/></StgValue>
</operation>

<operation id="7304" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6568" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.3_ifconv:27  %trunc_ln586_117 = trunc i54 %ashr_ln586_117 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_117"/></StgValue>
</operation>

<operation id="7305" st_id="594" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6572" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:31  %shl_ln604_117 = shl i12 %trunc_ln583_117, %select_ln581_117

]]></Node>
<StgValue><ssdm name="shl_ln604_117"/></StgValue>
</operation>

<operation id="7306" st_id="594" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:41  %and_ln585_235 = and i1 %and_ln581_117, %icmp_ln585_117

]]></Node>
<StgValue><ssdm name="and_ln585_235"/></StgValue>
</operation>

<operation id="7307" st_id="594" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6583" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:42  %select_ln585_235 = select i1 %and_ln585_235, i12 %trunc_ln586_117, i12 %select_ln585_234

]]></Node>
<StgValue><ssdm name="select_ln585_235"/></StgValue>
</operation>

<operation id="7308" st_id="594" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:43  %or_ln581_117 = or i1 %or_ln582_117, %icmp_ln581_117

]]></Node>
<StgValue><ssdm name="or_ln581_117"/></StgValue>
</operation>

<operation id="7309" st_id="594" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:44  %xor_ln581_117 = xor i1 %or_ln581_117, true

]]></Node>
<StgValue><ssdm name="xor_ln581_117"/></StgValue>
</operation>

<operation id="7310" st_id="594" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.3_ifconv:45  %and_ln603_117 = and i1 %icmp_ln603_117, %xor_ln581_117

]]></Node>
<StgValue><ssdm name="and_ln603_117"/></StgValue>
</operation>

<operation id="7311" st_id="594" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6587" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.3_ifconv:46  %select_ln603_117 = select i1 %and_ln603_117, i12 %shl_ln604_117, i12 %select_ln585_235

]]></Node>
<StgValue><ssdm name="select_ln603_117"/></StgValue>
</operation>

<operation id="7312" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.9.3_ifconv:47  br i1 %and_ln71_31, label %118, label %._crit_edge.1.9.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7313" st_id="594" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6590" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_9_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_1_9_4"/></StgValue>
</operation>

<operation id="7314" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6591" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_9_4)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="7315" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6592" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.9.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="7316" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6594" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.9.4_ifconv:0  %has_hit_0_1_9_4 = phi i1 [ %tmp_533, %118 ], [ false, %._crit_edge.1.9.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_9_4"/></StgValue>
</operation>

<operation id="7317" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6595" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:1  %zext_ln76_118 = zext i1 %has_hit_0_1_9_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_118"/></StgValue>
</operation>

<operation id="7318" st_id="595" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6596" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.4_ifconv:2  %v_assign_1_9_4 = uitofp i32 %zext_ln76_118 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9_4"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="7319" st_id="596" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6596" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.4_ifconv:2  %v_assign_1_9_4 = uitofp i32 %zext_ln76_118 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9_4"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="7320" st_id="597" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6597" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.4_ifconv:3  %d_assign_1_9_4 = fpext float %v_assign_1_9_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9_4"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="7321" st_id="598" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6597" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.4_ifconv:3  %d_assign_1_9_4 = fpext float %v_assign_1_9_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9_4"/></StgValue>
</operation>

<operation id="7322" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6598" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.4_ifconv:4  %bitcast_ln696_236 = bitcast double %d_assign_1_9_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_236"/></StgValue>
</operation>

<operation id="7323" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6599" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.4_ifconv:5  %trunc_ln557_118 = trunc i64 %bitcast_ln696_236 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_118"/></StgValue>
</operation>

<operation id="7324" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6600" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.4_ifconv:6  %tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_236, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="7325" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6601" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.9.4_ifconv:7  %p_Result_112_9_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_236, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_9_4"/></StgValue>
</operation>

<operation id="7326" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6602" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.9.4_ifconv:8  %zext_ln461_118 = zext i11 %p_Result_112_9_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_118"/></StgValue>
</operation>

<operation id="7327" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6603" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.4_ifconv:9  %trunc_ln565_118 = trunc i64 %bitcast_ln696_236 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_118"/></StgValue>
</operation>

<operation id="7328" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6604" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.9.4_ifconv:10  %tmp_236 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_118)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="7329" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6605" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.9.4_ifconv:11  %zext_ln569_118 = zext i53 %tmp_236 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_118"/></StgValue>
</operation>

<operation id="7330" st_id="598" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6606" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.4_ifconv:12  %sub_ln461_118 = sub i54 0, %zext_ln569_118

]]></Node>
<StgValue><ssdm name="sub_ln461_118"/></StgValue>
</operation>

<operation id="7331" st_id="598" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6607" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.9.4_ifconv:13  %select_ln570_118 = select i1 %tmp_534, i54 %sub_ln461_118, i54 %zext_ln569_118

]]></Node>
<StgValue><ssdm name="select_ln570_118"/></StgValue>
</operation>

<operation id="7332" st_id="598" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6608" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.9.4_ifconv:14  %icmp_ln571_118 = icmp eq i63 %trunc_ln557_118, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_118"/></StgValue>
</operation>

<operation id="7333" st_id="598" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6609" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:15  %sub_ln575_118 = sub i12 1075, %zext_ln461_118

]]></Node>
<StgValue><ssdm name="sub_ln575_118"/></StgValue>
</operation>

<operation id="7334" st_id="598" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6610" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:16  %icmp_ln581_118 = icmp sgt i12 %sub_ln575_118, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_118"/></StgValue>
</operation>

<operation id="7335" st_id="598" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6611" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:17  %add_ln581_118 = add i12 -4, %sub_ln575_118

]]></Node>
<StgValue><ssdm name="add_ln581_118"/></StgValue>
</operation>

<operation id="7336" st_id="598" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6612" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:18  %sub_ln581_118 = sub i12 4, %sub_ln575_118

]]></Node>
<StgValue><ssdm name="sub_ln581_118"/></StgValue>
</operation>

<operation id="7337" st_id="598" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6613" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:19  %select_ln581_118 = select i1 %icmp_ln581_118, i12 %add_ln581_118, i12 %sub_ln581_118

]]></Node>
<StgValue><ssdm name="select_ln581_118"/></StgValue>
</operation>

<operation id="7338" st_id="598" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6615" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:21  %icmp_ln582_118 = icmp eq i12 %sub_ln575_118, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_118"/></StgValue>
</operation>

<operation id="7339" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6616" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.4_ifconv:22  %trunc_ln583_118 = trunc i54 %select_ln570_118 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_118"/></StgValue>
</operation>

<operation id="7340" st_id="598" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6617" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:23  %icmp_ln585_118 = icmp ult i12 %select_ln581_118, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_118"/></StgValue>
</operation>

<operation id="7341" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6622" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.4_ifconv:28  %bitcast_ln696_237 = bitcast float %v_assign_1_9_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_237"/></StgValue>
</operation>

<operation id="7342" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.4_ifconv:29  %tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_237, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="7343" st_id="598" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6624" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:30  %select_ln588_118 = select i1 %tmp_535, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_118"/></StgValue>
</operation>

<operation id="7344" st_id="598" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:32  %xor_ln571_118 = xor i1 %icmp_ln571_118, true

]]></Node>
<StgValue><ssdm name="xor_ln571_118"/></StgValue>
</operation>

<operation id="7345" st_id="598" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:33  %and_ln582_118 = and i1 %icmp_ln582_118, %xor_ln571_118

]]></Node>
<StgValue><ssdm name="and_ln582_118"/></StgValue>
</operation>

<operation id="7346" st_id="598" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6628" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:34  %select_ln582_118 = select i1 %and_ln582_118, i12 %trunc_ln583_118, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_118"/></StgValue>
</operation>

<operation id="7347" st_id="598" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:35  %or_ln582_118 = or i1 %icmp_ln571_118, %icmp_ln582_118

]]></Node>
<StgValue><ssdm name="or_ln582_118"/></StgValue>
</operation>

<operation id="7348" st_id="598" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:36  %xor_ln582_118 = xor i1 %or_ln582_118, true

]]></Node>
<StgValue><ssdm name="xor_ln582_118"/></StgValue>
</operation>

<operation id="7349" st_id="598" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:37  %and_ln581_118 = and i1 %icmp_ln581_118, %xor_ln582_118

]]></Node>
<StgValue><ssdm name="and_ln581_118"/></StgValue>
</operation>

<operation id="7350" st_id="598" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:38  %xor_ln585_118 = xor i1 %icmp_ln585_118, true

]]></Node>
<StgValue><ssdm name="xor_ln585_118"/></StgValue>
</operation>

<operation id="7351" st_id="598" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:39  %and_ln585_236 = and i1 %and_ln581_118, %xor_ln585_118

]]></Node>
<StgValue><ssdm name="and_ln585_236"/></StgValue>
</operation>

<operation id="7352" st_id="598" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6634" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:40  %select_ln585_236 = select i1 %and_ln585_236, i12 %select_ln588_118, i12 %select_ln582_118

]]></Node>
<StgValue><ssdm name="select_ln585_236"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="7353" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6614" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:20  %sext_ln581_118 = sext i12 %select_ln581_118 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_118"/></StgValue>
</operation>

<operation id="7354" st_id="599" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6618" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:24  %icmp_ln603_118 = icmp ult i12 %select_ln581_118, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_118"/></StgValue>
</operation>

<operation id="7355" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6619" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.4_ifconv:25  %zext_ln586_118 = zext i32 %sext_ln581_118 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_118"/></StgValue>
</operation>

<operation id="7356" st_id="599" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6620" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.4_ifconv:26  %ashr_ln586_118 = ashr i54 %select_ln570_118, %zext_ln586_118

]]></Node>
<StgValue><ssdm name="ashr_ln586_118"/></StgValue>
</operation>

<operation id="7357" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6621" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.4_ifconv:27  %trunc_ln586_118 = trunc i54 %ashr_ln586_118 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_118"/></StgValue>
</operation>

<operation id="7358" st_id="599" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6625" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:31  %shl_ln604_118 = shl i12 %trunc_ln583_118, %select_ln581_118

]]></Node>
<StgValue><ssdm name="shl_ln604_118"/></StgValue>
</operation>

<operation id="7359" st_id="599" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:41  %and_ln585_237 = and i1 %and_ln581_118, %icmp_ln585_118

]]></Node>
<StgValue><ssdm name="and_ln585_237"/></StgValue>
</operation>

<operation id="7360" st_id="599" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6636" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:42  %select_ln585_237 = select i1 %and_ln585_237, i12 %trunc_ln586_118, i12 %select_ln585_236

]]></Node>
<StgValue><ssdm name="select_ln585_237"/></StgValue>
</operation>

<operation id="7361" st_id="599" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:43  %or_ln581_118 = or i1 %or_ln582_118, %icmp_ln581_118

]]></Node>
<StgValue><ssdm name="or_ln581_118"/></StgValue>
</operation>

<operation id="7362" st_id="599" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:44  %xor_ln581_118 = xor i1 %or_ln581_118, true

]]></Node>
<StgValue><ssdm name="xor_ln581_118"/></StgValue>
</operation>

<operation id="7363" st_id="599" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.4_ifconv:45  %and_ln603_118 = and i1 %icmp_ln603_118, %xor_ln581_118

]]></Node>
<StgValue><ssdm name="and_ln603_118"/></StgValue>
</operation>

<operation id="7364" st_id="599" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6640" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.4_ifconv:46  %select_ln603_118 = select i1 %and_ln603_118, i12 %shl_ln604_118, i12 %select_ln585_237

]]></Node>
<StgValue><ssdm name="select_ln603_118"/></StgValue>
</operation>

<operation id="7365" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6641" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.9.4_ifconv:47  br i1 %and_ln71_31, label %119, label %._crit_edge.1.9.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7366" st_id="599" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6643" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_1_9_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_1_9_5"/></StgValue>
</operation>

<operation id="7367" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6644" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_1_9_5)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="7368" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6645" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1.9.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="7369" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6647" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1.9.5_ifconv:0  %has_hit_0_1_9_5 = phi i1 [ %tmp_536, %119 ], [ false, %._crit_edge.1.9.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_1_9_5"/></StgValue>
</operation>

<operation id="7370" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6648" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:1  %zext_ln76_119 = zext i1 %has_hit_0_1_9_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_119"/></StgValue>
</operation>

<operation id="7371" st_id="600" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6649" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.5_ifconv:2  %v_assign_1_9_5 = uitofp i32 %zext_ln76_119 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9_5"/></StgValue>
</operation>

<operation id="7372" st_id="600" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6694" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.1.9.5_ifconv:47  %add_ln67_1 = add i11 2, %extLd33122_cast

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="7373" st_id="600" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6695" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.1.9.5_ifconv:48  %icmp_ln71_24 = icmp sgt i11 %add_ln67_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_24"/></StgValue>
</operation>

<operation id="7374" st_id="600" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6696" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.1.9.5_ifconv:49  %icmp_ln71_25 = icmp slt i11 %add_ln67_1, 9

]]></Node>
<StgValue><ssdm name="icmp_ln71_25"/></StgValue>
</operation>

<operation id="7375" st_id="600" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:50  %and_ln71_32 = and i1 %icmp_ln71_24, %icmp_ln71_25

]]></Node>
<StgValue><ssdm name="and_ln71_32"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="7376" st_id="601" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6649" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.5_ifconv:2  %v_assign_1_9_5 = uitofp i32 %zext_ln76_119 to float

]]></Node>
<StgValue><ssdm name="v_assign_1_9_5"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="7377" st_id="602" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6650" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.5_ifconv:3  %d_assign_1_9_5 = fpext float %v_assign_1_9_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9_5"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="7378" st_id="603" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6650" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.5_ifconv:3  %d_assign_1_9_5 = fpext float %v_assign_1_9_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_1_9_5"/></StgValue>
</operation>

<operation id="7379" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6651" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.5_ifconv:4  %bitcast_ln696_238 = bitcast double %d_assign_1_9_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_238"/></StgValue>
</operation>

<operation id="7380" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6652" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.5_ifconv:5  %trunc_ln557_119 = trunc i64 %bitcast_ln696_238 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_119"/></StgValue>
</operation>

<operation id="7381" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6653" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.5_ifconv:6  %tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_238, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="7382" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6654" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.9.5_ifconv:7  %p_Result_112_9_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_238, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_112_9_5"/></StgValue>
</operation>

<operation id="7383" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6655" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.1.9.5_ifconv:8  %zext_ln461_119 = zext i11 %p_Result_112_9_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_119"/></StgValue>
</operation>

<operation id="7384" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6656" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.1.9.5_ifconv:9  %trunc_ln565_119 = trunc i64 %bitcast_ln696_238 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_119"/></StgValue>
</operation>

<operation id="7385" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6657" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.1.9.5_ifconv:10  %tmp_238 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_119)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="7386" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6658" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.1.9.5_ifconv:11  %zext_ln569_119 = zext i53 %tmp_238 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_119"/></StgValue>
</operation>

<operation id="7387" st_id="603" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6659" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.5_ifconv:12  %sub_ln461_119 = sub i54 0, %zext_ln569_119

]]></Node>
<StgValue><ssdm name="sub_ln461_119"/></StgValue>
</operation>

<operation id="7388" st_id="603" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6660" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.1.9.5_ifconv:13  %select_ln570_119 = select i1 %tmp_537, i54 %sub_ln461_119, i54 %zext_ln569_119

]]></Node>
<StgValue><ssdm name="select_ln570_119"/></StgValue>
</operation>

<operation id="7389" st_id="603" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6661" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.1.9.5_ifconv:14  %icmp_ln571_119 = icmp eq i63 %trunc_ln557_119, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_119"/></StgValue>
</operation>

<operation id="7390" st_id="603" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6662" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:15  %sub_ln575_119 = sub i12 1075, %zext_ln461_119

]]></Node>
<StgValue><ssdm name="sub_ln575_119"/></StgValue>
</operation>

<operation id="7391" st_id="603" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6663" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:16  %icmp_ln581_119 = icmp sgt i12 %sub_ln575_119, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_119"/></StgValue>
</operation>

<operation id="7392" st_id="603" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6664" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:17  %add_ln581_119 = add i12 -4, %sub_ln575_119

]]></Node>
<StgValue><ssdm name="add_ln581_119"/></StgValue>
</operation>

<operation id="7393" st_id="603" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:18  %sub_ln581_119 = sub i12 4, %sub_ln575_119

]]></Node>
<StgValue><ssdm name="sub_ln581_119"/></StgValue>
</operation>

<operation id="7394" st_id="603" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6666" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:19  %select_ln581_119 = select i1 %icmp_ln581_119, i12 %add_ln581_119, i12 %sub_ln581_119

]]></Node>
<StgValue><ssdm name="select_ln581_119"/></StgValue>
</operation>

<operation id="7395" st_id="603" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6668" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:21  %icmp_ln582_119 = icmp eq i12 %sub_ln575_119, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_119"/></StgValue>
</operation>

<operation id="7396" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6669" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.5_ifconv:22  %trunc_ln583_119 = trunc i54 %select_ln570_119 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_119"/></StgValue>
</operation>

<operation id="7397" st_id="603" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6670" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:23  %icmp_ln585_119 = icmp ult i12 %select_ln581_119, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_119"/></StgValue>
</operation>

<operation id="7398" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6675" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.5_ifconv:28  %bitcast_ln696_239 = bitcast float %v_assign_1_9_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_239"/></StgValue>
</operation>

<operation id="7399" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.9.5_ifconv:29  %tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_239, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="7400" st_id="603" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6677" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:30  %select_ln588_119 = select i1 %tmp_538, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_119"/></StgValue>
</operation>

<operation id="7401" st_id="603" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:32  %xor_ln571_119 = xor i1 %icmp_ln571_119, true

]]></Node>
<StgValue><ssdm name="xor_ln571_119"/></StgValue>
</operation>

<operation id="7402" st_id="603" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:33  %and_ln582_119 = and i1 %icmp_ln582_119, %xor_ln571_119

]]></Node>
<StgValue><ssdm name="and_ln582_119"/></StgValue>
</operation>

<operation id="7403" st_id="603" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6681" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:34  %select_ln582_119 = select i1 %and_ln582_119, i12 %trunc_ln583_119, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_119"/></StgValue>
</operation>

<operation id="7404" st_id="603" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:35  %or_ln582_119 = or i1 %icmp_ln571_119, %icmp_ln582_119

]]></Node>
<StgValue><ssdm name="or_ln582_119"/></StgValue>
</operation>

<operation id="7405" st_id="603" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:36  %xor_ln582_119 = xor i1 %or_ln582_119, true

]]></Node>
<StgValue><ssdm name="xor_ln582_119"/></StgValue>
</operation>

<operation id="7406" st_id="603" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:37  %and_ln581_119 = and i1 %icmp_ln581_119, %xor_ln582_119

]]></Node>
<StgValue><ssdm name="and_ln581_119"/></StgValue>
</operation>

<operation id="7407" st_id="603" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:38  %xor_ln585_119 = xor i1 %icmp_ln585_119, true

]]></Node>
<StgValue><ssdm name="xor_ln585_119"/></StgValue>
</operation>

<operation id="7408" st_id="603" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:39  %and_ln585_238 = and i1 %and_ln581_119, %xor_ln585_119

]]></Node>
<StgValue><ssdm name="and_ln585_238"/></StgValue>
</operation>

<operation id="7409" st_id="603" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6687" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:40  %select_ln585_238 = select i1 %and_ln585_238, i12 %select_ln588_119, i12 %select_ln582_119

]]></Node>
<StgValue><ssdm name="select_ln585_238"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="7410" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6667" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:20  %sext_ln581_119 = sext i12 %select_ln581_119 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_119"/></StgValue>
</operation>

<operation id="7411" st_id="604" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6671" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:24  %icmp_ln603_119 = icmp ult i12 %select_ln581_119, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_119"/></StgValue>
</operation>

<operation id="7412" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6672" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.1.9.5_ifconv:25  %zext_ln586_119 = zext i32 %sext_ln581_119 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_119"/></StgValue>
</operation>

<operation id="7413" st_id="604" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6673" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.1.9.5_ifconv:26  %ashr_ln586_119 = ashr i54 %select_ln570_119, %zext_ln586_119

]]></Node>
<StgValue><ssdm name="ashr_ln586_119"/></StgValue>
</operation>

<operation id="7414" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6674" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.1.9.5_ifconv:27  %trunc_ln586_119 = trunc i54 %ashr_ln586_119 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_119"/></StgValue>
</operation>

<operation id="7415" st_id="604" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6678" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:31  %shl_ln604_119 = shl i12 %trunc_ln583_119, %select_ln581_119

]]></Node>
<StgValue><ssdm name="shl_ln604_119"/></StgValue>
</operation>

<operation id="7416" st_id="604" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:41  %and_ln585_239 = and i1 %and_ln581_119, %icmp_ln585_119

]]></Node>
<StgValue><ssdm name="and_ln585_239"/></StgValue>
</operation>

<operation id="7417" st_id="604" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6689" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:42  %select_ln585_239 = select i1 %and_ln585_239, i12 %trunc_ln586_119, i12 %select_ln585_238

]]></Node>
<StgValue><ssdm name="select_ln585_239"/></StgValue>
</operation>

<operation id="7418" st_id="604" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:43  %or_ln581_119 = or i1 %or_ln582_119, %icmp_ln581_119

]]></Node>
<StgValue><ssdm name="or_ln581_119"/></StgValue>
</operation>

<operation id="7419" st_id="604" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:44  %xor_ln581_119 = xor i1 %or_ln581_119, true

]]></Node>
<StgValue><ssdm name="xor_ln581_119"/></StgValue>
</operation>

<operation id="7420" st_id="604" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:45  %and_ln603_119 = and i1 %icmp_ln603_119, %xor_ln581_119

]]></Node>
<StgValue><ssdm name="and_ln603_119"/></StgValue>
</operation>

<operation id="7421" st_id="604" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6693" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.1.9.5_ifconv:46  %select_ln603_119 = select i1 %and_ln603_119, i12 %shl_ln604_119, i12 %select_ln585_239

]]></Node>
<StgValue><ssdm name="select_ln603_119"/></StgValue>
</operation>

<operation id="7422" st_id="604" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9.5_ifconv:51  %and_ln71_33 = and i1 %and_ln71_1, %and_ln71_32

]]></Node>
<StgValue><ssdm name="and_ln71_33"/></StgValue>
</operation>

<operation id="7423" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.9.5_ifconv:52  br i1 %and_ln71_33, label %120, label %._crit_edge.2.0.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7424" st_id="604" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6701" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67_1, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="7425" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6702" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="7426" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6703" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.0.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="7427" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6705" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.0.0_ifconv:0  %has_hit_0_2_0_0 = phi i1 [ %tmp_539, %120 ], [ false, %._crit_edge.1.9.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_0_0"/></StgValue>
</operation>

<operation id="7428" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6706" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:1  %zext_ln76_120 = zext i1 %has_hit_0_2_0_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_120"/></StgValue>
</operation>

<operation id="7429" st_id="605" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6707" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.0_ifconv:2  %v_assign_2 = uitofp i32 %zext_ln76_120 to float

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="7430" st_id="606" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6707" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.0_ifconv:2  %v_assign_2 = uitofp i32 %zext_ln76_120 to float

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="7431" st_id="607" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6708" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.0_ifconv:3  %d_assign_2 = fpext float %v_assign_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="7432" st_id="608" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6708" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.0_ifconv:3  %d_assign_2 = fpext float %v_assign_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>

<operation id="7433" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6709" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.0_ifconv:4  %bitcast_ln696_240 = bitcast double %d_assign_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_240"/></StgValue>
</operation>

<operation id="7434" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6710" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.0_ifconv:5  %trunc_ln557_120 = trunc i64 %bitcast_ln696_240 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_120"/></StgValue>
</operation>

<operation id="7435" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6711" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.0_ifconv:6  %tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_240, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="7436" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6712" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.0_ifconv:7  %p_Result_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_240, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="7437" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6713" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.0.0_ifconv:8  %zext_ln461_120 = zext i11 %p_Result_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_120"/></StgValue>
</operation>

<operation id="7438" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6714" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.0_ifconv:9  %trunc_ln565_120 = trunc i64 %bitcast_ln696_240 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_120"/></StgValue>
</operation>

<operation id="7439" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6715" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.0.0_ifconv:10  %tmp_240 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_120)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="7440" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6716" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.0.0_ifconv:11  %zext_ln569_120 = zext i53 %tmp_240 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_120"/></StgValue>
</operation>

<operation id="7441" st_id="608" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6717" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.0_ifconv:12  %sub_ln461_120 = sub i54 0, %zext_ln569_120

]]></Node>
<StgValue><ssdm name="sub_ln461_120"/></StgValue>
</operation>

<operation id="7442" st_id="608" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6718" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.0.0_ifconv:13  %select_ln570_120 = select i1 %tmp_540, i54 %sub_ln461_120, i54 %zext_ln569_120

]]></Node>
<StgValue><ssdm name="select_ln570_120"/></StgValue>
</operation>

<operation id="7443" st_id="608" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6719" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.0.0_ifconv:14  %icmp_ln571_120 = icmp eq i63 %trunc_ln557_120, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_120"/></StgValue>
</operation>

<operation id="7444" st_id="608" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6720" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:15  %sub_ln575_120 = sub i12 1075, %zext_ln461_120

]]></Node>
<StgValue><ssdm name="sub_ln575_120"/></StgValue>
</operation>

<operation id="7445" st_id="608" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6721" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:16  %icmp_ln581_120 = icmp sgt i12 %sub_ln575_120, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_120"/></StgValue>
</operation>

<operation id="7446" st_id="608" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6722" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:17  %add_ln581_120 = add i12 -4, %sub_ln575_120

]]></Node>
<StgValue><ssdm name="add_ln581_120"/></StgValue>
</operation>

<operation id="7447" st_id="608" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6723" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:18  %sub_ln581_120 = sub i12 4, %sub_ln575_120

]]></Node>
<StgValue><ssdm name="sub_ln581_120"/></StgValue>
</operation>

<operation id="7448" st_id="608" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6724" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:19  %select_ln581_120 = select i1 %icmp_ln581_120, i12 %add_ln581_120, i12 %sub_ln581_120

]]></Node>
<StgValue><ssdm name="select_ln581_120"/></StgValue>
</operation>

<operation id="7449" st_id="608" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6726" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:21  %icmp_ln582_120 = icmp eq i12 %sub_ln575_120, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_120"/></StgValue>
</operation>

<operation id="7450" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6727" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.0_ifconv:22  %trunc_ln583_120 = trunc i54 %select_ln570_120 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_120"/></StgValue>
</operation>

<operation id="7451" st_id="608" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6728" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:23  %icmp_ln585_120 = icmp ult i12 %select_ln581_120, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_120"/></StgValue>
</operation>

<operation id="7452" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6733" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.0_ifconv:28  %bitcast_ln696_241 = bitcast float %v_assign_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_241"/></StgValue>
</operation>

<operation id="7453" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.0_ifconv:29  %tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_241, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="7454" st_id="608" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6735" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:30  %select_ln588_120 = select i1 %tmp_541, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_120"/></StgValue>
</operation>

<operation id="7455" st_id="608" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:32  %xor_ln571_120 = xor i1 %icmp_ln571_120, true

]]></Node>
<StgValue><ssdm name="xor_ln571_120"/></StgValue>
</operation>

<operation id="7456" st_id="608" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:33  %and_ln582_120 = and i1 %icmp_ln582_120, %xor_ln571_120

]]></Node>
<StgValue><ssdm name="and_ln582_120"/></StgValue>
</operation>

<operation id="7457" st_id="608" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6739" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:34  %select_ln582_120 = select i1 %and_ln582_120, i12 %trunc_ln583_120, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_120"/></StgValue>
</operation>

<operation id="7458" st_id="608" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:35  %or_ln582_120 = or i1 %icmp_ln571_120, %icmp_ln582_120

]]></Node>
<StgValue><ssdm name="or_ln582_120"/></StgValue>
</operation>

<operation id="7459" st_id="608" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:36  %xor_ln582_120 = xor i1 %or_ln582_120, true

]]></Node>
<StgValue><ssdm name="xor_ln582_120"/></StgValue>
</operation>

<operation id="7460" st_id="608" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:37  %and_ln581_120 = and i1 %icmp_ln581_120, %xor_ln582_120

]]></Node>
<StgValue><ssdm name="and_ln581_120"/></StgValue>
</operation>

<operation id="7461" st_id="608" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:38  %xor_ln585_120 = xor i1 %icmp_ln585_120, true

]]></Node>
<StgValue><ssdm name="xor_ln585_120"/></StgValue>
</operation>

<operation id="7462" st_id="608" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:39  %and_ln585_240 = and i1 %and_ln581_120, %xor_ln585_120

]]></Node>
<StgValue><ssdm name="and_ln585_240"/></StgValue>
</operation>

<operation id="7463" st_id="608" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6745" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:40  %select_ln585_240 = select i1 %and_ln585_240, i12 %select_ln588_120, i12 %select_ln582_120

]]></Node>
<StgValue><ssdm name="select_ln585_240"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="7464" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6725" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:20  %sext_ln581_120 = sext i12 %select_ln581_120 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_120"/></StgValue>
</operation>

<operation id="7465" st_id="609" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6729" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:24  %icmp_ln603_120 = icmp ult i12 %select_ln581_120, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_120"/></StgValue>
</operation>

<operation id="7466" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6730" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.0_ifconv:25  %zext_ln586_120 = zext i32 %sext_ln581_120 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_120"/></StgValue>
</operation>

<operation id="7467" st_id="609" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6731" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.0_ifconv:26  %ashr_ln586_120 = ashr i54 %select_ln570_120, %zext_ln586_120

]]></Node>
<StgValue><ssdm name="ashr_ln586_120"/></StgValue>
</operation>

<operation id="7468" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6732" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.0_ifconv:27  %trunc_ln586_120 = trunc i54 %ashr_ln586_120 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_120"/></StgValue>
</operation>

<operation id="7469" st_id="609" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6736" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:31  %shl_ln604_120 = shl i12 %trunc_ln583_120, %select_ln581_120

]]></Node>
<StgValue><ssdm name="shl_ln604_120"/></StgValue>
</operation>

<operation id="7470" st_id="609" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:41  %and_ln585_241 = and i1 %and_ln581_120, %icmp_ln585_120

]]></Node>
<StgValue><ssdm name="and_ln585_241"/></StgValue>
</operation>

<operation id="7471" st_id="609" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6747" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:42  %select_ln585_241 = select i1 %and_ln585_241, i12 %trunc_ln586_120, i12 %select_ln585_240

]]></Node>
<StgValue><ssdm name="select_ln585_241"/></StgValue>
</operation>

<operation id="7472" st_id="609" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:43  %or_ln581_120 = or i1 %or_ln582_120, %icmp_ln581_120

]]></Node>
<StgValue><ssdm name="or_ln581_120"/></StgValue>
</operation>

<operation id="7473" st_id="609" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:44  %xor_ln581_120 = xor i1 %or_ln581_120, true

]]></Node>
<StgValue><ssdm name="xor_ln581_120"/></StgValue>
</operation>

<operation id="7474" st_id="609" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0_ifconv:45  %and_ln603_120 = and i1 %icmp_ln603_120, %xor_ln581_120

]]></Node>
<StgValue><ssdm name="and_ln603_120"/></StgValue>
</operation>

<operation id="7475" st_id="609" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6751" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.0_ifconv:46  %select_ln603_120 = select i1 %and_ln603_120, i12 %shl_ln604_120, i12 %select_ln585_241

]]></Node>
<StgValue><ssdm name="select_ln603_120"/></StgValue>
</operation>

<operation id="7476" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6752" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0.0_ifconv:47  br i1 %and_ln71_33, label %121, label %._crit_edge.2.0.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7477" st_id="609" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6754" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_0_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67_1, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_2_0_1"/></StgValue>
</operation>

<operation id="7478" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6755" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_0_1)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="7479" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6756" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.0.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="7480" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6758" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.0.1_ifconv:0  %has_hit_0_2_0_1 = phi i1 [ %tmp_542, %121 ], [ false, %._crit_edge.2.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_0_1"/></StgValue>
</operation>

<operation id="7481" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6759" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:1  %zext_ln76_121 = zext i1 %has_hit_0_2_0_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_121"/></StgValue>
</operation>

<operation id="7482" st_id="610" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6760" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.1_ifconv:2  %v_assign_2_0_1 = uitofp i32 %zext_ln76_121 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_0_1"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="7483" st_id="611" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6760" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.1_ifconv:2  %v_assign_2_0_1 = uitofp i32 %zext_ln76_121 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_0_1"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="7484" st_id="612" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6761" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.1_ifconv:3  %d_assign_2_0_1 = fpext float %v_assign_2_0_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_0_1"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="7485" st_id="613" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6761" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.1_ifconv:3  %d_assign_2_0_1 = fpext float %v_assign_2_0_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_0_1"/></StgValue>
</operation>

<operation id="7486" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6762" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.1_ifconv:4  %bitcast_ln696_242 = bitcast double %d_assign_2_0_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_242"/></StgValue>
</operation>

<operation id="7487" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6763" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.1_ifconv:5  %trunc_ln557_121 = trunc i64 %bitcast_ln696_242 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_121"/></StgValue>
</operation>

<operation id="7488" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6764" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.1_ifconv:6  %tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_242, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="7489" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6765" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.1_ifconv:7  %p_Result_2_0_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_242, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_1"/></StgValue>
</operation>

<operation id="7490" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6766" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.0.1_ifconv:8  %zext_ln461_121 = zext i11 %p_Result_2_0_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_121"/></StgValue>
</operation>

<operation id="7491" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6767" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.1_ifconv:9  %trunc_ln565_121 = trunc i64 %bitcast_ln696_242 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_121"/></StgValue>
</operation>

<operation id="7492" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6768" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.0.1_ifconv:10  %tmp_242 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_121)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="7493" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6769" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.0.1_ifconv:11  %zext_ln569_121 = zext i53 %tmp_242 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_121"/></StgValue>
</operation>

<operation id="7494" st_id="613" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6770" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.1_ifconv:12  %sub_ln461_121 = sub i54 0, %zext_ln569_121

]]></Node>
<StgValue><ssdm name="sub_ln461_121"/></StgValue>
</operation>

<operation id="7495" st_id="613" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6771" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.0.1_ifconv:13  %select_ln570_121 = select i1 %tmp_543, i54 %sub_ln461_121, i54 %zext_ln569_121

]]></Node>
<StgValue><ssdm name="select_ln570_121"/></StgValue>
</operation>

<operation id="7496" st_id="613" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6772" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.0.1_ifconv:14  %icmp_ln571_121 = icmp eq i63 %trunc_ln557_121, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_121"/></StgValue>
</operation>

<operation id="7497" st_id="613" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6773" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:15  %sub_ln575_121 = sub i12 1075, %zext_ln461_121

]]></Node>
<StgValue><ssdm name="sub_ln575_121"/></StgValue>
</operation>

<operation id="7498" st_id="613" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6774" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:16  %icmp_ln581_121 = icmp sgt i12 %sub_ln575_121, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_121"/></StgValue>
</operation>

<operation id="7499" st_id="613" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6775" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:17  %add_ln581_121 = add i12 -4, %sub_ln575_121

]]></Node>
<StgValue><ssdm name="add_ln581_121"/></StgValue>
</operation>

<operation id="7500" st_id="613" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6776" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:18  %sub_ln581_121 = sub i12 4, %sub_ln575_121

]]></Node>
<StgValue><ssdm name="sub_ln581_121"/></StgValue>
</operation>

<operation id="7501" st_id="613" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6777" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:19  %select_ln581_121 = select i1 %icmp_ln581_121, i12 %add_ln581_121, i12 %sub_ln581_121

]]></Node>
<StgValue><ssdm name="select_ln581_121"/></StgValue>
</operation>

<operation id="7502" st_id="613" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6779" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:21  %icmp_ln582_121 = icmp eq i12 %sub_ln575_121, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_121"/></StgValue>
</operation>

<operation id="7503" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6780" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.1_ifconv:22  %trunc_ln583_121 = trunc i54 %select_ln570_121 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_121"/></StgValue>
</operation>

<operation id="7504" st_id="613" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6781" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:23  %icmp_ln585_121 = icmp ult i12 %select_ln581_121, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_121"/></StgValue>
</operation>

<operation id="7505" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6786" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.1_ifconv:28  %bitcast_ln696_243 = bitcast float %v_assign_2_0_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_243"/></StgValue>
</operation>

<operation id="7506" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.1_ifconv:29  %tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_243, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="7507" st_id="613" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6788" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:30  %select_ln588_121 = select i1 %tmp_544, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_121"/></StgValue>
</operation>

<operation id="7508" st_id="613" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:32  %xor_ln571_121 = xor i1 %icmp_ln571_121, true

]]></Node>
<StgValue><ssdm name="xor_ln571_121"/></StgValue>
</operation>

<operation id="7509" st_id="613" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:33  %and_ln582_121 = and i1 %icmp_ln582_121, %xor_ln571_121

]]></Node>
<StgValue><ssdm name="and_ln582_121"/></StgValue>
</operation>

<operation id="7510" st_id="613" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6792" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:34  %select_ln582_121 = select i1 %and_ln582_121, i12 %trunc_ln583_121, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_121"/></StgValue>
</operation>

<operation id="7511" st_id="613" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:35  %or_ln582_121 = or i1 %icmp_ln571_121, %icmp_ln582_121

]]></Node>
<StgValue><ssdm name="or_ln582_121"/></StgValue>
</operation>

<operation id="7512" st_id="613" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:36  %xor_ln582_121 = xor i1 %or_ln582_121, true

]]></Node>
<StgValue><ssdm name="xor_ln582_121"/></StgValue>
</operation>

<operation id="7513" st_id="613" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:37  %and_ln581_121 = and i1 %icmp_ln581_121, %xor_ln582_121

]]></Node>
<StgValue><ssdm name="and_ln581_121"/></StgValue>
</operation>

<operation id="7514" st_id="613" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:38  %xor_ln585_121 = xor i1 %icmp_ln585_121, true

]]></Node>
<StgValue><ssdm name="xor_ln585_121"/></StgValue>
</operation>

<operation id="7515" st_id="613" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:39  %and_ln585_242 = and i1 %and_ln581_121, %xor_ln585_121

]]></Node>
<StgValue><ssdm name="and_ln585_242"/></StgValue>
</operation>

<operation id="7516" st_id="613" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6798" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:40  %select_ln585_242 = select i1 %and_ln585_242, i12 %select_ln588_121, i12 %select_ln582_121

]]></Node>
<StgValue><ssdm name="select_ln585_242"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="7517" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6778" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:20  %sext_ln581_121 = sext i12 %select_ln581_121 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_121"/></StgValue>
</operation>

<operation id="7518" st_id="614" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6782" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:24  %icmp_ln603_121 = icmp ult i12 %select_ln581_121, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_121"/></StgValue>
</operation>

<operation id="7519" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6783" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.1_ifconv:25  %zext_ln586_121 = zext i32 %sext_ln581_121 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_121"/></StgValue>
</operation>

<operation id="7520" st_id="614" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6784" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.1_ifconv:26  %ashr_ln586_121 = ashr i54 %select_ln570_121, %zext_ln586_121

]]></Node>
<StgValue><ssdm name="ashr_ln586_121"/></StgValue>
</operation>

<operation id="7521" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6785" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.1_ifconv:27  %trunc_ln586_121 = trunc i54 %ashr_ln586_121 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_121"/></StgValue>
</operation>

<operation id="7522" st_id="614" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6789" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:31  %shl_ln604_121 = shl i12 %trunc_ln583_121, %select_ln581_121

]]></Node>
<StgValue><ssdm name="shl_ln604_121"/></StgValue>
</operation>

<operation id="7523" st_id="614" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:41  %and_ln585_243 = and i1 %and_ln581_121, %icmp_ln585_121

]]></Node>
<StgValue><ssdm name="and_ln585_243"/></StgValue>
</operation>

<operation id="7524" st_id="614" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6800" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:42  %select_ln585_243 = select i1 %and_ln585_243, i12 %trunc_ln586_121, i12 %select_ln585_242

]]></Node>
<StgValue><ssdm name="select_ln585_243"/></StgValue>
</operation>

<operation id="7525" st_id="614" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:43  %or_ln581_121 = or i1 %or_ln582_121, %icmp_ln581_121

]]></Node>
<StgValue><ssdm name="or_ln581_121"/></StgValue>
</operation>

<operation id="7526" st_id="614" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:44  %xor_ln581_121 = xor i1 %or_ln581_121, true

]]></Node>
<StgValue><ssdm name="xor_ln581_121"/></StgValue>
</operation>

<operation id="7527" st_id="614" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1_ifconv:45  %and_ln603_121 = and i1 %icmp_ln603_121, %xor_ln581_121

]]></Node>
<StgValue><ssdm name="and_ln603_121"/></StgValue>
</operation>

<operation id="7528" st_id="614" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6804" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.1_ifconv:46  %select_ln603_121 = select i1 %and_ln603_121, i12 %shl_ln604_121, i12 %select_ln585_243

]]></Node>
<StgValue><ssdm name="select_ln603_121"/></StgValue>
</operation>

<operation id="7529" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6805" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0.1_ifconv:47  br i1 %and_ln71_33, label %122, label %._crit_edge.2.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7530" st_id="614" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6807" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_0_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67_1, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_2_0_2"/></StgValue>
</operation>

<operation id="7531" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6808" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_0_2)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="7532" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6809" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="7533" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6811" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.0.2_ifconv:0  %has_hit_0_2_0_2 = phi i1 [ %tmp_545, %122 ], [ false, %._crit_edge.2.0.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_0_2"/></StgValue>
</operation>

<operation id="7534" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6812" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:1  %zext_ln76_122 = zext i1 %has_hit_0_2_0_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_122"/></StgValue>
</operation>

<operation id="7535" st_id="615" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6813" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.2_ifconv:2  %v_assign_2_0_2 = uitofp i32 %zext_ln76_122 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_0_2"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="7536" st_id="616" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6813" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.2_ifconv:2  %v_assign_2_0_2 = uitofp i32 %zext_ln76_122 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_0_2"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="7537" st_id="617" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6814" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.2_ifconv:3  %d_assign_2_0_2 = fpext float %v_assign_2_0_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_0_2"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="7538" st_id="618" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6814" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.2_ifconv:3  %d_assign_2_0_2 = fpext float %v_assign_2_0_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_0_2"/></StgValue>
</operation>

<operation id="7539" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6815" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.2_ifconv:4  %bitcast_ln696_244 = bitcast double %d_assign_2_0_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_244"/></StgValue>
</operation>

<operation id="7540" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6816" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.2_ifconv:5  %trunc_ln557_122 = trunc i64 %bitcast_ln696_244 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_122"/></StgValue>
</operation>

<operation id="7541" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6817" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.2_ifconv:6  %tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_244, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="7542" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6818" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.2_ifconv:7  %p_Result_2_0_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_244, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_2"/></StgValue>
</operation>

<operation id="7543" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6819" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.0.2_ifconv:8  %zext_ln461_122 = zext i11 %p_Result_2_0_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_122"/></StgValue>
</operation>

<operation id="7544" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6820" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.2_ifconv:9  %trunc_ln565_122 = trunc i64 %bitcast_ln696_244 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_122"/></StgValue>
</operation>

<operation id="7545" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6821" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.0.2_ifconv:10  %tmp_244 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_122)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="7546" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6822" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.0.2_ifconv:11  %zext_ln569_122 = zext i53 %tmp_244 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_122"/></StgValue>
</operation>

<operation id="7547" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6823" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.2_ifconv:12  %sub_ln461_122 = sub i54 0, %zext_ln569_122

]]></Node>
<StgValue><ssdm name="sub_ln461_122"/></StgValue>
</operation>

<operation id="7548" st_id="618" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6824" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.0.2_ifconv:13  %select_ln570_122 = select i1 %tmp_546, i54 %sub_ln461_122, i54 %zext_ln569_122

]]></Node>
<StgValue><ssdm name="select_ln570_122"/></StgValue>
</operation>

<operation id="7549" st_id="618" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6825" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.0.2_ifconv:14  %icmp_ln571_122 = icmp eq i63 %trunc_ln557_122, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_122"/></StgValue>
</operation>

<operation id="7550" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6826" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:15  %sub_ln575_122 = sub i12 1075, %zext_ln461_122

]]></Node>
<StgValue><ssdm name="sub_ln575_122"/></StgValue>
</operation>

<operation id="7551" st_id="618" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6827" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:16  %icmp_ln581_122 = icmp sgt i12 %sub_ln575_122, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_122"/></StgValue>
</operation>

<operation id="7552" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6828" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:17  %add_ln581_122 = add i12 -4, %sub_ln575_122

]]></Node>
<StgValue><ssdm name="add_ln581_122"/></StgValue>
</operation>

<operation id="7553" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6829" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:18  %sub_ln581_122 = sub i12 4, %sub_ln575_122

]]></Node>
<StgValue><ssdm name="sub_ln581_122"/></StgValue>
</operation>

<operation id="7554" st_id="618" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6830" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:19  %select_ln581_122 = select i1 %icmp_ln581_122, i12 %add_ln581_122, i12 %sub_ln581_122

]]></Node>
<StgValue><ssdm name="select_ln581_122"/></StgValue>
</operation>

<operation id="7555" st_id="618" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6832" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:21  %icmp_ln582_122 = icmp eq i12 %sub_ln575_122, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_122"/></StgValue>
</operation>

<operation id="7556" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6833" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.2_ifconv:22  %trunc_ln583_122 = trunc i54 %select_ln570_122 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_122"/></StgValue>
</operation>

<operation id="7557" st_id="618" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6834" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:23  %icmp_ln585_122 = icmp ult i12 %select_ln581_122, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_122"/></StgValue>
</operation>

<operation id="7558" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6839" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.2_ifconv:28  %bitcast_ln696_245 = bitcast float %v_assign_2_0_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_245"/></StgValue>
</operation>

<operation id="7559" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.2_ifconv:29  %tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_245, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="7560" st_id="618" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6841" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:30  %select_ln588_122 = select i1 %tmp_547, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_122"/></StgValue>
</operation>

<operation id="7561" st_id="618" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:32  %xor_ln571_122 = xor i1 %icmp_ln571_122, true

]]></Node>
<StgValue><ssdm name="xor_ln571_122"/></StgValue>
</operation>

<operation id="7562" st_id="618" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:33  %and_ln582_122 = and i1 %icmp_ln582_122, %xor_ln571_122

]]></Node>
<StgValue><ssdm name="and_ln582_122"/></StgValue>
</operation>

<operation id="7563" st_id="618" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6845" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:34  %select_ln582_122 = select i1 %and_ln582_122, i12 %trunc_ln583_122, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_122"/></StgValue>
</operation>

<operation id="7564" st_id="618" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:35  %or_ln582_122 = or i1 %icmp_ln571_122, %icmp_ln582_122

]]></Node>
<StgValue><ssdm name="or_ln582_122"/></StgValue>
</operation>

<operation id="7565" st_id="618" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:36  %xor_ln582_122 = xor i1 %or_ln582_122, true

]]></Node>
<StgValue><ssdm name="xor_ln582_122"/></StgValue>
</operation>

<operation id="7566" st_id="618" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:37  %and_ln581_122 = and i1 %icmp_ln581_122, %xor_ln582_122

]]></Node>
<StgValue><ssdm name="and_ln581_122"/></StgValue>
</operation>

<operation id="7567" st_id="618" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:38  %xor_ln585_122 = xor i1 %icmp_ln585_122, true

]]></Node>
<StgValue><ssdm name="xor_ln585_122"/></StgValue>
</operation>

<operation id="7568" st_id="618" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:39  %and_ln585_244 = and i1 %and_ln581_122, %xor_ln585_122

]]></Node>
<StgValue><ssdm name="and_ln585_244"/></StgValue>
</operation>

<operation id="7569" st_id="618" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6851" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:40  %select_ln585_244 = select i1 %and_ln585_244, i12 %select_ln588_122, i12 %select_ln582_122

]]></Node>
<StgValue><ssdm name="select_ln585_244"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="7570" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6831" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:20  %sext_ln581_122 = sext i12 %select_ln581_122 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_122"/></StgValue>
</operation>

<operation id="7571" st_id="619" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6835" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:24  %icmp_ln603_122 = icmp ult i12 %select_ln581_122, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_122"/></StgValue>
</operation>

<operation id="7572" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6836" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.2_ifconv:25  %zext_ln586_122 = zext i32 %sext_ln581_122 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_122"/></StgValue>
</operation>

<operation id="7573" st_id="619" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6837" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.2_ifconv:26  %ashr_ln586_122 = ashr i54 %select_ln570_122, %zext_ln586_122

]]></Node>
<StgValue><ssdm name="ashr_ln586_122"/></StgValue>
</operation>

<operation id="7574" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6838" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.2_ifconv:27  %trunc_ln586_122 = trunc i54 %ashr_ln586_122 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_122"/></StgValue>
</operation>

<operation id="7575" st_id="619" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6842" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:31  %shl_ln604_122 = shl i12 %trunc_ln583_122, %select_ln581_122

]]></Node>
<StgValue><ssdm name="shl_ln604_122"/></StgValue>
</operation>

<operation id="7576" st_id="619" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:41  %and_ln585_245 = and i1 %and_ln581_122, %icmp_ln585_122

]]></Node>
<StgValue><ssdm name="and_ln585_245"/></StgValue>
</operation>

<operation id="7577" st_id="619" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6853" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:42  %select_ln585_245 = select i1 %and_ln585_245, i12 %trunc_ln586_122, i12 %select_ln585_244

]]></Node>
<StgValue><ssdm name="select_ln585_245"/></StgValue>
</operation>

<operation id="7578" st_id="619" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:43  %or_ln581_122 = or i1 %or_ln582_122, %icmp_ln581_122

]]></Node>
<StgValue><ssdm name="or_ln581_122"/></StgValue>
</operation>

<operation id="7579" st_id="619" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:44  %xor_ln581_122 = xor i1 %or_ln581_122, true

]]></Node>
<StgValue><ssdm name="xor_ln581_122"/></StgValue>
</operation>

<operation id="7580" st_id="619" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.2_ifconv:45  %and_ln603_122 = and i1 %icmp_ln603_122, %xor_ln581_122

]]></Node>
<StgValue><ssdm name="and_ln603_122"/></StgValue>
</operation>

<operation id="7581" st_id="619" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6857" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.2_ifconv:46  %select_ln603_122 = select i1 %and_ln603_122, i12 %shl_ln604_122, i12 %select_ln585_245

]]></Node>
<StgValue><ssdm name="select_ln603_122"/></StgValue>
</operation>

<operation id="7582" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6858" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0.2_ifconv:47  br i1 %and_ln71_33, label %123, label %._crit_edge.2.0.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7583" st_id="619" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6860" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_0_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67_1, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_2_0_3"/></StgValue>
</operation>

<operation id="7584" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6861" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_0_3)

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="7585" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6862" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.0.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="7586" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6864" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.0.3_ifconv:0  %has_hit_0_2_0_3 = phi i1 [ %tmp_548, %123 ], [ false, %._crit_edge.2.0.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_0_3"/></StgValue>
</operation>

<operation id="7587" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6865" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:1  %zext_ln76_123 = zext i1 %has_hit_0_2_0_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_123"/></StgValue>
</operation>

<operation id="7588" st_id="620" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6866" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.3_ifconv:2  %v_assign_2_0_3 = uitofp i32 %zext_ln76_123 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_0_3"/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="7589" st_id="621" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6866" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.3_ifconv:2  %v_assign_2_0_3 = uitofp i32 %zext_ln76_123 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_0_3"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="7590" st_id="622" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6867" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.3_ifconv:3  %d_assign_2_0_3 = fpext float %v_assign_2_0_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_0_3"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="7591" st_id="623" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6867" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.3_ifconv:3  %d_assign_2_0_3 = fpext float %v_assign_2_0_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_0_3"/></StgValue>
</operation>

<operation id="7592" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6868" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.3_ifconv:4  %bitcast_ln696_246 = bitcast double %d_assign_2_0_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_246"/></StgValue>
</operation>

<operation id="7593" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6869" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.3_ifconv:5  %trunc_ln557_123 = trunc i64 %bitcast_ln696_246 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_123"/></StgValue>
</operation>

<operation id="7594" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6870" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.3_ifconv:6  %tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_246, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="7595" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6871" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.3_ifconv:7  %p_Result_2_0_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_246, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_3"/></StgValue>
</operation>

<operation id="7596" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6872" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.0.3_ifconv:8  %zext_ln461_123 = zext i11 %p_Result_2_0_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_123"/></StgValue>
</operation>

<operation id="7597" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6873" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.3_ifconv:9  %trunc_ln565_123 = trunc i64 %bitcast_ln696_246 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_123"/></StgValue>
</operation>

<operation id="7598" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6874" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.0.3_ifconv:10  %tmp_246 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_123)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="7599" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6875" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.0.3_ifconv:11  %zext_ln569_123 = zext i53 %tmp_246 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_123"/></StgValue>
</operation>

<operation id="7600" st_id="623" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6876" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.3_ifconv:12  %sub_ln461_123 = sub i54 0, %zext_ln569_123

]]></Node>
<StgValue><ssdm name="sub_ln461_123"/></StgValue>
</operation>

<operation id="7601" st_id="623" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6877" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.0.3_ifconv:13  %select_ln570_123 = select i1 %tmp_549, i54 %sub_ln461_123, i54 %zext_ln569_123

]]></Node>
<StgValue><ssdm name="select_ln570_123"/></StgValue>
</operation>

<operation id="7602" st_id="623" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6878" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.0.3_ifconv:14  %icmp_ln571_123 = icmp eq i63 %trunc_ln557_123, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_123"/></StgValue>
</operation>

<operation id="7603" st_id="623" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6879" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:15  %sub_ln575_123 = sub i12 1075, %zext_ln461_123

]]></Node>
<StgValue><ssdm name="sub_ln575_123"/></StgValue>
</operation>

<operation id="7604" st_id="623" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6880" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:16  %icmp_ln581_123 = icmp sgt i12 %sub_ln575_123, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_123"/></StgValue>
</operation>

<operation id="7605" st_id="623" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6881" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:17  %add_ln581_123 = add i12 -4, %sub_ln575_123

]]></Node>
<StgValue><ssdm name="add_ln581_123"/></StgValue>
</operation>

<operation id="7606" st_id="623" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6882" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:18  %sub_ln581_123 = sub i12 4, %sub_ln575_123

]]></Node>
<StgValue><ssdm name="sub_ln581_123"/></StgValue>
</operation>

<operation id="7607" st_id="623" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6883" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:19  %select_ln581_123 = select i1 %icmp_ln581_123, i12 %add_ln581_123, i12 %sub_ln581_123

]]></Node>
<StgValue><ssdm name="select_ln581_123"/></StgValue>
</operation>

<operation id="7608" st_id="623" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6885" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:21  %icmp_ln582_123 = icmp eq i12 %sub_ln575_123, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_123"/></StgValue>
</operation>

<operation id="7609" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6886" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.3_ifconv:22  %trunc_ln583_123 = trunc i54 %select_ln570_123 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_123"/></StgValue>
</operation>

<operation id="7610" st_id="623" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6887" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:23  %icmp_ln585_123 = icmp ult i12 %select_ln581_123, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_123"/></StgValue>
</operation>

<operation id="7611" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6892" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.3_ifconv:28  %bitcast_ln696_247 = bitcast float %v_assign_2_0_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_247"/></StgValue>
</operation>

<operation id="7612" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.3_ifconv:29  %tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_247, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="7613" st_id="623" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6894" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:30  %select_ln588_123 = select i1 %tmp_550, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_123"/></StgValue>
</operation>

<operation id="7614" st_id="623" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:32  %xor_ln571_123 = xor i1 %icmp_ln571_123, true

]]></Node>
<StgValue><ssdm name="xor_ln571_123"/></StgValue>
</operation>

<operation id="7615" st_id="623" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:33  %and_ln582_123 = and i1 %icmp_ln582_123, %xor_ln571_123

]]></Node>
<StgValue><ssdm name="and_ln582_123"/></StgValue>
</operation>

<operation id="7616" st_id="623" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6898" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:34  %select_ln582_123 = select i1 %and_ln582_123, i12 %trunc_ln583_123, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_123"/></StgValue>
</operation>

<operation id="7617" st_id="623" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:35  %or_ln582_123 = or i1 %icmp_ln571_123, %icmp_ln582_123

]]></Node>
<StgValue><ssdm name="or_ln582_123"/></StgValue>
</operation>

<operation id="7618" st_id="623" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:36  %xor_ln582_123 = xor i1 %or_ln582_123, true

]]></Node>
<StgValue><ssdm name="xor_ln582_123"/></StgValue>
</operation>

<operation id="7619" st_id="623" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:37  %and_ln581_123 = and i1 %icmp_ln581_123, %xor_ln582_123

]]></Node>
<StgValue><ssdm name="and_ln581_123"/></StgValue>
</operation>

<operation id="7620" st_id="623" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:38  %xor_ln585_123 = xor i1 %icmp_ln585_123, true

]]></Node>
<StgValue><ssdm name="xor_ln585_123"/></StgValue>
</operation>

<operation id="7621" st_id="623" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:39  %and_ln585_246 = and i1 %and_ln581_123, %xor_ln585_123

]]></Node>
<StgValue><ssdm name="and_ln585_246"/></StgValue>
</operation>

<operation id="7622" st_id="623" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6904" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:40  %select_ln585_246 = select i1 %and_ln585_246, i12 %select_ln588_123, i12 %select_ln582_123

]]></Node>
<StgValue><ssdm name="select_ln585_246"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="7623" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6884" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:20  %sext_ln581_123 = sext i12 %select_ln581_123 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_123"/></StgValue>
</operation>

<operation id="7624" st_id="624" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6888" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:24  %icmp_ln603_123 = icmp ult i12 %select_ln581_123, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_123"/></StgValue>
</operation>

<operation id="7625" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6889" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.3_ifconv:25  %zext_ln586_123 = zext i32 %sext_ln581_123 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_123"/></StgValue>
</operation>

<operation id="7626" st_id="624" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6890" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.3_ifconv:26  %ashr_ln586_123 = ashr i54 %select_ln570_123, %zext_ln586_123

]]></Node>
<StgValue><ssdm name="ashr_ln586_123"/></StgValue>
</operation>

<operation id="7627" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6891" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.3_ifconv:27  %trunc_ln586_123 = trunc i54 %ashr_ln586_123 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_123"/></StgValue>
</operation>

<operation id="7628" st_id="624" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6895" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:31  %shl_ln604_123 = shl i12 %trunc_ln583_123, %select_ln581_123

]]></Node>
<StgValue><ssdm name="shl_ln604_123"/></StgValue>
</operation>

<operation id="7629" st_id="624" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:41  %and_ln585_247 = and i1 %and_ln581_123, %icmp_ln585_123

]]></Node>
<StgValue><ssdm name="and_ln585_247"/></StgValue>
</operation>

<operation id="7630" st_id="624" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6906" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:42  %select_ln585_247 = select i1 %and_ln585_247, i12 %trunc_ln586_123, i12 %select_ln585_246

]]></Node>
<StgValue><ssdm name="select_ln585_247"/></StgValue>
</operation>

<operation id="7631" st_id="624" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:43  %or_ln581_123 = or i1 %or_ln582_123, %icmp_ln581_123

]]></Node>
<StgValue><ssdm name="or_ln581_123"/></StgValue>
</operation>

<operation id="7632" st_id="624" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:44  %xor_ln581_123 = xor i1 %or_ln581_123, true

]]></Node>
<StgValue><ssdm name="xor_ln581_123"/></StgValue>
</operation>

<operation id="7633" st_id="624" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.3_ifconv:45  %and_ln603_123 = and i1 %icmp_ln603_123, %xor_ln581_123

]]></Node>
<StgValue><ssdm name="and_ln603_123"/></StgValue>
</operation>

<operation id="7634" st_id="624" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6910" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.3_ifconv:46  %select_ln603_123 = select i1 %and_ln603_123, i12 %shl_ln604_123, i12 %select_ln585_247

]]></Node>
<StgValue><ssdm name="select_ln603_123"/></StgValue>
</operation>

<operation id="7635" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6911" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0.3_ifconv:47  br i1 %and_ln71_33, label %124, label %._crit_edge.2.0.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7636" st_id="624" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6913" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_0_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67_1, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_2_0_4"/></StgValue>
</operation>

<operation id="7637" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6914" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_0_4)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="7638" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6915" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.0.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="7639" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6917" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.0.4_ifconv:0  %has_hit_0_2_0_4 = phi i1 [ %tmp_551, %124 ], [ false, %._crit_edge.2.0.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_0_4"/></StgValue>
</operation>

<operation id="7640" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6918" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:1  %zext_ln76_124 = zext i1 %has_hit_0_2_0_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_124"/></StgValue>
</operation>

<operation id="7641" st_id="625" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6919" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.4_ifconv:2  %v_assign_2_0_4 = uitofp i32 %zext_ln76_124 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_0_4"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="7642" st_id="626" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6919" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.4_ifconv:2  %v_assign_2_0_4 = uitofp i32 %zext_ln76_124 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_0_4"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="7643" st_id="627" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6920" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.4_ifconv:3  %d_assign_2_0_4 = fpext float %v_assign_2_0_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_0_4"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="7644" st_id="628" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6920" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.4_ifconv:3  %d_assign_2_0_4 = fpext float %v_assign_2_0_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_0_4"/></StgValue>
</operation>

<operation id="7645" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6921" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.4_ifconv:4  %bitcast_ln696_248 = bitcast double %d_assign_2_0_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_248"/></StgValue>
</operation>

<operation id="7646" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6922" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.4_ifconv:5  %trunc_ln557_124 = trunc i64 %bitcast_ln696_248 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_124"/></StgValue>
</operation>

<operation id="7647" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6923" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.4_ifconv:6  %tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_248, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="7648" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6924" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.4_ifconv:7  %p_Result_2_0_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_248, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_4"/></StgValue>
</operation>

<operation id="7649" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6925" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.0.4_ifconv:8  %zext_ln461_124 = zext i11 %p_Result_2_0_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_124"/></StgValue>
</operation>

<operation id="7650" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6926" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.4_ifconv:9  %trunc_ln565_124 = trunc i64 %bitcast_ln696_248 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_124"/></StgValue>
</operation>

<operation id="7651" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6927" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.0.4_ifconv:10  %tmp_248 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_124)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="7652" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6928" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.0.4_ifconv:11  %zext_ln569_124 = zext i53 %tmp_248 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_124"/></StgValue>
</operation>

<operation id="7653" st_id="628" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6929" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.4_ifconv:12  %sub_ln461_124 = sub i54 0, %zext_ln569_124

]]></Node>
<StgValue><ssdm name="sub_ln461_124"/></StgValue>
</operation>

<operation id="7654" st_id="628" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6930" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.0.4_ifconv:13  %select_ln570_124 = select i1 %tmp_552, i54 %sub_ln461_124, i54 %zext_ln569_124

]]></Node>
<StgValue><ssdm name="select_ln570_124"/></StgValue>
</operation>

<operation id="7655" st_id="628" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6931" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.0.4_ifconv:14  %icmp_ln571_124 = icmp eq i63 %trunc_ln557_124, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_124"/></StgValue>
</operation>

<operation id="7656" st_id="628" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6932" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:15  %sub_ln575_124 = sub i12 1075, %zext_ln461_124

]]></Node>
<StgValue><ssdm name="sub_ln575_124"/></StgValue>
</operation>

<operation id="7657" st_id="628" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6933" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:16  %icmp_ln581_124 = icmp sgt i12 %sub_ln575_124, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_124"/></StgValue>
</operation>

<operation id="7658" st_id="628" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6934" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:17  %add_ln581_124 = add i12 -4, %sub_ln575_124

]]></Node>
<StgValue><ssdm name="add_ln581_124"/></StgValue>
</operation>

<operation id="7659" st_id="628" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6935" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:18  %sub_ln581_124 = sub i12 4, %sub_ln575_124

]]></Node>
<StgValue><ssdm name="sub_ln581_124"/></StgValue>
</operation>

<operation id="7660" st_id="628" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6936" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:19  %select_ln581_124 = select i1 %icmp_ln581_124, i12 %add_ln581_124, i12 %sub_ln581_124

]]></Node>
<StgValue><ssdm name="select_ln581_124"/></StgValue>
</operation>

<operation id="7661" st_id="628" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6938" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:21  %icmp_ln582_124 = icmp eq i12 %sub_ln575_124, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_124"/></StgValue>
</operation>

<operation id="7662" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6939" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.4_ifconv:22  %trunc_ln583_124 = trunc i54 %select_ln570_124 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_124"/></StgValue>
</operation>

<operation id="7663" st_id="628" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6940" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:23  %icmp_ln585_124 = icmp ult i12 %select_ln581_124, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_124"/></StgValue>
</operation>

<operation id="7664" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6945" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.4_ifconv:28  %bitcast_ln696_249 = bitcast float %v_assign_2_0_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_249"/></StgValue>
</operation>

<operation id="7665" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.4_ifconv:29  %tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_249, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="7666" st_id="628" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6947" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:30  %select_ln588_124 = select i1 %tmp_553, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_124"/></StgValue>
</operation>

<operation id="7667" st_id="628" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:32  %xor_ln571_124 = xor i1 %icmp_ln571_124, true

]]></Node>
<StgValue><ssdm name="xor_ln571_124"/></StgValue>
</operation>

<operation id="7668" st_id="628" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:33  %and_ln582_124 = and i1 %icmp_ln582_124, %xor_ln571_124

]]></Node>
<StgValue><ssdm name="and_ln582_124"/></StgValue>
</operation>

<operation id="7669" st_id="628" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6951" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:34  %select_ln582_124 = select i1 %and_ln582_124, i12 %trunc_ln583_124, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_124"/></StgValue>
</operation>

<operation id="7670" st_id="628" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:35  %or_ln582_124 = or i1 %icmp_ln571_124, %icmp_ln582_124

]]></Node>
<StgValue><ssdm name="or_ln582_124"/></StgValue>
</operation>

<operation id="7671" st_id="628" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:36  %xor_ln582_124 = xor i1 %or_ln582_124, true

]]></Node>
<StgValue><ssdm name="xor_ln582_124"/></StgValue>
</operation>

<operation id="7672" st_id="628" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:37  %and_ln581_124 = and i1 %icmp_ln581_124, %xor_ln582_124

]]></Node>
<StgValue><ssdm name="and_ln581_124"/></StgValue>
</operation>

<operation id="7673" st_id="628" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:38  %xor_ln585_124 = xor i1 %icmp_ln585_124, true

]]></Node>
<StgValue><ssdm name="xor_ln585_124"/></StgValue>
</operation>

<operation id="7674" st_id="628" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:39  %and_ln585_248 = and i1 %and_ln581_124, %xor_ln585_124

]]></Node>
<StgValue><ssdm name="and_ln585_248"/></StgValue>
</operation>

<operation id="7675" st_id="628" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6957" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:40  %select_ln585_248 = select i1 %and_ln585_248, i12 %select_ln588_124, i12 %select_ln582_124

]]></Node>
<StgValue><ssdm name="select_ln585_248"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="7676" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6937" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:20  %sext_ln581_124 = sext i12 %select_ln581_124 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_124"/></StgValue>
</operation>

<operation id="7677" st_id="629" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6941" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:24  %icmp_ln603_124 = icmp ult i12 %select_ln581_124, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_124"/></StgValue>
</operation>

<operation id="7678" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6942" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.4_ifconv:25  %zext_ln586_124 = zext i32 %sext_ln581_124 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_124"/></StgValue>
</operation>

<operation id="7679" st_id="629" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6943" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.4_ifconv:26  %ashr_ln586_124 = ashr i54 %select_ln570_124, %zext_ln586_124

]]></Node>
<StgValue><ssdm name="ashr_ln586_124"/></StgValue>
</operation>

<operation id="7680" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6944" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.4_ifconv:27  %trunc_ln586_124 = trunc i54 %ashr_ln586_124 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_124"/></StgValue>
</operation>

<operation id="7681" st_id="629" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6948" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:31  %shl_ln604_124 = shl i12 %trunc_ln583_124, %select_ln581_124

]]></Node>
<StgValue><ssdm name="shl_ln604_124"/></StgValue>
</operation>

<operation id="7682" st_id="629" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:41  %and_ln585_249 = and i1 %and_ln581_124, %icmp_ln585_124

]]></Node>
<StgValue><ssdm name="and_ln585_249"/></StgValue>
</operation>

<operation id="7683" st_id="629" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6959" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:42  %select_ln585_249 = select i1 %and_ln585_249, i12 %trunc_ln586_124, i12 %select_ln585_248

]]></Node>
<StgValue><ssdm name="select_ln585_249"/></StgValue>
</operation>

<operation id="7684" st_id="629" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:43  %or_ln581_124 = or i1 %or_ln582_124, %icmp_ln581_124

]]></Node>
<StgValue><ssdm name="or_ln581_124"/></StgValue>
</operation>

<operation id="7685" st_id="629" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:44  %xor_ln581_124 = xor i1 %or_ln581_124, true

]]></Node>
<StgValue><ssdm name="xor_ln581_124"/></StgValue>
</operation>

<operation id="7686" st_id="629" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.4_ifconv:45  %and_ln603_124 = and i1 %icmp_ln603_124, %xor_ln581_124

]]></Node>
<StgValue><ssdm name="and_ln603_124"/></StgValue>
</operation>

<operation id="7687" st_id="629" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6963" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.4_ifconv:46  %select_ln603_124 = select i1 %and_ln603_124, i12 %shl_ln604_124, i12 %select_ln585_249

]]></Node>
<StgValue><ssdm name="select_ln603_124"/></StgValue>
</operation>

<operation id="7688" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6964" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0.4_ifconv:47  br i1 %and_ln71_33, label %125, label %._crit_edge.2.0.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7689" st_id="629" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6966" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_0_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67_1, i11 %add_ln68)

]]></Node>
<StgValue><ssdm name="index_2_0_5"/></StgValue>
</operation>

<operation id="7690" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6967" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_0_5)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="7691" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6968" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.0.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="7692" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6970" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.0.5_ifconv:0  %has_hit_0_2_0_5 = phi i1 [ %tmp_554, %125 ], [ false, %._crit_edge.2.0.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_0_5"/></StgValue>
</operation>

<operation id="7693" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6971" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:1  %zext_ln76_125 = zext i1 %has_hit_0_2_0_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_125"/></StgValue>
</operation>

<operation id="7694" st_id="630" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6972" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.5_ifconv:2  %v_assign_2_0_5 = uitofp i32 %zext_ln76_125 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_0_5"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="7695" st_id="631" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6972" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.5_ifconv:2  %v_assign_2_0_5 = uitofp i32 %zext_ln76_125 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_0_5"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="7696" st_id="632" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6973" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.5_ifconv:3  %d_assign_2_0_5 = fpext float %v_assign_2_0_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_0_5"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="7697" st_id="633" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6973" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.5_ifconv:3  %d_assign_2_0_5 = fpext float %v_assign_2_0_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_0_5"/></StgValue>
</operation>

<operation id="7698" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6974" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.5_ifconv:4  %bitcast_ln696_250 = bitcast double %d_assign_2_0_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_250"/></StgValue>
</operation>

<operation id="7699" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6975" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.5_ifconv:5  %trunc_ln557_125 = trunc i64 %bitcast_ln696_250 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_125"/></StgValue>
</operation>

<operation id="7700" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6976" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.5_ifconv:6  %tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_250, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="7701" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6977" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.5_ifconv:7  %p_Result_2_0_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_250, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_5"/></StgValue>
</operation>

<operation id="7702" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6978" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.0.5_ifconv:8  %zext_ln461_125 = zext i11 %p_Result_2_0_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_125"/></StgValue>
</operation>

<operation id="7703" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6979" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.0.5_ifconv:9  %trunc_ln565_125 = trunc i64 %bitcast_ln696_250 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_125"/></StgValue>
</operation>

<operation id="7704" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6980" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.0.5_ifconv:10  %tmp_250 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_125)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="7705" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6981" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.0.5_ifconv:11  %zext_ln569_125 = zext i53 %tmp_250 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_125"/></StgValue>
</operation>

<operation id="7706" st_id="633" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6982" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.5_ifconv:12  %sub_ln461_125 = sub i54 0, %zext_ln569_125

]]></Node>
<StgValue><ssdm name="sub_ln461_125"/></StgValue>
</operation>

<operation id="7707" st_id="633" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6983" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.0.5_ifconv:13  %select_ln570_125 = select i1 %tmp_555, i54 %sub_ln461_125, i54 %zext_ln569_125

]]></Node>
<StgValue><ssdm name="select_ln570_125"/></StgValue>
</operation>

<operation id="7708" st_id="633" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6984" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.0.5_ifconv:14  %icmp_ln571_125 = icmp eq i63 %trunc_ln557_125, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_125"/></StgValue>
</operation>

<operation id="7709" st_id="633" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6985" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:15  %sub_ln575_125 = sub i12 1075, %zext_ln461_125

]]></Node>
<StgValue><ssdm name="sub_ln575_125"/></StgValue>
</operation>

<operation id="7710" st_id="633" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6986" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:16  %icmp_ln581_125 = icmp sgt i12 %sub_ln575_125, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_125"/></StgValue>
</operation>

<operation id="7711" st_id="633" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:17  %add_ln581_125 = add i12 -4, %sub_ln575_125

]]></Node>
<StgValue><ssdm name="add_ln581_125"/></StgValue>
</operation>

<operation id="7712" st_id="633" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6988" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:18  %sub_ln581_125 = sub i12 4, %sub_ln575_125

]]></Node>
<StgValue><ssdm name="sub_ln581_125"/></StgValue>
</operation>

<operation id="7713" st_id="633" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6989" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:19  %select_ln581_125 = select i1 %icmp_ln581_125, i12 %add_ln581_125, i12 %sub_ln581_125

]]></Node>
<StgValue><ssdm name="select_ln581_125"/></StgValue>
</operation>

<operation id="7714" st_id="633" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6991" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:21  %icmp_ln582_125 = icmp eq i12 %sub_ln575_125, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_125"/></StgValue>
</operation>

<operation id="7715" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6992" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.5_ifconv:22  %trunc_ln583_125 = trunc i54 %select_ln570_125 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_125"/></StgValue>
</operation>

<operation id="7716" st_id="633" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6993" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:23  %icmp_ln585_125 = icmp ult i12 %select_ln581_125, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_125"/></StgValue>
</operation>

<operation id="7717" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6998" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.5_ifconv:28  %bitcast_ln696_251 = bitcast float %v_assign_2_0_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_251"/></StgValue>
</operation>

<operation id="7718" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.5_ifconv:29  %tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_251, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="7719" st_id="633" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7000" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:30  %select_ln588_125 = select i1 %tmp_556, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_125"/></StgValue>
</operation>

<operation id="7720" st_id="633" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:32  %xor_ln571_125 = xor i1 %icmp_ln571_125, true

]]></Node>
<StgValue><ssdm name="xor_ln571_125"/></StgValue>
</operation>

<operation id="7721" st_id="633" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:33  %and_ln582_125 = and i1 %icmp_ln582_125, %xor_ln571_125

]]></Node>
<StgValue><ssdm name="and_ln582_125"/></StgValue>
</operation>

<operation id="7722" st_id="633" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7004" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:34  %select_ln582_125 = select i1 %and_ln582_125, i12 %trunc_ln583_125, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_125"/></StgValue>
</operation>

<operation id="7723" st_id="633" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:35  %or_ln582_125 = or i1 %icmp_ln571_125, %icmp_ln582_125

]]></Node>
<StgValue><ssdm name="or_ln582_125"/></StgValue>
</operation>

<operation id="7724" st_id="633" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:36  %xor_ln582_125 = xor i1 %or_ln582_125, true

]]></Node>
<StgValue><ssdm name="xor_ln582_125"/></StgValue>
</operation>

<operation id="7725" st_id="633" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:37  %and_ln581_125 = and i1 %icmp_ln581_125, %xor_ln582_125

]]></Node>
<StgValue><ssdm name="and_ln581_125"/></StgValue>
</operation>

<operation id="7726" st_id="633" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:38  %xor_ln585_125 = xor i1 %icmp_ln585_125, true

]]></Node>
<StgValue><ssdm name="xor_ln585_125"/></StgValue>
</operation>

<operation id="7727" st_id="633" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:39  %and_ln585_250 = and i1 %and_ln581_125, %xor_ln585_125

]]></Node>
<StgValue><ssdm name="and_ln585_250"/></StgValue>
</operation>

<operation id="7728" st_id="633" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7010" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:40  %select_ln585_250 = select i1 %and_ln585_250, i12 %select_ln588_125, i12 %select_ln582_125

]]></Node>
<StgValue><ssdm name="select_ln585_250"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="7729" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6990" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:20  %sext_ln581_125 = sext i12 %select_ln581_125 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_125"/></StgValue>
</operation>

<operation id="7730" st_id="634" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6994" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:24  %icmp_ln603_125 = icmp ult i12 %select_ln581_125, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_125"/></StgValue>
</operation>

<operation id="7731" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6995" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.5_ifconv:25  %zext_ln586_125 = zext i32 %sext_ln581_125 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_125"/></StgValue>
</operation>

<operation id="7732" st_id="634" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6996" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.0.5_ifconv:26  %ashr_ln586_125 = ashr i54 %select_ln570_125, %zext_ln586_125

]]></Node>
<StgValue><ssdm name="ashr_ln586_125"/></StgValue>
</operation>

<operation id="7733" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6997" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.0.5_ifconv:27  %trunc_ln586_125 = trunc i54 %ashr_ln586_125 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_125"/></StgValue>
</operation>

<operation id="7734" st_id="634" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7001" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:31  %shl_ln604_125 = shl i12 %trunc_ln583_125, %select_ln581_125

]]></Node>
<StgValue><ssdm name="shl_ln604_125"/></StgValue>
</operation>

<operation id="7735" st_id="634" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:41  %and_ln585_251 = and i1 %and_ln581_125, %icmp_ln585_125

]]></Node>
<StgValue><ssdm name="and_ln585_251"/></StgValue>
</operation>

<operation id="7736" st_id="634" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7012" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:42  %select_ln585_251 = select i1 %and_ln585_251, i12 %trunc_ln586_125, i12 %select_ln585_250

]]></Node>
<StgValue><ssdm name="select_ln585_251"/></StgValue>
</operation>

<operation id="7737" st_id="634" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:43  %or_ln581_125 = or i1 %or_ln582_125, %icmp_ln581_125

]]></Node>
<StgValue><ssdm name="or_ln581_125"/></StgValue>
</operation>

<operation id="7738" st_id="634" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:44  %xor_ln581_125 = xor i1 %or_ln581_125, true

]]></Node>
<StgValue><ssdm name="xor_ln581_125"/></StgValue>
</operation>

<operation id="7739" st_id="634" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:45  %and_ln603_125 = and i1 %icmp_ln603_125, %xor_ln581_125

]]></Node>
<StgValue><ssdm name="and_ln603_125"/></StgValue>
</operation>

<operation id="7740" st_id="634" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7016" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.0.5_ifconv:46  %select_ln603_125 = select i1 %and_ln603_125, i12 %shl_ln604_125, i12 %select_ln585_251

]]></Node>
<StgValue><ssdm name="select_ln603_125"/></StgValue>
</operation>

<operation id="7741" st_id="634" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.5_ifconv:47  %and_ln71_34 = and i1 %and_ln71_3, %and_ln71_32

]]></Node>
<StgValue><ssdm name="and_ln71_34"/></StgValue>
</operation>

<operation id="7742" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7018" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0.5_ifconv:48  br i1 %and_ln71_34, label %126, label %._crit_edge.2.1.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7743" st_id="634" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7020" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_1 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67_1, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_2_1"/></StgValue>
</operation>

<operation id="7744" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7021" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_1)

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="7745" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7022" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.1.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="7746" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7024" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.1.0_ifconv:0  %has_hit_0_2_1_0 = phi i1 [ %tmp_557, %126 ], [ false, %._crit_edge.2.0.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_1_0"/></StgValue>
</operation>

<operation id="7747" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7025" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:1  %zext_ln76_126 = zext i1 %has_hit_0_2_1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_126"/></StgValue>
</operation>

<operation id="7748" st_id="635" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7026" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.0_ifconv:2  %v_assign_2_1 = uitofp i32 %zext_ln76_126 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="7749" st_id="636" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7026" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.0_ifconv:2  %v_assign_2_1 = uitofp i32 %zext_ln76_126 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="7750" st_id="637" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7027" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.0_ifconv:3  %d_assign_2_1 = fpext float %v_assign_2_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="7751" st_id="638" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7027" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.0_ifconv:3  %d_assign_2_1 = fpext float %v_assign_2_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1"/></StgValue>
</operation>

<operation id="7752" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7028" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.0_ifconv:4  %bitcast_ln696_252 = bitcast double %d_assign_2_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_252"/></StgValue>
</operation>

<operation id="7753" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7029" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.0_ifconv:5  %trunc_ln557_126 = trunc i64 %bitcast_ln696_252 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_126"/></StgValue>
</operation>

<operation id="7754" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7030" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.0_ifconv:6  %tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_252, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="7755" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7031" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.0_ifconv:7  %p_Result_2_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_252, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_1"/></StgValue>
</operation>

<operation id="7756" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7032" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.1.0_ifconv:8  %zext_ln461_126 = zext i11 %p_Result_2_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_126"/></StgValue>
</operation>

<operation id="7757" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7033" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.0_ifconv:9  %trunc_ln565_126 = trunc i64 %bitcast_ln696_252 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_126"/></StgValue>
</operation>

<operation id="7758" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7034" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.1.0_ifconv:10  %tmp_252 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_126)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="7759" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7035" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.1.0_ifconv:11  %zext_ln569_126 = zext i53 %tmp_252 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_126"/></StgValue>
</operation>

<operation id="7760" st_id="638" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7036" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.0_ifconv:12  %sub_ln461_126 = sub i54 0, %zext_ln569_126

]]></Node>
<StgValue><ssdm name="sub_ln461_126"/></StgValue>
</operation>

<operation id="7761" st_id="638" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7037" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.1.0_ifconv:13  %select_ln570_126 = select i1 %tmp_558, i54 %sub_ln461_126, i54 %zext_ln569_126

]]></Node>
<StgValue><ssdm name="select_ln570_126"/></StgValue>
</operation>

<operation id="7762" st_id="638" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7038" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.1.0_ifconv:14  %icmp_ln571_126 = icmp eq i63 %trunc_ln557_126, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_126"/></StgValue>
</operation>

<operation id="7763" st_id="638" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7039" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:15  %sub_ln575_126 = sub i12 1075, %zext_ln461_126

]]></Node>
<StgValue><ssdm name="sub_ln575_126"/></StgValue>
</operation>

<operation id="7764" st_id="638" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7040" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:16  %icmp_ln581_126 = icmp sgt i12 %sub_ln575_126, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_126"/></StgValue>
</operation>

<operation id="7765" st_id="638" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7041" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:17  %add_ln581_126 = add i12 -4, %sub_ln575_126

]]></Node>
<StgValue><ssdm name="add_ln581_126"/></StgValue>
</operation>

<operation id="7766" st_id="638" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7042" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:18  %sub_ln581_126 = sub i12 4, %sub_ln575_126

]]></Node>
<StgValue><ssdm name="sub_ln581_126"/></StgValue>
</operation>

<operation id="7767" st_id="638" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7043" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:19  %select_ln581_126 = select i1 %icmp_ln581_126, i12 %add_ln581_126, i12 %sub_ln581_126

]]></Node>
<StgValue><ssdm name="select_ln581_126"/></StgValue>
</operation>

<operation id="7768" st_id="638" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7045" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:21  %icmp_ln582_126 = icmp eq i12 %sub_ln575_126, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_126"/></StgValue>
</operation>

<operation id="7769" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7046" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.0_ifconv:22  %trunc_ln583_126 = trunc i54 %select_ln570_126 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_126"/></StgValue>
</operation>

<operation id="7770" st_id="638" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7047" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:23  %icmp_ln585_126 = icmp ult i12 %select_ln581_126, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_126"/></StgValue>
</operation>

<operation id="7771" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7052" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.0_ifconv:28  %bitcast_ln696_253 = bitcast float %v_assign_2_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_253"/></StgValue>
</operation>

<operation id="7772" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.0_ifconv:29  %tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_253, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="7773" st_id="638" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7054" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:30  %select_ln588_126 = select i1 %tmp_559, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_126"/></StgValue>
</operation>

<operation id="7774" st_id="638" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:32  %xor_ln571_126 = xor i1 %icmp_ln571_126, true

]]></Node>
<StgValue><ssdm name="xor_ln571_126"/></StgValue>
</operation>

<operation id="7775" st_id="638" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:33  %and_ln582_126 = and i1 %icmp_ln582_126, %xor_ln571_126

]]></Node>
<StgValue><ssdm name="and_ln582_126"/></StgValue>
</operation>

<operation id="7776" st_id="638" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7058" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:34  %select_ln582_126 = select i1 %and_ln582_126, i12 %trunc_ln583_126, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_126"/></StgValue>
</operation>

<operation id="7777" st_id="638" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:35  %or_ln582_126 = or i1 %icmp_ln571_126, %icmp_ln582_126

]]></Node>
<StgValue><ssdm name="or_ln582_126"/></StgValue>
</operation>

<operation id="7778" st_id="638" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:36  %xor_ln582_126 = xor i1 %or_ln582_126, true

]]></Node>
<StgValue><ssdm name="xor_ln582_126"/></StgValue>
</operation>

<operation id="7779" st_id="638" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:37  %and_ln581_126 = and i1 %icmp_ln581_126, %xor_ln582_126

]]></Node>
<StgValue><ssdm name="and_ln581_126"/></StgValue>
</operation>

<operation id="7780" st_id="638" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:38  %xor_ln585_126 = xor i1 %icmp_ln585_126, true

]]></Node>
<StgValue><ssdm name="xor_ln585_126"/></StgValue>
</operation>

<operation id="7781" st_id="638" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:39  %and_ln585_252 = and i1 %and_ln581_126, %xor_ln585_126

]]></Node>
<StgValue><ssdm name="and_ln585_252"/></StgValue>
</operation>

<operation id="7782" st_id="638" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7064" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:40  %select_ln585_252 = select i1 %and_ln585_252, i12 %select_ln588_126, i12 %select_ln582_126

]]></Node>
<StgValue><ssdm name="select_ln585_252"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="7783" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7044" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:20  %sext_ln581_126 = sext i12 %select_ln581_126 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_126"/></StgValue>
</operation>

<operation id="7784" st_id="639" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7048" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:24  %icmp_ln603_126 = icmp ult i12 %select_ln581_126, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_126"/></StgValue>
</operation>

<operation id="7785" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7049" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.0_ifconv:25  %zext_ln586_126 = zext i32 %sext_ln581_126 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_126"/></StgValue>
</operation>

<operation id="7786" st_id="639" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7050" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.0_ifconv:26  %ashr_ln586_126 = ashr i54 %select_ln570_126, %zext_ln586_126

]]></Node>
<StgValue><ssdm name="ashr_ln586_126"/></StgValue>
</operation>

<operation id="7787" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7051" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.0_ifconv:27  %trunc_ln586_126 = trunc i54 %ashr_ln586_126 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_126"/></StgValue>
</operation>

<operation id="7788" st_id="639" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7055" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:31  %shl_ln604_126 = shl i12 %trunc_ln583_126, %select_ln581_126

]]></Node>
<StgValue><ssdm name="shl_ln604_126"/></StgValue>
</operation>

<operation id="7789" st_id="639" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:41  %and_ln585_253 = and i1 %and_ln581_126, %icmp_ln585_126

]]></Node>
<StgValue><ssdm name="and_ln585_253"/></StgValue>
</operation>

<operation id="7790" st_id="639" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7066" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:42  %select_ln585_253 = select i1 %and_ln585_253, i12 %trunc_ln586_126, i12 %select_ln585_252

]]></Node>
<StgValue><ssdm name="select_ln585_253"/></StgValue>
</operation>

<operation id="7791" st_id="639" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:43  %or_ln581_126 = or i1 %or_ln582_126, %icmp_ln581_126

]]></Node>
<StgValue><ssdm name="or_ln581_126"/></StgValue>
</operation>

<operation id="7792" st_id="639" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:44  %xor_ln581_126 = xor i1 %or_ln581_126, true

]]></Node>
<StgValue><ssdm name="xor_ln581_126"/></StgValue>
</operation>

<operation id="7793" st_id="639" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0_ifconv:45  %and_ln603_126 = and i1 %icmp_ln603_126, %xor_ln581_126

]]></Node>
<StgValue><ssdm name="and_ln603_126"/></StgValue>
</operation>

<operation id="7794" st_id="639" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7070" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.0_ifconv:46  %select_ln603_126 = select i1 %and_ln603_126, i12 %shl_ln604_126, i12 %select_ln585_253

]]></Node>
<StgValue><ssdm name="select_ln603_126"/></StgValue>
</operation>

<operation id="7795" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7071" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1.0_ifconv:47  br i1 %and_ln71_34, label %127, label %._crit_edge.2.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7796" st_id="639" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7073" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_1_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67_1, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_2_1_1"/></StgValue>
</operation>

<operation id="7797" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7074" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_560 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_1_1)

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="7798" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7075" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="7799" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7077" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.1.1_ifconv:0  %has_hit_0_2_1_1 = phi i1 [ %tmp_560, %127 ], [ false, %._crit_edge.2.1.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_1_1"/></StgValue>
</operation>

<operation id="7800" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7078" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:1  %zext_ln76_127 = zext i1 %has_hit_0_2_1_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_127"/></StgValue>
</operation>

<operation id="7801" st_id="640" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7079" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.1_ifconv:2  %v_assign_2_1_1 = uitofp i32 %zext_ln76_127 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1_1"/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="7802" st_id="641" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7079" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.1_ifconv:2  %v_assign_2_1_1 = uitofp i32 %zext_ln76_127 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1_1"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="7803" st_id="642" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7080" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.1_ifconv:3  %d_assign_2_1_1 = fpext float %v_assign_2_1_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1_1"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="7804" st_id="643" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7080" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.1_ifconv:3  %d_assign_2_1_1 = fpext float %v_assign_2_1_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1_1"/></StgValue>
</operation>

<operation id="7805" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7081" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.1_ifconv:4  %bitcast_ln696_254 = bitcast double %d_assign_2_1_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_254"/></StgValue>
</operation>

<operation id="7806" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7082" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.1_ifconv:5  %trunc_ln557_127 = trunc i64 %bitcast_ln696_254 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_127"/></StgValue>
</operation>

<operation id="7807" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7083" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.1_ifconv:6  %tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_254, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="7808" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7084" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.1_ifconv:7  %p_Result_2_1_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_254, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_1"/></StgValue>
</operation>

<operation id="7809" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7085" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.1.1_ifconv:8  %zext_ln461_127 = zext i11 %p_Result_2_1_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_127"/></StgValue>
</operation>

<operation id="7810" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7086" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.1_ifconv:9  %trunc_ln565_127 = trunc i64 %bitcast_ln696_254 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_127"/></StgValue>
</operation>

<operation id="7811" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7087" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.1.1_ifconv:10  %tmp_254 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_127)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="7812" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7088" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.1.1_ifconv:11  %zext_ln569_127 = zext i53 %tmp_254 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_127"/></StgValue>
</operation>

<operation id="7813" st_id="643" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7089" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.1_ifconv:12  %sub_ln461_127 = sub i54 0, %zext_ln569_127

]]></Node>
<StgValue><ssdm name="sub_ln461_127"/></StgValue>
</operation>

<operation id="7814" st_id="643" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7090" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.1.1_ifconv:13  %select_ln570_127 = select i1 %tmp_561, i54 %sub_ln461_127, i54 %zext_ln569_127

]]></Node>
<StgValue><ssdm name="select_ln570_127"/></StgValue>
</operation>

<operation id="7815" st_id="643" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7091" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.1.1_ifconv:14  %icmp_ln571_127 = icmp eq i63 %trunc_ln557_127, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_127"/></StgValue>
</operation>

<operation id="7816" st_id="643" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7092" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:15  %sub_ln575_127 = sub i12 1075, %zext_ln461_127

]]></Node>
<StgValue><ssdm name="sub_ln575_127"/></StgValue>
</operation>

<operation id="7817" st_id="643" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7093" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:16  %icmp_ln581_127 = icmp sgt i12 %sub_ln575_127, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_127"/></StgValue>
</operation>

<operation id="7818" st_id="643" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7094" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:17  %add_ln581_127 = add i12 -4, %sub_ln575_127

]]></Node>
<StgValue><ssdm name="add_ln581_127"/></StgValue>
</operation>

<operation id="7819" st_id="643" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7095" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:18  %sub_ln581_127 = sub i12 4, %sub_ln575_127

]]></Node>
<StgValue><ssdm name="sub_ln581_127"/></StgValue>
</operation>

<operation id="7820" st_id="643" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7096" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:19  %select_ln581_127 = select i1 %icmp_ln581_127, i12 %add_ln581_127, i12 %sub_ln581_127

]]></Node>
<StgValue><ssdm name="select_ln581_127"/></StgValue>
</operation>

<operation id="7821" st_id="643" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7098" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:21  %icmp_ln582_127 = icmp eq i12 %sub_ln575_127, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_127"/></StgValue>
</operation>

<operation id="7822" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7099" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.1_ifconv:22  %trunc_ln583_127 = trunc i54 %select_ln570_127 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_127"/></StgValue>
</operation>

<operation id="7823" st_id="643" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7100" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:23  %icmp_ln585_127 = icmp ult i12 %select_ln581_127, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_127"/></StgValue>
</operation>

<operation id="7824" st_id="643" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7101" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:24  %icmp_ln603_127 = icmp ult i12 %select_ln581_127, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_127"/></StgValue>
</operation>

<operation id="7825" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7105" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.1_ifconv:28  %bitcast_ln696_255 = bitcast float %v_assign_2_1_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_255"/></StgValue>
</operation>

<operation id="7826" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.1_ifconv:29  %tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_255, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="7827" st_id="643" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7107" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:30  %select_ln588_127 = select i1 %tmp_562, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_127"/></StgValue>
</operation>

<operation id="7828" st_id="643" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:32  %xor_ln571_127 = xor i1 %icmp_ln571_127, true

]]></Node>
<StgValue><ssdm name="xor_ln571_127"/></StgValue>
</operation>

<operation id="7829" st_id="643" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:33  %and_ln582_127 = and i1 %icmp_ln582_127, %xor_ln571_127

]]></Node>
<StgValue><ssdm name="and_ln582_127"/></StgValue>
</operation>

<operation id="7830" st_id="643" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7111" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:34  %select_ln582_127 = select i1 %and_ln582_127, i12 %trunc_ln583_127, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_127"/></StgValue>
</operation>

<operation id="7831" st_id="643" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:35  %or_ln582_127 = or i1 %icmp_ln571_127, %icmp_ln582_127

]]></Node>
<StgValue><ssdm name="or_ln582_127"/></StgValue>
</operation>

<operation id="7832" st_id="643" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:36  %xor_ln582_127 = xor i1 %or_ln582_127, true

]]></Node>
<StgValue><ssdm name="xor_ln582_127"/></StgValue>
</operation>

<operation id="7833" st_id="643" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:37  %and_ln581_127 = and i1 %icmp_ln581_127, %xor_ln582_127

]]></Node>
<StgValue><ssdm name="and_ln581_127"/></StgValue>
</operation>

<operation id="7834" st_id="643" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:38  %xor_ln585_127 = xor i1 %icmp_ln585_127, true

]]></Node>
<StgValue><ssdm name="xor_ln585_127"/></StgValue>
</operation>

<operation id="7835" st_id="643" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:39  %and_ln585_254 = and i1 %and_ln581_127, %xor_ln585_127

]]></Node>
<StgValue><ssdm name="and_ln585_254"/></StgValue>
</operation>

<operation id="7836" st_id="643" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7117" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:40  %select_ln585_254 = select i1 %and_ln585_254, i12 %select_ln588_127, i12 %select_ln582_127

]]></Node>
<StgValue><ssdm name="select_ln585_254"/></StgValue>
</operation>

<operation id="7837" st_id="643" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:43  %or_ln581_127 = or i1 %or_ln582_127, %icmp_ln581_127

]]></Node>
<StgValue><ssdm name="or_ln581_127"/></StgValue>
</operation>

<operation id="7838" st_id="643" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:44  %xor_ln581_127 = xor i1 %or_ln581_127, true

]]></Node>
<StgValue><ssdm name="xor_ln581_127"/></StgValue>
</operation>

<operation id="7839" st_id="643" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:45  %and_ln603_127 = and i1 %icmp_ln603_127, %xor_ln581_127

]]></Node>
<StgValue><ssdm name="and_ln603_127"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="7840" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7097" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:20  %sext_ln581_127 = sext i12 %select_ln581_127 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_127"/></StgValue>
</operation>

<operation id="7841" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7102" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.1_ifconv:25  %zext_ln586_127 = zext i32 %sext_ln581_127 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_127"/></StgValue>
</operation>

<operation id="7842" st_id="644" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7103" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.1_ifconv:26  %ashr_ln586_127 = ashr i54 %select_ln570_127, %zext_ln586_127

]]></Node>
<StgValue><ssdm name="ashr_ln586_127"/></StgValue>
</operation>

<operation id="7843" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7104" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.1_ifconv:27  %trunc_ln586_127 = trunc i54 %ashr_ln586_127 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_127"/></StgValue>
</operation>

<operation id="7844" st_id="644" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:31  %shl_ln604_127 = shl i12 %trunc_ln583_127, %select_ln581_127

]]></Node>
<StgValue><ssdm name="shl_ln604_127"/></StgValue>
</operation>

<operation id="7845" st_id="644" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1_ifconv:41  %and_ln585_255 = and i1 %and_ln581_127, %icmp_ln585_127

]]></Node>
<StgValue><ssdm name="and_ln585_255"/></StgValue>
</operation>

<operation id="7846" st_id="644" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7119" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:42  %select_ln585_255 = select i1 %and_ln585_255, i12 %trunc_ln586_127, i12 %select_ln585_254

]]></Node>
<StgValue><ssdm name="select_ln585_255"/></StgValue>
</operation>

<operation id="7847" st_id="644" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7123" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.1_ifconv:46  %select_ln603_127 = select i1 %and_ln603_127, i12 %shl_ln604_127, i12 %select_ln585_255

]]></Node>
<StgValue><ssdm name="select_ln603_127"/></StgValue>
</operation>

<operation id="7848" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1.1_ifconv:47  br i1 %and_ln71_34, label %128, label %._crit_edge.2.1.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7849" st_id="644" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7126" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_1_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67_1, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_2_1_2"/></StgValue>
</operation>

<operation id="7850" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7127" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_1_2)

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="7851" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7128" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.1.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="7852" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7130" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.1.2_ifconv:0  %has_hit_0_2_1_2 = phi i1 [ %tmp_563, %128 ], [ false, %._crit_edge.2.1.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_1_2"/></StgValue>
</operation>

<operation id="7853" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7131" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:1  %zext_ln76_128 = zext i1 %has_hit_0_2_1_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_128"/></StgValue>
</operation>

<operation id="7854" st_id="645" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7132" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.2_ifconv:2  %v_assign_2_1_2 = uitofp i32 %zext_ln76_128 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1_2"/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="7855" st_id="646" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7132" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.2_ifconv:2  %v_assign_2_1_2 = uitofp i32 %zext_ln76_128 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1_2"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="7856" st_id="647" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7133" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.2_ifconv:3  %d_assign_2_1_2 = fpext float %v_assign_2_1_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1_2"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="7857" st_id="648" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7133" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.2_ifconv:3  %d_assign_2_1_2 = fpext float %v_assign_2_1_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1_2"/></StgValue>
</operation>

<operation id="7858" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7134" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.2_ifconv:4  %bitcast_ln696_256 = bitcast double %d_assign_2_1_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_256"/></StgValue>
</operation>

<operation id="7859" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7135" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.2_ifconv:5  %trunc_ln557_128 = trunc i64 %bitcast_ln696_256 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_128"/></StgValue>
</operation>

<operation id="7860" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.2_ifconv:6  %tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_256, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="7861" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7137" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.2_ifconv:7  %p_Result_2_1_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_256, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_2"/></StgValue>
</operation>

<operation id="7862" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7138" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.1.2_ifconv:8  %zext_ln461_128 = zext i11 %p_Result_2_1_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_128"/></StgValue>
</operation>

<operation id="7863" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7139" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.2_ifconv:9  %trunc_ln565_128 = trunc i64 %bitcast_ln696_256 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_128"/></StgValue>
</operation>

<operation id="7864" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7140" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.1.2_ifconv:10  %tmp_256 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_128)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="7865" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7141" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.1.2_ifconv:11  %zext_ln569_128 = zext i53 %tmp_256 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_128"/></StgValue>
</operation>

<operation id="7866" st_id="648" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7142" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.2_ifconv:12  %sub_ln461_128 = sub i54 0, %zext_ln569_128

]]></Node>
<StgValue><ssdm name="sub_ln461_128"/></StgValue>
</operation>

<operation id="7867" st_id="648" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7143" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.1.2_ifconv:13  %select_ln570_128 = select i1 %tmp_564, i54 %sub_ln461_128, i54 %zext_ln569_128

]]></Node>
<StgValue><ssdm name="select_ln570_128"/></StgValue>
</operation>

<operation id="7868" st_id="648" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7144" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.1.2_ifconv:14  %icmp_ln571_128 = icmp eq i63 %trunc_ln557_128, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_128"/></StgValue>
</operation>

<operation id="7869" st_id="648" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:15  %sub_ln575_128 = sub i12 1075, %zext_ln461_128

]]></Node>
<StgValue><ssdm name="sub_ln575_128"/></StgValue>
</operation>

<operation id="7870" st_id="648" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7146" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:16  %icmp_ln581_128 = icmp sgt i12 %sub_ln575_128, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_128"/></StgValue>
</operation>

<operation id="7871" st_id="648" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:17  %add_ln581_128 = add i12 -4, %sub_ln575_128

]]></Node>
<StgValue><ssdm name="add_ln581_128"/></StgValue>
</operation>

<operation id="7872" st_id="648" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:18  %sub_ln581_128 = sub i12 4, %sub_ln575_128

]]></Node>
<StgValue><ssdm name="sub_ln581_128"/></StgValue>
</operation>

<operation id="7873" st_id="648" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7149" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:19  %select_ln581_128 = select i1 %icmp_ln581_128, i12 %add_ln581_128, i12 %sub_ln581_128

]]></Node>
<StgValue><ssdm name="select_ln581_128"/></StgValue>
</operation>

<operation id="7874" st_id="648" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7151" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:21  %icmp_ln582_128 = icmp eq i12 %sub_ln575_128, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_128"/></StgValue>
</operation>

<operation id="7875" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7152" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.2_ifconv:22  %trunc_ln583_128 = trunc i54 %select_ln570_128 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_128"/></StgValue>
</operation>

<operation id="7876" st_id="648" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7153" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:23  %icmp_ln585_128 = icmp ult i12 %select_ln581_128, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_128"/></StgValue>
</operation>

<operation id="7877" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7158" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.2_ifconv:28  %bitcast_ln696_257 = bitcast float %v_assign_2_1_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_257"/></StgValue>
</operation>

<operation id="7878" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.2_ifconv:29  %tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_257, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="7879" st_id="648" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7160" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:30  %select_ln588_128 = select i1 %tmp_565, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_128"/></StgValue>
</operation>

<operation id="7880" st_id="648" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:32  %xor_ln571_128 = xor i1 %icmp_ln571_128, true

]]></Node>
<StgValue><ssdm name="xor_ln571_128"/></StgValue>
</operation>

<operation id="7881" st_id="648" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:33  %and_ln582_128 = and i1 %icmp_ln582_128, %xor_ln571_128

]]></Node>
<StgValue><ssdm name="and_ln582_128"/></StgValue>
</operation>

<operation id="7882" st_id="648" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7164" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:34  %select_ln582_128 = select i1 %and_ln582_128, i12 %trunc_ln583_128, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_128"/></StgValue>
</operation>

<operation id="7883" st_id="648" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:35  %or_ln582_128 = or i1 %icmp_ln571_128, %icmp_ln582_128

]]></Node>
<StgValue><ssdm name="or_ln582_128"/></StgValue>
</operation>

<operation id="7884" st_id="648" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:36  %xor_ln582_128 = xor i1 %or_ln582_128, true

]]></Node>
<StgValue><ssdm name="xor_ln582_128"/></StgValue>
</operation>

<operation id="7885" st_id="648" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:37  %and_ln581_128 = and i1 %icmp_ln581_128, %xor_ln582_128

]]></Node>
<StgValue><ssdm name="and_ln581_128"/></StgValue>
</operation>

<operation id="7886" st_id="648" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:38  %xor_ln585_128 = xor i1 %icmp_ln585_128, true

]]></Node>
<StgValue><ssdm name="xor_ln585_128"/></StgValue>
</operation>

<operation id="7887" st_id="648" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:39  %and_ln585_256 = and i1 %and_ln581_128, %xor_ln585_128

]]></Node>
<StgValue><ssdm name="and_ln585_256"/></StgValue>
</operation>

<operation id="7888" st_id="648" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7170" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:40  %select_ln585_256 = select i1 %and_ln585_256, i12 %select_ln588_128, i12 %select_ln582_128

]]></Node>
<StgValue><ssdm name="select_ln585_256"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="7889" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7150" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:20  %sext_ln581_128 = sext i12 %select_ln581_128 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_128"/></StgValue>
</operation>

<operation id="7890" st_id="649" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7154" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:24  %icmp_ln603_128 = icmp ult i12 %select_ln581_128, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_128"/></StgValue>
</operation>

<operation id="7891" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7155" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.2_ifconv:25  %zext_ln586_128 = zext i32 %sext_ln581_128 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_128"/></StgValue>
</operation>

<operation id="7892" st_id="649" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7156" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.2_ifconv:26  %ashr_ln586_128 = ashr i54 %select_ln570_128, %zext_ln586_128

]]></Node>
<StgValue><ssdm name="ashr_ln586_128"/></StgValue>
</operation>

<operation id="7893" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7157" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.2_ifconv:27  %trunc_ln586_128 = trunc i54 %ashr_ln586_128 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_128"/></StgValue>
</operation>

<operation id="7894" st_id="649" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:31  %shl_ln604_128 = shl i12 %trunc_ln583_128, %select_ln581_128

]]></Node>
<StgValue><ssdm name="shl_ln604_128"/></StgValue>
</operation>

<operation id="7895" st_id="649" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:41  %and_ln585_257 = and i1 %and_ln581_128, %icmp_ln585_128

]]></Node>
<StgValue><ssdm name="and_ln585_257"/></StgValue>
</operation>

<operation id="7896" st_id="649" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7172" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:42  %select_ln585_257 = select i1 %and_ln585_257, i12 %trunc_ln586_128, i12 %select_ln585_256

]]></Node>
<StgValue><ssdm name="select_ln585_257"/></StgValue>
</operation>

<operation id="7897" st_id="649" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:43  %or_ln581_128 = or i1 %or_ln582_128, %icmp_ln581_128

]]></Node>
<StgValue><ssdm name="or_ln581_128"/></StgValue>
</operation>

<operation id="7898" st_id="649" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:44  %xor_ln581_128 = xor i1 %or_ln581_128, true

]]></Node>
<StgValue><ssdm name="xor_ln581_128"/></StgValue>
</operation>

<operation id="7899" st_id="649" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.2_ifconv:45  %and_ln603_128 = and i1 %icmp_ln603_128, %xor_ln581_128

]]></Node>
<StgValue><ssdm name="and_ln603_128"/></StgValue>
</operation>

<operation id="7900" st_id="649" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7176" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.2_ifconv:46  %select_ln603_128 = select i1 %and_ln603_128, i12 %shl_ln604_128, i12 %select_ln585_257

]]></Node>
<StgValue><ssdm name="select_ln603_128"/></StgValue>
</operation>

<operation id="7901" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1.2_ifconv:47  br i1 %and_ln71_34, label %129, label %._crit_edge.2.1.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7902" st_id="649" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7179" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_1_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67_1, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_2_1_3"/></StgValue>
</operation>

<operation id="7903" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7180" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_1_3)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="7904" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7181" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.1.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="7905" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7183" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.1.3_ifconv:0  %has_hit_0_2_1_3 = phi i1 [ %tmp_566, %129 ], [ false, %._crit_edge.2.1.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_1_3"/></StgValue>
</operation>

<operation id="7906" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7184" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:1  %zext_ln76_129 = zext i1 %has_hit_0_2_1_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_129"/></StgValue>
</operation>

<operation id="7907" st_id="650" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7185" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.3_ifconv:2  %v_assign_2_1_3 = uitofp i32 %zext_ln76_129 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1_3"/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="7908" st_id="651" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7185" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.3_ifconv:2  %v_assign_2_1_3 = uitofp i32 %zext_ln76_129 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1_3"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="7909" st_id="652" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7186" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.3_ifconv:3  %d_assign_2_1_3 = fpext float %v_assign_2_1_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1_3"/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="7910" st_id="653" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7186" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.3_ifconv:3  %d_assign_2_1_3 = fpext float %v_assign_2_1_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1_3"/></StgValue>
</operation>

<operation id="7911" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7187" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.3_ifconv:4  %bitcast_ln696_258 = bitcast double %d_assign_2_1_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_258"/></StgValue>
</operation>

<operation id="7912" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7188" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.3_ifconv:5  %trunc_ln557_129 = trunc i64 %bitcast_ln696_258 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_129"/></StgValue>
</operation>

<operation id="7913" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7189" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.3_ifconv:6  %tmp_567 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_258, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="7914" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7190" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.3_ifconv:7  %p_Result_2_1_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_258, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_3"/></StgValue>
</operation>

<operation id="7915" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7191" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.1.3_ifconv:8  %zext_ln461_129 = zext i11 %p_Result_2_1_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_129"/></StgValue>
</operation>

<operation id="7916" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7192" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.3_ifconv:9  %trunc_ln565_129 = trunc i64 %bitcast_ln696_258 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_129"/></StgValue>
</operation>

<operation id="7917" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7193" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.1.3_ifconv:10  %tmp_258 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_129)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="7918" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7194" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.1.3_ifconv:11  %zext_ln569_129 = zext i53 %tmp_258 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_129"/></StgValue>
</operation>

<operation id="7919" st_id="653" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7195" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.3_ifconv:12  %sub_ln461_129 = sub i54 0, %zext_ln569_129

]]></Node>
<StgValue><ssdm name="sub_ln461_129"/></StgValue>
</operation>

<operation id="7920" st_id="653" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7196" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.1.3_ifconv:13  %select_ln570_129 = select i1 %tmp_567, i54 %sub_ln461_129, i54 %zext_ln569_129

]]></Node>
<StgValue><ssdm name="select_ln570_129"/></StgValue>
</operation>

<operation id="7921" st_id="653" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7197" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.1.3_ifconv:14  %icmp_ln571_129 = icmp eq i63 %trunc_ln557_129, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_129"/></StgValue>
</operation>

<operation id="7922" st_id="653" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:15  %sub_ln575_129 = sub i12 1075, %zext_ln461_129

]]></Node>
<StgValue><ssdm name="sub_ln575_129"/></StgValue>
</operation>

<operation id="7923" st_id="653" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7199" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:16  %icmp_ln581_129 = icmp sgt i12 %sub_ln575_129, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_129"/></StgValue>
</operation>

<operation id="7924" st_id="653" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:17  %add_ln581_129 = add i12 -4, %sub_ln575_129

]]></Node>
<StgValue><ssdm name="add_ln581_129"/></StgValue>
</operation>

<operation id="7925" st_id="653" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:18  %sub_ln581_129 = sub i12 4, %sub_ln575_129

]]></Node>
<StgValue><ssdm name="sub_ln581_129"/></StgValue>
</operation>

<operation id="7926" st_id="653" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7202" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:19  %select_ln581_129 = select i1 %icmp_ln581_129, i12 %add_ln581_129, i12 %sub_ln581_129

]]></Node>
<StgValue><ssdm name="select_ln581_129"/></StgValue>
</operation>

<operation id="7927" st_id="653" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7204" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:21  %icmp_ln582_129 = icmp eq i12 %sub_ln575_129, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_129"/></StgValue>
</operation>

<operation id="7928" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7205" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.3_ifconv:22  %trunc_ln583_129 = trunc i54 %select_ln570_129 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_129"/></StgValue>
</operation>

<operation id="7929" st_id="653" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7206" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:23  %icmp_ln585_129 = icmp ult i12 %select_ln581_129, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_129"/></StgValue>
</operation>

<operation id="7930" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7211" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.3_ifconv:28  %bitcast_ln696_259 = bitcast float %v_assign_2_1_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_259"/></StgValue>
</operation>

<operation id="7931" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.3_ifconv:29  %tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_259, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="7932" st_id="653" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7213" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:30  %select_ln588_129 = select i1 %tmp_568, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_129"/></StgValue>
</operation>

<operation id="7933" st_id="653" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:32  %xor_ln571_129 = xor i1 %icmp_ln571_129, true

]]></Node>
<StgValue><ssdm name="xor_ln571_129"/></StgValue>
</operation>

<operation id="7934" st_id="653" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:33  %and_ln582_129 = and i1 %icmp_ln582_129, %xor_ln571_129

]]></Node>
<StgValue><ssdm name="and_ln582_129"/></StgValue>
</operation>

<operation id="7935" st_id="653" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7217" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:34  %select_ln582_129 = select i1 %and_ln582_129, i12 %trunc_ln583_129, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_129"/></StgValue>
</operation>

<operation id="7936" st_id="653" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:35  %or_ln582_129 = or i1 %icmp_ln571_129, %icmp_ln582_129

]]></Node>
<StgValue><ssdm name="or_ln582_129"/></StgValue>
</operation>

<operation id="7937" st_id="653" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:36  %xor_ln582_129 = xor i1 %or_ln582_129, true

]]></Node>
<StgValue><ssdm name="xor_ln582_129"/></StgValue>
</operation>

<operation id="7938" st_id="653" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:37  %and_ln581_129 = and i1 %icmp_ln581_129, %xor_ln582_129

]]></Node>
<StgValue><ssdm name="and_ln581_129"/></StgValue>
</operation>

<operation id="7939" st_id="653" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:38  %xor_ln585_129 = xor i1 %icmp_ln585_129, true

]]></Node>
<StgValue><ssdm name="xor_ln585_129"/></StgValue>
</operation>

<operation id="7940" st_id="653" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:39  %and_ln585_258 = and i1 %and_ln581_129, %xor_ln585_129

]]></Node>
<StgValue><ssdm name="and_ln585_258"/></StgValue>
</operation>

<operation id="7941" st_id="653" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7223" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:40  %select_ln585_258 = select i1 %and_ln585_258, i12 %select_ln588_129, i12 %select_ln582_129

]]></Node>
<StgValue><ssdm name="select_ln585_258"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="7942" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7203" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:20  %sext_ln581_129 = sext i12 %select_ln581_129 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_129"/></StgValue>
</operation>

<operation id="7943" st_id="654" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7207" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:24  %icmp_ln603_129 = icmp ult i12 %select_ln581_129, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_129"/></StgValue>
</operation>

<operation id="7944" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7208" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.3_ifconv:25  %zext_ln586_129 = zext i32 %sext_ln581_129 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_129"/></StgValue>
</operation>

<operation id="7945" st_id="654" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7209" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.3_ifconv:26  %ashr_ln586_129 = ashr i54 %select_ln570_129, %zext_ln586_129

]]></Node>
<StgValue><ssdm name="ashr_ln586_129"/></StgValue>
</operation>

<operation id="7946" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7210" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.3_ifconv:27  %trunc_ln586_129 = trunc i54 %ashr_ln586_129 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_129"/></StgValue>
</operation>

<operation id="7947" st_id="654" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:31  %shl_ln604_129 = shl i12 %trunc_ln583_129, %select_ln581_129

]]></Node>
<StgValue><ssdm name="shl_ln604_129"/></StgValue>
</operation>

<operation id="7948" st_id="654" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:41  %and_ln585_259 = and i1 %and_ln581_129, %icmp_ln585_129

]]></Node>
<StgValue><ssdm name="and_ln585_259"/></StgValue>
</operation>

<operation id="7949" st_id="654" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7225" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:42  %select_ln585_259 = select i1 %and_ln585_259, i12 %trunc_ln586_129, i12 %select_ln585_258

]]></Node>
<StgValue><ssdm name="select_ln585_259"/></StgValue>
</operation>

<operation id="7950" st_id="654" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:43  %or_ln581_129 = or i1 %or_ln582_129, %icmp_ln581_129

]]></Node>
<StgValue><ssdm name="or_ln581_129"/></StgValue>
</operation>

<operation id="7951" st_id="654" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:44  %xor_ln581_129 = xor i1 %or_ln581_129, true

]]></Node>
<StgValue><ssdm name="xor_ln581_129"/></StgValue>
</operation>

<operation id="7952" st_id="654" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.3_ifconv:45  %and_ln603_129 = and i1 %icmp_ln603_129, %xor_ln581_129

]]></Node>
<StgValue><ssdm name="and_ln603_129"/></StgValue>
</operation>

<operation id="7953" st_id="654" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7229" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.3_ifconv:46  %select_ln603_129 = select i1 %and_ln603_129, i12 %shl_ln604_129, i12 %select_ln585_259

]]></Node>
<StgValue><ssdm name="select_ln603_129"/></StgValue>
</operation>

<operation id="7954" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1.3_ifconv:47  br i1 %and_ln71_34, label %130, label %._crit_edge.2.1.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="7955" st_id="654" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7232" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_1_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67_1, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_2_1_4"/></StgValue>
</operation>

<operation id="7956" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7233" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_1_4)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="7957" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7234" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.1.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="7958" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7236" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.1.4_ifconv:0  %has_hit_0_2_1_4 = phi i1 [ %tmp_569, %130 ], [ false, %._crit_edge.2.1.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_1_4"/></StgValue>
</operation>

<operation id="7959" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7237" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:1  %zext_ln76_130 = zext i1 %has_hit_0_2_1_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_130"/></StgValue>
</operation>

<operation id="7960" st_id="655" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7238" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.4_ifconv:2  %v_assign_2_1_4 = uitofp i32 %zext_ln76_130 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1_4"/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="7961" st_id="656" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7238" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.4_ifconv:2  %v_assign_2_1_4 = uitofp i32 %zext_ln76_130 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1_4"/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="7962" st_id="657" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7239" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.4_ifconv:3  %d_assign_2_1_4 = fpext float %v_assign_2_1_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1_4"/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="7963" st_id="658" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7239" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.4_ifconv:3  %d_assign_2_1_4 = fpext float %v_assign_2_1_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1_4"/></StgValue>
</operation>

<operation id="7964" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7240" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.4_ifconv:4  %bitcast_ln696_260 = bitcast double %d_assign_2_1_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_260"/></StgValue>
</operation>

<operation id="7965" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7241" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.4_ifconv:5  %trunc_ln557_130 = trunc i64 %bitcast_ln696_260 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_130"/></StgValue>
</operation>

<operation id="7966" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7242" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.4_ifconv:6  %tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_260, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="7967" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7243" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.4_ifconv:7  %p_Result_2_1_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_260, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_4"/></StgValue>
</operation>

<operation id="7968" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7244" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.1.4_ifconv:8  %zext_ln461_130 = zext i11 %p_Result_2_1_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_130"/></StgValue>
</operation>

<operation id="7969" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7245" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.4_ifconv:9  %trunc_ln565_130 = trunc i64 %bitcast_ln696_260 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_130"/></StgValue>
</operation>

<operation id="7970" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7246" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.1.4_ifconv:10  %tmp_260 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_130)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="7971" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7247" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.1.4_ifconv:11  %zext_ln569_130 = zext i53 %tmp_260 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_130"/></StgValue>
</operation>

<operation id="7972" st_id="658" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7248" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.4_ifconv:12  %sub_ln461_130 = sub i54 0, %zext_ln569_130

]]></Node>
<StgValue><ssdm name="sub_ln461_130"/></StgValue>
</operation>

<operation id="7973" st_id="658" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7249" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.1.4_ifconv:13  %select_ln570_130 = select i1 %tmp_570, i54 %sub_ln461_130, i54 %zext_ln569_130

]]></Node>
<StgValue><ssdm name="select_ln570_130"/></StgValue>
</operation>

<operation id="7974" st_id="658" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7250" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.1.4_ifconv:14  %icmp_ln571_130 = icmp eq i63 %trunc_ln557_130, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_130"/></StgValue>
</operation>

<operation id="7975" st_id="658" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:15  %sub_ln575_130 = sub i12 1075, %zext_ln461_130

]]></Node>
<StgValue><ssdm name="sub_ln575_130"/></StgValue>
</operation>

<operation id="7976" st_id="658" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7252" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:16  %icmp_ln581_130 = icmp sgt i12 %sub_ln575_130, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_130"/></StgValue>
</operation>

<operation id="7977" st_id="658" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:17  %add_ln581_130 = add i12 -4, %sub_ln575_130

]]></Node>
<StgValue><ssdm name="add_ln581_130"/></StgValue>
</operation>

<operation id="7978" st_id="658" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7254" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:18  %sub_ln581_130 = sub i12 4, %sub_ln575_130

]]></Node>
<StgValue><ssdm name="sub_ln581_130"/></StgValue>
</operation>

<operation id="7979" st_id="658" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7255" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:19  %select_ln581_130 = select i1 %icmp_ln581_130, i12 %add_ln581_130, i12 %sub_ln581_130

]]></Node>
<StgValue><ssdm name="select_ln581_130"/></StgValue>
</operation>

<operation id="7980" st_id="658" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7257" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:21  %icmp_ln582_130 = icmp eq i12 %sub_ln575_130, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_130"/></StgValue>
</operation>

<operation id="7981" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7258" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.4_ifconv:22  %trunc_ln583_130 = trunc i54 %select_ln570_130 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_130"/></StgValue>
</operation>

<operation id="7982" st_id="658" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7259" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:23  %icmp_ln585_130 = icmp ult i12 %select_ln581_130, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_130"/></StgValue>
</operation>

<operation id="7983" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7264" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.4_ifconv:28  %bitcast_ln696_261 = bitcast float %v_assign_2_1_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_261"/></StgValue>
</operation>

<operation id="7984" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.4_ifconv:29  %tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_261, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="7985" st_id="658" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7266" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:30  %select_ln588_130 = select i1 %tmp_571, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_130"/></StgValue>
</operation>

<operation id="7986" st_id="658" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:32  %xor_ln571_130 = xor i1 %icmp_ln571_130, true

]]></Node>
<StgValue><ssdm name="xor_ln571_130"/></StgValue>
</operation>

<operation id="7987" st_id="658" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:33  %and_ln582_130 = and i1 %icmp_ln582_130, %xor_ln571_130

]]></Node>
<StgValue><ssdm name="and_ln582_130"/></StgValue>
</operation>

<operation id="7988" st_id="658" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7270" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:34  %select_ln582_130 = select i1 %and_ln582_130, i12 %trunc_ln583_130, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_130"/></StgValue>
</operation>

<operation id="7989" st_id="658" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:35  %or_ln582_130 = or i1 %icmp_ln571_130, %icmp_ln582_130

]]></Node>
<StgValue><ssdm name="or_ln582_130"/></StgValue>
</operation>

<operation id="7990" st_id="658" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:36  %xor_ln582_130 = xor i1 %or_ln582_130, true

]]></Node>
<StgValue><ssdm name="xor_ln582_130"/></StgValue>
</operation>

<operation id="7991" st_id="658" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:37  %and_ln581_130 = and i1 %icmp_ln581_130, %xor_ln582_130

]]></Node>
<StgValue><ssdm name="and_ln581_130"/></StgValue>
</operation>

<operation id="7992" st_id="658" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:38  %xor_ln585_130 = xor i1 %icmp_ln585_130, true

]]></Node>
<StgValue><ssdm name="xor_ln585_130"/></StgValue>
</operation>

<operation id="7993" st_id="658" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:39  %and_ln585_260 = and i1 %and_ln581_130, %xor_ln585_130

]]></Node>
<StgValue><ssdm name="and_ln585_260"/></StgValue>
</operation>

<operation id="7994" st_id="658" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7276" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:40  %select_ln585_260 = select i1 %and_ln585_260, i12 %select_ln588_130, i12 %select_ln582_130

]]></Node>
<StgValue><ssdm name="select_ln585_260"/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="7995" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7256" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:20  %sext_ln581_130 = sext i12 %select_ln581_130 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_130"/></StgValue>
</operation>

<operation id="7996" st_id="659" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7260" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:24  %icmp_ln603_130 = icmp ult i12 %select_ln581_130, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_130"/></StgValue>
</operation>

<operation id="7997" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7261" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.4_ifconv:25  %zext_ln586_130 = zext i32 %sext_ln581_130 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_130"/></StgValue>
</operation>

<operation id="7998" st_id="659" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7262" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.4_ifconv:26  %ashr_ln586_130 = ashr i54 %select_ln570_130, %zext_ln586_130

]]></Node>
<StgValue><ssdm name="ashr_ln586_130"/></StgValue>
</operation>

<operation id="7999" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7263" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.4_ifconv:27  %trunc_ln586_130 = trunc i54 %ashr_ln586_130 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_130"/></StgValue>
</operation>

<operation id="8000" st_id="659" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:31  %shl_ln604_130 = shl i12 %trunc_ln583_130, %select_ln581_130

]]></Node>
<StgValue><ssdm name="shl_ln604_130"/></StgValue>
</operation>

<operation id="8001" st_id="659" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:41  %and_ln585_261 = and i1 %and_ln581_130, %icmp_ln585_130

]]></Node>
<StgValue><ssdm name="and_ln585_261"/></StgValue>
</operation>

<operation id="8002" st_id="659" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7278" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:42  %select_ln585_261 = select i1 %and_ln585_261, i12 %trunc_ln586_130, i12 %select_ln585_260

]]></Node>
<StgValue><ssdm name="select_ln585_261"/></StgValue>
</operation>

<operation id="8003" st_id="659" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:43  %or_ln581_130 = or i1 %or_ln582_130, %icmp_ln581_130

]]></Node>
<StgValue><ssdm name="or_ln581_130"/></StgValue>
</operation>

<operation id="8004" st_id="659" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:44  %xor_ln581_130 = xor i1 %or_ln581_130, true

]]></Node>
<StgValue><ssdm name="xor_ln581_130"/></StgValue>
</operation>

<operation id="8005" st_id="659" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.4_ifconv:45  %and_ln603_130 = and i1 %icmp_ln603_130, %xor_ln581_130

]]></Node>
<StgValue><ssdm name="and_ln603_130"/></StgValue>
</operation>

<operation id="8006" st_id="659" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7282" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.4_ifconv:46  %select_ln603_130 = select i1 %and_ln603_130, i12 %shl_ln604_130, i12 %select_ln585_261

]]></Node>
<StgValue><ssdm name="select_ln603_130"/></StgValue>
</operation>

<operation id="8007" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1.4_ifconv:47  br i1 %and_ln71_34, label %131, label %._crit_edge.2.1.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8008" st_id="659" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7285" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_1_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67_1, i11 %add_ln68_1)

]]></Node>
<StgValue><ssdm name="index_2_1_5"/></StgValue>
</operation>

<operation id="8009" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7286" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_1_5)

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="8010" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7287" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.1.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="8011" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7289" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.1.5_ifconv:0  %has_hit_0_2_1_5 = phi i1 [ %tmp_572, %131 ], [ false, %._crit_edge.2.1.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_1_5"/></StgValue>
</operation>

<operation id="8012" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7290" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:1  %zext_ln76_131 = zext i1 %has_hit_0_2_1_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_131"/></StgValue>
</operation>

<operation id="8013" st_id="660" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7291" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.5_ifconv:2  %v_assign_2_1_5 = uitofp i32 %zext_ln76_131 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1_5"/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="8014" st_id="661" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7291" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.5_ifconv:2  %v_assign_2_1_5 = uitofp i32 %zext_ln76_131 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_1_5"/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="8015" st_id="662" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7292" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.5_ifconv:3  %d_assign_2_1_5 = fpext float %v_assign_2_1_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1_5"/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="8016" st_id="663" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7292" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.5_ifconv:3  %d_assign_2_1_5 = fpext float %v_assign_2_1_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_1_5"/></StgValue>
</operation>

<operation id="8017" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7293" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.5_ifconv:4  %bitcast_ln696_262 = bitcast double %d_assign_2_1_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_262"/></StgValue>
</operation>

<operation id="8018" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7294" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.5_ifconv:5  %trunc_ln557_131 = trunc i64 %bitcast_ln696_262 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_131"/></StgValue>
</operation>

<operation id="8019" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7295" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.5_ifconv:6  %tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_262, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="8020" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7296" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.5_ifconv:7  %p_Result_2_1_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_262, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_5"/></StgValue>
</operation>

<operation id="8021" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7297" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.1.5_ifconv:8  %zext_ln461_131 = zext i11 %p_Result_2_1_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_131"/></StgValue>
</operation>

<operation id="8022" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7298" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.1.5_ifconv:9  %trunc_ln565_131 = trunc i64 %bitcast_ln696_262 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_131"/></StgValue>
</operation>

<operation id="8023" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7299" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.1.5_ifconv:10  %tmp_262 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_131)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="8024" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7300" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.1.5_ifconv:11  %zext_ln569_131 = zext i53 %tmp_262 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_131"/></StgValue>
</operation>

<operation id="8025" st_id="663" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7301" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.5_ifconv:12  %sub_ln461_131 = sub i54 0, %zext_ln569_131

]]></Node>
<StgValue><ssdm name="sub_ln461_131"/></StgValue>
</operation>

<operation id="8026" st_id="663" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7302" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.1.5_ifconv:13  %select_ln570_131 = select i1 %tmp_573, i54 %sub_ln461_131, i54 %zext_ln569_131

]]></Node>
<StgValue><ssdm name="select_ln570_131"/></StgValue>
</operation>

<operation id="8027" st_id="663" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7303" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.1.5_ifconv:14  %icmp_ln571_131 = icmp eq i63 %trunc_ln557_131, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_131"/></StgValue>
</operation>

<operation id="8028" st_id="663" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:15  %sub_ln575_131 = sub i12 1075, %zext_ln461_131

]]></Node>
<StgValue><ssdm name="sub_ln575_131"/></StgValue>
</operation>

<operation id="8029" st_id="663" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7305" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:16  %icmp_ln581_131 = icmp sgt i12 %sub_ln575_131, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_131"/></StgValue>
</operation>

<operation id="8030" st_id="663" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:17  %add_ln581_131 = add i12 -4, %sub_ln575_131

]]></Node>
<StgValue><ssdm name="add_ln581_131"/></StgValue>
</operation>

<operation id="8031" st_id="663" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:18  %sub_ln581_131 = sub i12 4, %sub_ln575_131

]]></Node>
<StgValue><ssdm name="sub_ln581_131"/></StgValue>
</operation>

<operation id="8032" st_id="663" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7308" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:19  %select_ln581_131 = select i1 %icmp_ln581_131, i12 %add_ln581_131, i12 %sub_ln581_131

]]></Node>
<StgValue><ssdm name="select_ln581_131"/></StgValue>
</operation>

<operation id="8033" st_id="663" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7310" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:21  %icmp_ln582_131 = icmp eq i12 %sub_ln575_131, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_131"/></StgValue>
</operation>

<operation id="8034" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7311" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.5_ifconv:22  %trunc_ln583_131 = trunc i54 %select_ln570_131 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_131"/></StgValue>
</operation>

<operation id="8035" st_id="663" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7312" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:23  %icmp_ln585_131 = icmp ult i12 %select_ln581_131, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_131"/></StgValue>
</operation>

<operation id="8036" st_id="663" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7313" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:24  %icmp_ln603_131 = icmp ult i12 %select_ln581_131, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_131"/></StgValue>
</operation>

<operation id="8037" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7317" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.5_ifconv:28  %bitcast_ln696_263 = bitcast float %v_assign_2_1_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_263"/></StgValue>
</operation>

<operation id="8038" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.5_ifconv:29  %tmp_574 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_263, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="8039" st_id="663" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7319" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:30  %select_ln588_131 = select i1 %tmp_574, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_131"/></StgValue>
</operation>

<operation id="8040" st_id="663" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:32  %xor_ln571_131 = xor i1 %icmp_ln571_131, true

]]></Node>
<StgValue><ssdm name="xor_ln571_131"/></StgValue>
</operation>

<operation id="8041" st_id="663" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:33  %and_ln582_131 = and i1 %icmp_ln582_131, %xor_ln571_131

]]></Node>
<StgValue><ssdm name="and_ln582_131"/></StgValue>
</operation>

<operation id="8042" st_id="663" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7323" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:34  %select_ln582_131 = select i1 %and_ln582_131, i12 %trunc_ln583_131, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_131"/></StgValue>
</operation>

<operation id="8043" st_id="663" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:35  %or_ln582_131 = or i1 %icmp_ln571_131, %icmp_ln582_131

]]></Node>
<StgValue><ssdm name="or_ln582_131"/></StgValue>
</operation>

<operation id="8044" st_id="663" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:36  %xor_ln582_131 = xor i1 %or_ln582_131, true

]]></Node>
<StgValue><ssdm name="xor_ln582_131"/></StgValue>
</operation>

<operation id="8045" st_id="663" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:37  %and_ln581_131 = and i1 %icmp_ln581_131, %xor_ln582_131

]]></Node>
<StgValue><ssdm name="and_ln581_131"/></StgValue>
</operation>

<operation id="8046" st_id="663" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:38  %xor_ln585_131 = xor i1 %icmp_ln585_131, true

]]></Node>
<StgValue><ssdm name="xor_ln585_131"/></StgValue>
</operation>

<operation id="8047" st_id="663" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:39  %and_ln585_262 = and i1 %and_ln581_131, %xor_ln585_131

]]></Node>
<StgValue><ssdm name="and_ln585_262"/></StgValue>
</operation>

<operation id="8048" st_id="663" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7329" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:40  %select_ln585_262 = select i1 %and_ln585_262, i12 %select_ln588_131, i12 %select_ln582_131

]]></Node>
<StgValue><ssdm name="select_ln585_262"/></StgValue>
</operation>

<operation id="8049" st_id="663" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:43  %or_ln581_131 = or i1 %or_ln582_131, %icmp_ln581_131

]]></Node>
<StgValue><ssdm name="or_ln581_131"/></StgValue>
</operation>

<operation id="8050" st_id="663" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:44  %xor_ln581_131 = xor i1 %or_ln581_131, true

]]></Node>
<StgValue><ssdm name="xor_ln581_131"/></StgValue>
</operation>

<operation id="8051" st_id="663" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:45  %and_ln603_131 = and i1 %icmp_ln603_131, %xor_ln581_131

]]></Node>
<StgValue><ssdm name="and_ln603_131"/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="8052" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7309" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:20  %sext_ln581_131 = sext i12 %select_ln581_131 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_131"/></StgValue>
</operation>

<operation id="8053" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7314" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.5_ifconv:25  %zext_ln586_131 = zext i32 %sext_ln581_131 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_131"/></StgValue>
</operation>

<operation id="8054" st_id="664" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7315" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.1.5_ifconv:26  %ashr_ln586_131 = ashr i54 %select_ln570_131, %zext_ln586_131

]]></Node>
<StgValue><ssdm name="ashr_ln586_131"/></StgValue>
</operation>

<operation id="8055" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7316" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.1.5_ifconv:27  %trunc_ln586_131 = trunc i54 %ashr_ln586_131 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_131"/></StgValue>
</operation>

<operation id="8056" st_id="664" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:31  %shl_ln604_131 = shl i12 %trunc_ln583_131, %select_ln581_131

]]></Node>
<StgValue><ssdm name="shl_ln604_131"/></StgValue>
</operation>

<operation id="8057" st_id="664" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:41  %and_ln585_263 = and i1 %and_ln581_131, %icmp_ln585_131

]]></Node>
<StgValue><ssdm name="and_ln585_263"/></StgValue>
</operation>

<operation id="8058" st_id="664" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7331" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:42  %select_ln585_263 = select i1 %and_ln585_263, i12 %trunc_ln586_131, i12 %select_ln585_262

]]></Node>
<StgValue><ssdm name="select_ln585_263"/></StgValue>
</operation>

<operation id="8059" st_id="664" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7335" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.1.5_ifconv:46  %select_ln603_131 = select i1 %and_ln603_131, i12 %shl_ln604_131, i12 %select_ln585_263

]]></Node>
<StgValue><ssdm name="select_ln603_131"/></StgValue>
</operation>

<operation id="8060" st_id="664" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.5_ifconv:47  %and_ln71_35 = and i1 %and_ln71_5, %and_ln71_32

]]></Node>
<StgValue><ssdm name="and_ln71_35"/></StgValue>
</operation>

<operation id="8061" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1.5_ifconv:48  br i1 %and_ln71_35, label %132, label %._crit_edge.2.2.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8062" st_id="664" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7339" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_2 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67_1, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_2_2"/></StgValue>
</operation>

<operation id="8063" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7340" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_575 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_2)

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="8064" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7341" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.2.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="8065" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7343" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.2.0_ifconv:0  %has_hit_0_2_2_0 = phi i1 [ %tmp_575, %132 ], [ false, %._crit_edge.2.1.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_2_0"/></StgValue>
</operation>

<operation id="8066" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7344" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:1  %zext_ln76_132 = zext i1 %has_hit_0_2_2_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_132"/></StgValue>
</operation>

<operation id="8067" st_id="665" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7345" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.0_ifconv:2  %v_assign_2_2 = uitofp i32 %zext_ln76_132 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2"/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="8068" st_id="666" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7345" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.0_ifconv:2  %v_assign_2_2 = uitofp i32 %zext_ln76_132 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="8069" st_id="667" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7346" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.0_ifconv:3  %d_assign_2_2 = fpext float %v_assign_2_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2"/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="8070" st_id="668" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7346" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.0_ifconv:3  %d_assign_2_2 = fpext float %v_assign_2_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2"/></StgValue>
</operation>

<operation id="8071" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7347" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.0_ifconv:4  %bitcast_ln696_264 = bitcast double %d_assign_2_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_264"/></StgValue>
</operation>

<operation id="8072" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7348" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.0_ifconv:5  %trunc_ln557_132 = trunc i64 %bitcast_ln696_264 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_132"/></StgValue>
</operation>

<operation id="8073" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7349" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.0_ifconv:6  %tmp_576 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_264, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="8074" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7350" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.2.0_ifconv:7  %p_Result_2_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_264, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_2"/></StgValue>
</operation>

<operation id="8075" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7351" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.2.0_ifconv:8  %zext_ln461_132 = zext i11 %p_Result_2_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_132"/></StgValue>
</operation>

<operation id="8076" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7352" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.0_ifconv:9  %trunc_ln565_132 = trunc i64 %bitcast_ln696_264 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_132"/></StgValue>
</operation>

<operation id="8077" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7353" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.2.0_ifconv:10  %tmp_264 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_132)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="8078" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7354" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.2.0_ifconv:11  %zext_ln569_132 = zext i53 %tmp_264 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_132"/></StgValue>
</operation>

<operation id="8079" st_id="668" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7355" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.0_ifconv:12  %sub_ln461_132 = sub i54 0, %zext_ln569_132

]]></Node>
<StgValue><ssdm name="sub_ln461_132"/></StgValue>
</operation>

<operation id="8080" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7356" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.2.0_ifconv:13  %select_ln570_132 = select i1 %tmp_576, i54 %sub_ln461_132, i54 %zext_ln569_132

]]></Node>
<StgValue><ssdm name="select_ln570_132"/></StgValue>
</operation>

<operation id="8081" st_id="668" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7357" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.2.0_ifconv:14  %icmp_ln571_132 = icmp eq i63 %trunc_ln557_132, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_132"/></StgValue>
</operation>

<operation id="8082" st_id="668" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:15  %sub_ln575_132 = sub i12 1075, %zext_ln461_132

]]></Node>
<StgValue><ssdm name="sub_ln575_132"/></StgValue>
</operation>

<operation id="8083" st_id="668" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7359" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:16  %icmp_ln581_132 = icmp sgt i12 %sub_ln575_132, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_132"/></StgValue>
</operation>

<operation id="8084" st_id="668" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7360" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:17  %add_ln581_132 = add i12 -4, %sub_ln575_132

]]></Node>
<StgValue><ssdm name="add_ln581_132"/></StgValue>
</operation>

<operation id="8085" st_id="668" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:18  %sub_ln581_132 = sub i12 4, %sub_ln575_132

]]></Node>
<StgValue><ssdm name="sub_ln581_132"/></StgValue>
</operation>

<operation id="8086" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7362" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:19  %select_ln581_132 = select i1 %icmp_ln581_132, i12 %add_ln581_132, i12 %sub_ln581_132

]]></Node>
<StgValue><ssdm name="select_ln581_132"/></StgValue>
</operation>

<operation id="8087" st_id="668" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7364" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:21  %icmp_ln582_132 = icmp eq i12 %sub_ln575_132, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_132"/></StgValue>
</operation>

<operation id="8088" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7365" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.0_ifconv:22  %trunc_ln583_132 = trunc i54 %select_ln570_132 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_132"/></StgValue>
</operation>

<operation id="8089" st_id="668" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7366" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:23  %icmp_ln585_132 = icmp ult i12 %select_ln581_132, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_132"/></StgValue>
</operation>

<operation id="8090" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7371" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.0_ifconv:28  %bitcast_ln696_265 = bitcast float %v_assign_2_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_265"/></StgValue>
</operation>

<operation id="8091" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.0_ifconv:29  %tmp_577 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_265, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="8092" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7373" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:30  %select_ln588_132 = select i1 %tmp_577, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_132"/></StgValue>
</operation>

<operation id="8093" st_id="668" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:32  %xor_ln571_132 = xor i1 %icmp_ln571_132, true

]]></Node>
<StgValue><ssdm name="xor_ln571_132"/></StgValue>
</operation>

<operation id="8094" st_id="668" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:33  %and_ln582_132 = and i1 %icmp_ln582_132, %xor_ln571_132

]]></Node>
<StgValue><ssdm name="and_ln582_132"/></StgValue>
</operation>

<operation id="8095" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7377" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:34  %select_ln582_132 = select i1 %and_ln582_132, i12 %trunc_ln583_132, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_132"/></StgValue>
</operation>

<operation id="8096" st_id="668" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:35  %or_ln582_132 = or i1 %icmp_ln571_132, %icmp_ln582_132

]]></Node>
<StgValue><ssdm name="or_ln582_132"/></StgValue>
</operation>

<operation id="8097" st_id="668" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:36  %xor_ln582_132 = xor i1 %or_ln582_132, true

]]></Node>
<StgValue><ssdm name="xor_ln582_132"/></StgValue>
</operation>

<operation id="8098" st_id="668" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:37  %and_ln581_132 = and i1 %icmp_ln581_132, %xor_ln582_132

]]></Node>
<StgValue><ssdm name="and_ln581_132"/></StgValue>
</operation>

<operation id="8099" st_id="668" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:38  %xor_ln585_132 = xor i1 %icmp_ln585_132, true

]]></Node>
<StgValue><ssdm name="xor_ln585_132"/></StgValue>
</operation>

<operation id="8100" st_id="668" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:39  %and_ln585_264 = and i1 %and_ln581_132, %xor_ln585_132

]]></Node>
<StgValue><ssdm name="and_ln585_264"/></StgValue>
</operation>

<operation id="8101" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7383" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:40  %select_ln585_264 = select i1 %and_ln585_264, i12 %select_ln588_132, i12 %select_ln582_132

]]></Node>
<StgValue><ssdm name="select_ln585_264"/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="8102" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7363" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:20  %sext_ln581_132 = sext i12 %select_ln581_132 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_132"/></StgValue>
</operation>

<operation id="8103" st_id="669" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7367" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:24  %icmp_ln603_132 = icmp ult i12 %select_ln581_132, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_132"/></StgValue>
</operation>

<operation id="8104" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7368" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.0_ifconv:25  %zext_ln586_132 = zext i32 %sext_ln581_132 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_132"/></StgValue>
</operation>

<operation id="8105" st_id="669" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7369" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.0_ifconv:26  %ashr_ln586_132 = ashr i54 %select_ln570_132, %zext_ln586_132

]]></Node>
<StgValue><ssdm name="ashr_ln586_132"/></StgValue>
</operation>

<operation id="8106" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7370" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.0_ifconv:27  %trunc_ln586_132 = trunc i54 %ashr_ln586_132 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_132"/></StgValue>
</operation>

<operation id="8107" st_id="669" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:31  %shl_ln604_132 = shl i12 %trunc_ln583_132, %select_ln581_132

]]></Node>
<StgValue><ssdm name="shl_ln604_132"/></StgValue>
</operation>

<operation id="8108" st_id="669" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:41  %and_ln585_265 = and i1 %and_ln581_132, %icmp_ln585_132

]]></Node>
<StgValue><ssdm name="and_ln585_265"/></StgValue>
</operation>

<operation id="8109" st_id="669" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7385" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:42  %select_ln585_265 = select i1 %and_ln585_265, i12 %trunc_ln586_132, i12 %select_ln585_264

]]></Node>
<StgValue><ssdm name="select_ln585_265"/></StgValue>
</operation>

<operation id="8110" st_id="669" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:43  %or_ln581_132 = or i1 %or_ln582_132, %icmp_ln581_132

]]></Node>
<StgValue><ssdm name="or_ln581_132"/></StgValue>
</operation>

<operation id="8111" st_id="669" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:44  %xor_ln581_132 = xor i1 %or_ln581_132, true

]]></Node>
<StgValue><ssdm name="xor_ln581_132"/></StgValue>
</operation>

<operation id="8112" st_id="669" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.0_ifconv:45  %and_ln603_132 = and i1 %icmp_ln603_132, %xor_ln581_132

]]></Node>
<StgValue><ssdm name="and_ln603_132"/></StgValue>
</operation>

<operation id="8113" st_id="669" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7389" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.0_ifconv:46  %select_ln603_132 = select i1 %and_ln603_132, i12 %shl_ln604_132, i12 %select_ln585_265

]]></Node>
<StgValue><ssdm name="select_ln603_132"/></StgValue>
</operation>

<operation id="8114" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.2.0_ifconv:47  br i1 %and_ln71_35, label %133, label %._crit_edge.2.2.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8115" st_id="669" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7392" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_2_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67_1, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_2_2_1"/></StgValue>
</operation>

<operation id="8116" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7393" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_578 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_2_1)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="8117" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7394" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.2.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="8118" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7396" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.2.1_ifconv:0  %has_hit_0_2_2_1 = phi i1 [ %tmp_578, %133 ], [ false, %._crit_edge.2.2.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_2_1"/></StgValue>
</operation>

<operation id="8119" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7397" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:1  %zext_ln76_133 = zext i1 %has_hit_0_2_2_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_133"/></StgValue>
</operation>

<operation id="8120" st_id="670" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7398" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.1_ifconv:2  %v_assign_2_2_1 = uitofp i32 %zext_ln76_133 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2_1"/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="8121" st_id="671" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7398" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.1_ifconv:2  %v_assign_2_2_1 = uitofp i32 %zext_ln76_133 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2_1"/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="8122" st_id="672" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7399" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.1_ifconv:3  %d_assign_2_2_1 = fpext float %v_assign_2_2_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2_1"/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="8123" st_id="673" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7399" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.1_ifconv:3  %d_assign_2_2_1 = fpext float %v_assign_2_2_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2_1"/></StgValue>
</operation>

<operation id="8124" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7400" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.1_ifconv:4  %bitcast_ln696_266 = bitcast double %d_assign_2_2_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_266"/></StgValue>
</operation>

<operation id="8125" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7401" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.1_ifconv:5  %trunc_ln557_133 = trunc i64 %bitcast_ln696_266 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_133"/></StgValue>
</operation>

<operation id="8126" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.1_ifconv:6  %tmp_579 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_266, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="8127" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7403" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.2.1_ifconv:7  %p_Result_2_2_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_266, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_2_1"/></StgValue>
</operation>

<operation id="8128" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7404" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.2.1_ifconv:8  %zext_ln461_133 = zext i11 %p_Result_2_2_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_133"/></StgValue>
</operation>

<operation id="8129" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7405" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.1_ifconv:9  %trunc_ln565_133 = trunc i64 %bitcast_ln696_266 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_133"/></StgValue>
</operation>

<operation id="8130" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7406" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.2.1_ifconv:10  %tmp_266 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_133)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="8131" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7407" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.2.1_ifconv:11  %zext_ln569_133 = zext i53 %tmp_266 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_133"/></StgValue>
</operation>

<operation id="8132" st_id="673" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7408" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.1_ifconv:12  %sub_ln461_133 = sub i54 0, %zext_ln569_133

]]></Node>
<StgValue><ssdm name="sub_ln461_133"/></StgValue>
</operation>

<operation id="8133" st_id="673" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7409" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.2.1_ifconv:13  %select_ln570_133 = select i1 %tmp_579, i54 %sub_ln461_133, i54 %zext_ln569_133

]]></Node>
<StgValue><ssdm name="select_ln570_133"/></StgValue>
</operation>

<operation id="8134" st_id="673" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7410" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.2.1_ifconv:14  %icmp_ln571_133 = icmp eq i63 %trunc_ln557_133, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_133"/></StgValue>
</operation>

<operation id="8135" st_id="673" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7411" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:15  %sub_ln575_133 = sub i12 1075, %zext_ln461_133

]]></Node>
<StgValue><ssdm name="sub_ln575_133"/></StgValue>
</operation>

<operation id="8136" st_id="673" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7412" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:16  %icmp_ln581_133 = icmp sgt i12 %sub_ln575_133, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_133"/></StgValue>
</operation>

<operation id="8137" st_id="673" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7413" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:17  %add_ln581_133 = add i12 -4, %sub_ln575_133

]]></Node>
<StgValue><ssdm name="add_ln581_133"/></StgValue>
</operation>

<operation id="8138" st_id="673" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7414" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:18  %sub_ln581_133 = sub i12 4, %sub_ln575_133

]]></Node>
<StgValue><ssdm name="sub_ln581_133"/></StgValue>
</operation>

<operation id="8139" st_id="673" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7415" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:19  %select_ln581_133 = select i1 %icmp_ln581_133, i12 %add_ln581_133, i12 %sub_ln581_133

]]></Node>
<StgValue><ssdm name="select_ln581_133"/></StgValue>
</operation>

<operation id="8140" st_id="673" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7417" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:21  %icmp_ln582_133 = icmp eq i12 %sub_ln575_133, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_133"/></StgValue>
</operation>

<operation id="8141" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7418" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.1_ifconv:22  %trunc_ln583_133 = trunc i54 %select_ln570_133 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_133"/></StgValue>
</operation>

<operation id="8142" st_id="673" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7419" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:23  %icmp_ln585_133 = icmp ult i12 %select_ln581_133, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_133"/></StgValue>
</operation>

<operation id="8143" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7424" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.1_ifconv:28  %bitcast_ln696_267 = bitcast float %v_assign_2_2_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_267"/></StgValue>
</operation>

<operation id="8144" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.1_ifconv:29  %tmp_580 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_267, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="8145" st_id="673" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7426" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:30  %select_ln588_133 = select i1 %tmp_580, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_133"/></StgValue>
</operation>

<operation id="8146" st_id="673" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:32  %xor_ln571_133 = xor i1 %icmp_ln571_133, true

]]></Node>
<StgValue><ssdm name="xor_ln571_133"/></StgValue>
</operation>

<operation id="8147" st_id="673" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:33  %and_ln582_133 = and i1 %icmp_ln582_133, %xor_ln571_133

]]></Node>
<StgValue><ssdm name="and_ln582_133"/></StgValue>
</operation>

<operation id="8148" st_id="673" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7430" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:34  %select_ln582_133 = select i1 %and_ln582_133, i12 %trunc_ln583_133, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_133"/></StgValue>
</operation>

<operation id="8149" st_id="673" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:35  %or_ln582_133 = or i1 %icmp_ln571_133, %icmp_ln582_133

]]></Node>
<StgValue><ssdm name="or_ln582_133"/></StgValue>
</operation>

<operation id="8150" st_id="673" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:36  %xor_ln582_133 = xor i1 %or_ln582_133, true

]]></Node>
<StgValue><ssdm name="xor_ln582_133"/></StgValue>
</operation>

<operation id="8151" st_id="673" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:37  %and_ln581_133 = and i1 %icmp_ln581_133, %xor_ln582_133

]]></Node>
<StgValue><ssdm name="and_ln581_133"/></StgValue>
</operation>

<operation id="8152" st_id="673" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:38  %xor_ln585_133 = xor i1 %icmp_ln585_133, true

]]></Node>
<StgValue><ssdm name="xor_ln585_133"/></StgValue>
</operation>

<operation id="8153" st_id="673" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:39  %and_ln585_266 = and i1 %and_ln581_133, %xor_ln585_133

]]></Node>
<StgValue><ssdm name="and_ln585_266"/></StgValue>
</operation>

<operation id="8154" st_id="673" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7436" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:40  %select_ln585_266 = select i1 %and_ln585_266, i12 %select_ln588_133, i12 %select_ln582_133

]]></Node>
<StgValue><ssdm name="select_ln585_266"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="8155" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7416" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:20  %sext_ln581_133 = sext i12 %select_ln581_133 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_133"/></StgValue>
</operation>

<operation id="8156" st_id="674" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7420" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:24  %icmp_ln603_133 = icmp ult i12 %select_ln581_133, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_133"/></StgValue>
</operation>

<operation id="8157" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7421" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.1_ifconv:25  %zext_ln586_133 = zext i32 %sext_ln581_133 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_133"/></StgValue>
</operation>

<operation id="8158" st_id="674" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7422" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.1_ifconv:26  %ashr_ln586_133 = ashr i54 %select_ln570_133, %zext_ln586_133

]]></Node>
<StgValue><ssdm name="ashr_ln586_133"/></StgValue>
</operation>

<operation id="8159" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7423" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.1_ifconv:27  %trunc_ln586_133 = trunc i54 %ashr_ln586_133 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_133"/></StgValue>
</operation>

<operation id="8160" st_id="674" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7427" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:31  %shl_ln604_133 = shl i12 %trunc_ln583_133, %select_ln581_133

]]></Node>
<StgValue><ssdm name="shl_ln604_133"/></StgValue>
</operation>

<operation id="8161" st_id="674" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:41  %and_ln585_267 = and i1 %and_ln581_133, %icmp_ln585_133

]]></Node>
<StgValue><ssdm name="and_ln585_267"/></StgValue>
</operation>

<operation id="8162" st_id="674" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7438" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:42  %select_ln585_267 = select i1 %and_ln585_267, i12 %trunc_ln586_133, i12 %select_ln585_266

]]></Node>
<StgValue><ssdm name="select_ln585_267"/></StgValue>
</operation>

<operation id="8163" st_id="674" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:43  %or_ln581_133 = or i1 %or_ln582_133, %icmp_ln581_133

]]></Node>
<StgValue><ssdm name="or_ln581_133"/></StgValue>
</operation>

<operation id="8164" st_id="674" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:44  %xor_ln581_133 = xor i1 %or_ln581_133, true

]]></Node>
<StgValue><ssdm name="xor_ln581_133"/></StgValue>
</operation>

<operation id="8165" st_id="674" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.1_ifconv:45  %and_ln603_133 = and i1 %icmp_ln603_133, %xor_ln581_133

]]></Node>
<StgValue><ssdm name="and_ln603_133"/></StgValue>
</operation>

<operation id="8166" st_id="674" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7442" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.1_ifconv:46  %select_ln603_133 = select i1 %and_ln603_133, i12 %shl_ln604_133, i12 %select_ln585_267

]]></Node>
<StgValue><ssdm name="select_ln603_133"/></StgValue>
</operation>

<operation id="8167" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.2.1_ifconv:47  br i1 %and_ln71_35, label %134, label %._crit_edge.2.2.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8168" st_id="674" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7445" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_2_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67_1, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_2_2_2"/></StgValue>
</operation>

<operation id="8169" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7446" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_581 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_2_2)

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="8170" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7447" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.2.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="8171" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7449" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.2.2_ifconv:0  %has_hit_0_2_2_2 = phi i1 [ %tmp_581, %134 ], [ false, %._crit_edge.2.2.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_2_2"/></StgValue>
</operation>

<operation id="8172" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7450" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:1  %zext_ln76_134 = zext i1 %has_hit_0_2_2_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_134"/></StgValue>
</operation>

<operation id="8173" st_id="675" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7451" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.2_ifconv:2  %v_assign_2_2_2 = uitofp i32 %zext_ln76_134 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2_2"/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="8174" st_id="676" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7451" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.2_ifconv:2  %v_assign_2_2_2 = uitofp i32 %zext_ln76_134 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2_2"/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="8175" st_id="677" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7452" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.2_ifconv:3  %d_assign_2_2_2 = fpext float %v_assign_2_2_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2_2"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="8176" st_id="678" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7452" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.2_ifconv:3  %d_assign_2_2_2 = fpext float %v_assign_2_2_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2_2"/></StgValue>
</operation>

<operation id="8177" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7453" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.2_ifconv:4  %bitcast_ln696_268 = bitcast double %d_assign_2_2_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_268"/></StgValue>
</operation>

<operation id="8178" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7454" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.2_ifconv:5  %trunc_ln557_134 = trunc i64 %bitcast_ln696_268 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_134"/></StgValue>
</operation>

<operation id="8179" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7455" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.2_ifconv:6  %tmp_582 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_268, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="8180" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7456" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.2.2_ifconv:7  %p_Result_2_2_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_268, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_2_2"/></StgValue>
</operation>

<operation id="8181" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7457" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.2.2_ifconv:8  %zext_ln461_134 = zext i11 %p_Result_2_2_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_134"/></StgValue>
</operation>

<operation id="8182" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7458" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.2_ifconv:9  %trunc_ln565_134 = trunc i64 %bitcast_ln696_268 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_134"/></StgValue>
</operation>

<operation id="8183" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7459" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.2.2_ifconv:10  %tmp_268 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_134)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="8184" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7460" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.2.2_ifconv:11  %zext_ln569_134 = zext i53 %tmp_268 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_134"/></StgValue>
</operation>

<operation id="8185" st_id="678" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7461" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.2_ifconv:12  %sub_ln461_134 = sub i54 0, %zext_ln569_134

]]></Node>
<StgValue><ssdm name="sub_ln461_134"/></StgValue>
</operation>

<operation id="8186" st_id="678" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7462" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.2.2_ifconv:13  %select_ln570_134 = select i1 %tmp_582, i54 %sub_ln461_134, i54 %zext_ln569_134

]]></Node>
<StgValue><ssdm name="select_ln570_134"/></StgValue>
</operation>

<operation id="8187" st_id="678" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7463" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.2.2_ifconv:14  %icmp_ln571_134 = icmp eq i63 %trunc_ln557_134, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_134"/></StgValue>
</operation>

<operation id="8188" st_id="678" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7464" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:15  %sub_ln575_134 = sub i12 1075, %zext_ln461_134

]]></Node>
<StgValue><ssdm name="sub_ln575_134"/></StgValue>
</operation>

<operation id="8189" st_id="678" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7465" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:16  %icmp_ln581_134 = icmp sgt i12 %sub_ln575_134, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_134"/></StgValue>
</operation>

<operation id="8190" st_id="678" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7466" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:17  %add_ln581_134 = add i12 -4, %sub_ln575_134

]]></Node>
<StgValue><ssdm name="add_ln581_134"/></StgValue>
</operation>

<operation id="8191" st_id="678" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7467" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:18  %sub_ln581_134 = sub i12 4, %sub_ln575_134

]]></Node>
<StgValue><ssdm name="sub_ln581_134"/></StgValue>
</operation>

<operation id="8192" st_id="678" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7468" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:19  %select_ln581_134 = select i1 %icmp_ln581_134, i12 %add_ln581_134, i12 %sub_ln581_134

]]></Node>
<StgValue><ssdm name="select_ln581_134"/></StgValue>
</operation>

<operation id="8193" st_id="678" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7470" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:21  %icmp_ln582_134 = icmp eq i12 %sub_ln575_134, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_134"/></StgValue>
</operation>

<operation id="8194" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7471" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.2_ifconv:22  %trunc_ln583_134 = trunc i54 %select_ln570_134 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_134"/></StgValue>
</operation>

<operation id="8195" st_id="678" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7472" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:23  %icmp_ln585_134 = icmp ult i12 %select_ln581_134, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_134"/></StgValue>
</operation>

<operation id="8196" st_id="678" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7473" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:24  %icmp_ln603_134 = icmp ult i12 %select_ln581_134, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_134"/></StgValue>
</operation>

<operation id="8197" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7477" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.2_ifconv:28  %bitcast_ln696_269 = bitcast float %v_assign_2_2_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_269"/></StgValue>
</operation>

<operation id="8198" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.2_ifconv:29  %tmp_583 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_269, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="8199" st_id="678" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7479" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:30  %select_ln588_134 = select i1 %tmp_583, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_134"/></StgValue>
</operation>

<operation id="8200" st_id="678" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:32  %xor_ln571_134 = xor i1 %icmp_ln571_134, true

]]></Node>
<StgValue><ssdm name="xor_ln571_134"/></StgValue>
</operation>

<operation id="8201" st_id="678" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:33  %and_ln582_134 = and i1 %icmp_ln582_134, %xor_ln571_134

]]></Node>
<StgValue><ssdm name="and_ln582_134"/></StgValue>
</operation>

<operation id="8202" st_id="678" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7483" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:34  %select_ln582_134 = select i1 %and_ln582_134, i12 %trunc_ln583_134, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_134"/></StgValue>
</operation>

<operation id="8203" st_id="678" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:35  %or_ln582_134 = or i1 %icmp_ln571_134, %icmp_ln582_134

]]></Node>
<StgValue><ssdm name="or_ln582_134"/></StgValue>
</operation>

<operation id="8204" st_id="678" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:36  %xor_ln582_134 = xor i1 %or_ln582_134, true

]]></Node>
<StgValue><ssdm name="xor_ln582_134"/></StgValue>
</operation>

<operation id="8205" st_id="678" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:37  %and_ln581_134 = and i1 %icmp_ln581_134, %xor_ln582_134

]]></Node>
<StgValue><ssdm name="and_ln581_134"/></StgValue>
</operation>

<operation id="8206" st_id="678" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:38  %xor_ln585_134 = xor i1 %icmp_ln585_134, true

]]></Node>
<StgValue><ssdm name="xor_ln585_134"/></StgValue>
</operation>

<operation id="8207" st_id="678" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:39  %and_ln585_268 = and i1 %and_ln581_134, %xor_ln585_134

]]></Node>
<StgValue><ssdm name="and_ln585_268"/></StgValue>
</operation>

<operation id="8208" st_id="678" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7489" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:40  %select_ln585_268 = select i1 %and_ln585_268, i12 %select_ln588_134, i12 %select_ln582_134

]]></Node>
<StgValue><ssdm name="select_ln585_268"/></StgValue>
</operation>

<operation id="8209" st_id="678" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:43  %or_ln581_134 = or i1 %or_ln582_134, %icmp_ln581_134

]]></Node>
<StgValue><ssdm name="or_ln581_134"/></StgValue>
</operation>

<operation id="8210" st_id="678" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:44  %xor_ln581_134 = xor i1 %or_ln581_134, true

]]></Node>
<StgValue><ssdm name="xor_ln581_134"/></StgValue>
</operation>

<operation id="8211" st_id="678" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:45  %and_ln603_134 = and i1 %icmp_ln603_134, %xor_ln581_134

]]></Node>
<StgValue><ssdm name="and_ln603_134"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="8212" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7469" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:20  %sext_ln581_134 = sext i12 %select_ln581_134 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_134"/></StgValue>
</operation>

<operation id="8213" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7474" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.2_ifconv:25  %zext_ln586_134 = zext i32 %sext_ln581_134 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_134"/></StgValue>
</operation>

<operation id="8214" st_id="679" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7475" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.2_ifconv:26  %ashr_ln586_134 = ashr i54 %select_ln570_134, %zext_ln586_134

]]></Node>
<StgValue><ssdm name="ashr_ln586_134"/></StgValue>
</operation>

<operation id="8215" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7476" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.2_ifconv:27  %trunc_ln586_134 = trunc i54 %ashr_ln586_134 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_134"/></StgValue>
</operation>

<operation id="8216" st_id="679" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:31  %shl_ln604_134 = shl i12 %trunc_ln583_134, %select_ln581_134

]]></Node>
<StgValue><ssdm name="shl_ln604_134"/></StgValue>
</operation>

<operation id="8217" st_id="679" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.2_ifconv:41  %and_ln585_269 = and i1 %and_ln581_134, %icmp_ln585_134

]]></Node>
<StgValue><ssdm name="and_ln585_269"/></StgValue>
</operation>

<operation id="8218" st_id="679" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7491" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:42  %select_ln585_269 = select i1 %and_ln585_269, i12 %trunc_ln586_134, i12 %select_ln585_268

]]></Node>
<StgValue><ssdm name="select_ln585_269"/></StgValue>
</operation>

<operation id="8219" st_id="679" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7495" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.2_ifconv:46  %select_ln603_134 = select i1 %and_ln603_134, i12 %shl_ln604_134, i12 %select_ln585_269

]]></Node>
<StgValue><ssdm name="select_ln603_134"/></StgValue>
</operation>

<operation id="8220" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.2.2_ifconv:47  br i1 %and_ln71_35, label %135, label %._crit_edge.2.2.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8221" st_id="679" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7498" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_2_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67_1, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_2_2_3"/></StgValue>
</operation>

<operation id="8222" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7499" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_584 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_2_3)

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="8223" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7500" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.2.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="8224" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7502" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.2.3_ifconv:0  %has_hit_0_2_2_3 = phi i1 [ %tmp_584, %135 ], [ false, %._crit_edge.2.2.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_2_3"/></StgValue>
</operation>

<operation id="8225" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7503" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:1  %zext_ln76_135 = zext i1 %has_hit_0_2_2_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_135"/></StgValue>
</operation>

<operation id="8226" st_id="680" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7504" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.3_ifconv:2  %v_assign_2_2_3 = uitofp i32 %zext_ln76_135 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2_3"/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="8227" st_id="681" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7504" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.3_ifconv:2  %v_assign_2_2_3 = uitofp i32 %zext_ln76_135 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2_3"/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="8228" st_id="682" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7505" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.3_ifconv:3  %d_assign_2_2_3 = fpext float %v_assign_2_2_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2_3"/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="8229" st_id="683" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7505" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.3_ifconv:3  %d_assign_2_2_3 = fpext float %v_assign_2_2_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2_3"/></StgValue>
</operation>

<operation id="8230" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7506" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.3_ifconv:4  %bitcast_ln696_270 = bitcast double %d_assign_2_2_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_270"/></StgValue>
</operation>

<operation id="8231" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7507" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.3_ifconv:5  %trunc_ln557_135 = trunc i64 %bitcast_ln696_270 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_135"/></StgValue>
</operation>

<operation id="8232" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7508" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.3_ifconv:6  %tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_270, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="8233" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7509" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.2.3_ifconv:7  %p_Result_2_2_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_270, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_2_3"/></StgValue>
</operation>

<operation id="8234" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7510" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.2.3_ifconv:8  %zext_ln461_135 = zext i11 %p_Result_2_2_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_135"/></StgValue>
</operation>

<operation id="8235" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7511" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.3_ifconv:9  %trunc_ln565_135 = trunc i64 %bitcast_ln696_270 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_135"/></StgValue>
</operation>

<operation id="8236" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7512" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.2.3_ifconv:10  %tmp_270 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_135)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="8237" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7513" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.2.3_ifconv:11  %zext_ln569_135 = zext i53 %tmp_270 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_135"/></StgValue>
</operation>

<operation id="8238" st_id="683" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7514" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.3_ifconv:12  %sub_ln461_135 = sub i54 0, %zext_ln569_135

]]></Node>
<StgValue><ssdm name="sub_ln461_135"/></StgValue>
</operation>

<operation id="8239" st_id="683" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7515" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.2.3_ifconv:13  %select_ln570_135 = select i1 %tmp_585, i54 %sub_ln461_135, i54 %zext_ln569_135

]]></Node>
<StgValue><ssdm name="select_ln570_135"/></StgValue>
</operation>

<operation id="8240" st_id="683" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7516" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.2.3_ifconv:14  %icmp_ln571_135 = icmp eq i63 %trunc_ln557_135, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_135"/></StgValue>
</operation>

<operation id="8241" st_id="683" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7517" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:15  %sub_ln575_135 = sub i12 1075, %zext_ln461_135

]]></Node>
<StgValue><ssdm name="sub_ln575_135"/></StgValue>
</operation>

<operation id="8242" st_id="683" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7518" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:16  %icmp_ln581_135 = icmp sgt i12 %sub_ln575_135, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_135"/></StgValue>
</operation>

<operation id="8243" st_id="683" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7519" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:17  %add_ln581_135 = add i12 -4, %sub_ln575_135

]]></Node>
<StgValue><ssdm name="add_ln581_135"/></StgValue>
</operation>

<operation id="8244" st_id="683" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7520" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:18  %sub_ln581_135 = sub i12 4, %sub_ln575_135

]]></Node>
<StgValue><ssdm name="sub_ln581_135"/></StgValue>
</operation>

<operation id="8245" st_id="683" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7521" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:19  %select_ln581_135 = select i1 %icmp_ln581_135, i12 %add_ln581_135, i12 %sub_ln581_135

]]></Node>
<StgValue><ssdm name="select_ln581_135"/></StgValue>
</operation>

<operation id="8246" st_id="683" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7523" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:21  %icmp_ln582_135 = icmp eq i12 %sub_ln575_135, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_135"/></StgValue>
</operation>

<operation id="8247" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7524" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.3_ifconv:22  %trunc_ln583_135 = trunc i54 %select_ln570_135 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_135"/></StgValue>
</operation>

<operation id="8248" st_id="683" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7525" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:23  %icmp_ln585_135 = icmp ult i12 %select_ln581_135, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_135"/></StgValue>
</operation>

<operation id="8249" st_id="683" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7526" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:24  %icmp_ln603_135 = icmp ult i12 %select_ln581_135, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_135"/></StgValue>
</operation>

<operation id="8250" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7530" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.3_ifconv:28  %bitcast_ln696_271 = bitcast float %v_assign_2_2_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_271"/></StgValue>
</operation>

<operation id="8251" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.3_ifconv:29  %tmp_586 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_271, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="8252" st_id="683" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7532" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:30  %select_ln588_135 = select i1 %tmp_586, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_135"/></StgValue>
</operation>

<operation id="8253" st_id="683" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:32  %xor_ln571_135 = xor i1 %icmp_ln571_135, true

]]></Node>
<StgValue><ssdm name="xor_ln571_135"/></StgValue>
</operation>

<operation id="8254" st_id="683" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:33  %and_ln582_135 = and i1 %icmp_ln582_135, %xor_ln571_135

]]></Node>
<StgValue><ssdm name="and_ln582_135"/></StgValue>
</operation>

<operation id="8255" st_id="683" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7536" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:34  %select_ln582_135 = select i1 %and_ln582_135, i12 %trunc_ln583_135, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_135"/></StgValue>
</operation>

<operation id="8256" st_id="683" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:35  %or_ln582_135 = or i1 %icmp_ln571_135, %icmp_ln582_135

]]></Node>
<StgValue><ssdm name="or_ln582_135"/></StgValue>
</operation>

<operation id="8257" st_id="683" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:36  %xor_ln582_135 = xor i1 %or_ln582_135, true

]]></Node>
<StgValue><ssdm name="xor_ln582_135"/></StgValue>
</operation>

<operation id="8258" st_id="683" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:37  %and_ln581_135 = and i1 %icmp_ln581_135, %xor_ln582_135

]]></Node>
<StgValue><ssdm name="and_ln581_135"/></StgValue>
</operation>

<operation id="8259" st_id="683" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:38  %xor_ln585_135 = xor i1 %icmp_ln585_135, true

]]></Node>
<StgValue><ssdm name="xor_ln585_135"/></StgValue>
</operation>

<operation id="8260" st_id="683" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:39  %and_ln585_270 = and i1 %and_ln581_135, %xor_ln585_135

]]></Node>
<StgValue><ssdm name="and_ln585_270"/></StgValue>
</operation>

<operation id="8261" st_id="683" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7542" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:40  %select_ln585_270 = select i1 %and_ln585_270, i12 %select_ln588_135, i12 %select_ln582_135

]]></Node>
<StgValue><ssdm name="select_ln585_270"/></StgValue>
</operation>

<operation id="8262" st_id="683" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:43  %or_ln581_135 = or i1 %or_ln582_135, %icmp_ln581_135

]]></Node>
<StgValue><ssdm name="or_ln581_135"/></StgValue>
</operation>

<operation id="8263" st_id="683" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:44  %xor_ln581_135 = xor i1 %or_ln581_135, true

]]></Node>
<StgValue><ssdm name="xor_ln581_135"/></StgValue>
</operation>

<operation id="8264" st_id="683" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:45  %and_ln603_135 = and i1 %icmp_ln603_135, %xor_ln581_135

]]></Node>
<StgValue><ssdm name="and_ln603_135"/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="8265" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7522" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:20  %sext_ln581_135 = sext i12 %select_ln581_135 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_135"/></StgValue>
</operation>

<operation id="8266" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7527" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.3_ifconv:25  %zext_ln586_135 = zext i32 %sext_ln581_135 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_135"/></StgValue>
</operation>

<operation id="8267" st_id="684" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7528" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.3_ifconv:26  %ashr_ln586_135 = ashr i54 %select_ln570_135, %zext_ln586_135

]]></Node>
<StgValue><ssdm name="ashr_ln586_135"/></StgValue>
</operation>

<operation id="8268" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7529" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.3_ifconv:27  %trunc_ln586_135 = trunc i54 %ashr_ln586_135 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_135"/></StgValue>
</operation>

<operation id="8269" st_id="684" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7533" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:31  %shl_ln604_135 = shl i12 %trunc_ln583_135, %select_ln581_135

]]></Node>
<StgValue><ssdm name="shl_ln604_135"/></StgValue>
</operation>

<operation id="8270" st_id="684" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.3_ifconv:41  %and_ln585_271 = and i1 %and_ln581_135, %icmp_ln585_135

]]></Node>
<StgValue><ssdm name="and_ln585_271"/></StgValue>
</operation>

<operation id="8271" st_id="684" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7544" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:42  %select_ln585_271 = select i1 %and_ln585_271, i12 %trunc_ln586_135, i12 %select_ln585_270

]]></Node>
<StgValue><ssdm name="select_ln585_271"/></StgValue>
</operation>

<operation id="8272" st_id="684" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7548" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.3_ifconv:46  %select_ln603_135 = select i1 %and_ln603_135, i12 %shl_ln604_135, i12 %select_ln585_271

]]></Node>
<StgValue><ssdm name="select_ln603_135"/></StgValue>
</operation>

<operation id="8273" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.2.3_ifconv:47  br i1 %and_ln71_35, label %136, label %._crit_edge.2.2.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8274" st_id="684" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7551" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_2_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67_1, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_2_2_4"/></StgValue>
</operation>

<operation id="8275" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7552" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_587 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_2_4)

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="8276" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7553" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.2.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="8277" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7555" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.2.4_ifconv:0  %has_hit_0_2_2_4 = phi i1 [ %tmp_587, %136 ], [ false, %._crit_edge.2.2.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_2_4"/></StgValue>
</operation>

<operation id="8278" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7556" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:1  %zext_ln76_136 = zext i1 %has_hit_0_2_2_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_136"/></StgValue>
</operation>

<operation id="8279" st_id="685" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7557" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.4_ifconv:2  %v_assign_2_2_4 = uitofp i32 %zext_ln76_136 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2_4"/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="8280" st_id="686" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7557" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.4_ifconv:2  %v_assign_2_2_4 = uitofp i32 %zext_ln76_136 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2_4"/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="8281" st_id="687" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7558" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.4_ifconv:3  %d_assign_2_2_4 = fpext float %v_assign_2_2_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2_4"/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="8282" st_id="688" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7558" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.4_ifconv:3  %d_assign_2_2_4 = fpext float %v_assign_2_2_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2_4"/></StgValue>
</operation>

<operation id="8283" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7559" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.4_ifconv:4  %bitcast_ln696_272 = bitcast double %d_assign_2_2_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_272"/></StgValue>
</operation>

<operation id="8284" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7560" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.4_ifconv:5  %trunc_ln557_136 = trunc i64 %bitcast_ln696_272 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_136"/></StgValue>
</operation>

<operation id="8285" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7561" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.4_ifconv:6  %tmp_588 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_272, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="8286" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7562" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.2.4_ifconv:7  %p_Result_2_2_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_272, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_2_4"/></StgValue>
</operation>

<operation id="8287" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7563" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.2.4_ifconv:8  %zext_ln461_136 = zext i11 %p_Result_2_2_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_136"/></StgValue>
</operation>

<operation id="8288" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7564" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.4_ifconv:9  %trunc_ln565_136 = trunc i64 %bitcast_ln696_272 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_136"/></StgValue>
</operation>

<operation id="8289" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7565" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.2.4_ifconv:10  %tmp_272 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_136)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="8290" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7566" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.2.4_ifconv:11  %zext_ln569_136 = zext i53 %tmp_272 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_136"/></StgValue>
</operation>

<operation id="8291" st_id="688" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7567" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.4_ifconv:12  %sub_ln461_136 = sub i54 0, %zext_ln569_136

]]></Node>
<StgValue><ssdm name="sub_ln461_136"/></StgValue>
</operation>

<operation id="8292" st_id="688" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7568" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.2.4_ifconv:13  %select_ln570_136 = select i1 %tmp_588, i54 %sub_ln461_136, i54 %zext_ln569_136

]]></Node>
<StgValue><ssdm name="select_ln570_136"/></StgValue>
</operation>

<operation id="8293" st_id="688" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7569" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.2.4_ifconv:14  %icmp_ln571_136 = icmp eq i63 %trunc_ln557_136, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_136"/></StgValue>
</operation>

<operation id="8294" st_id="688" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7570" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:15  %sub_ln575_136 = sub i12 1075, %zext_ln461_136

]]></Node>
<StgValue><ssdm name="sub_ln575_136"/></StgValue>
</operation>

<operation id="8295" st_id="688" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7571" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:16  %icmp_ln581_136 = icmp sgt i12 %sub_ln575_136, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_136"/></StgValue>
</operation>

<operation id="8296" st_id="688" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7572" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:17  %add_ln581_136 = add i12 -4, %sub_ln575_136

]]></Node>
<StgValue><ssdm name="add_ln581_136"/></StgValue>
</operation>

<operation id="8297" st_id="688" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7573" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:18  %sub_ln581_136 = sub i12 4, %sub_ln575_136

]]></Node>
<StgValue><ssdm name="sub_ln581_136"/></StgValue>
</operation>

<operation id="8298" st_id="688" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7574" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:19  %select_ln581_136 = select i1 %icmp_ln581_136, i12 %add_ln581_136, i12 %sub_ln581_136

]]></Node>
<StgValue><ssdm name="select_ln581_136"/></StgValue>
</operation>

<operation id="8299" st_id="688" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7576" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:21  %icmp_ln582_136 = icmp eq i12 %sub_ln575_136, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_136"/></StgValue>
</operation>

<operation id="8300" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7577" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.4_ifconv:22  %trunc_ln583_136 = trunc i54 %select_ln570_136 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_136"/></StgValue>
</operation>

<operation id="8301" st_id="688" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7578" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:23  %icmp_ln585_136 = icmp ult i12 %select_ln581_136, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_136"/></StgValue>
</operation>

<operation id="8302" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7583" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.4_ifconv:28  %bitcast_ln696_273 = bitcast float %v_assign_2_2_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_273"/></StgValue>
</operation>

<operation id="8303" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.4_ifconv:29  %tmp_589 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_273, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="8304" st_id="688" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7585" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:30  %select_ln588_136 = select i1 %tmp_589, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_136"/></StgValue>
</operation>

<operation id="8305" st_id="688" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:32  %xor_ln571_136 = xor i1 %icmp_ln571_136, true

]]></Node>
<StgValue><ssdm name="xor_ln571_136"/></StgValue>
</operation>

<operation id="8306" st_id="688" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:33  %and_ln582_136 = and i1 %icmp_ln582_136, %xor_ln571_136

]]></Node>
<StgValue><ssdm name="and_ln582_136"/></StgValue>
</operation>

<operation id="8307" st_id="688" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7589" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:34  %select_ln582_136 = select i1 %and_ln582_136, i12 %trunc_ln583_136, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_136"/></StgValue>
</operation>

<operation id="8308" st_id="688" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:35  %or_ln582_136 = or i1 %icmp_ln571_136, %icmp_ln582_136

]]></Node>
<StgValue><ssdm name="or_ln582_136"/></StgValue>
</operation>

<operation id="8309" st_id="688" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:36  %xor_ln582_136 = xor i1 %or_ln582_136, true

]]></Node>
<StgValue><ssdm name="xor_ln582_136"/></StgValue>
</operation>

<operation id="8310" st_id="688" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:37  %and_ln581_136 = and i1 %icmp_ln581_136, %xor_ln582_136

]]></Node>
<StgValue><ssdm name="and_ln581_136"/></StgValue>
</operation>

<operation id="8311" st_id="688" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:38  %xor_ln585_136 = xor i1 %icmp_ln585_136, true

]]></Node>
<StgValue><ssdm name="xor_ln585_136"/></StgValue>
</operation>

<operation id="8312" st_id="688" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:39  %and_ln585_272 = and i1 %and_ln581_136, %xor_ln585_136

]]></Node>
<StgValue><ssdm name="and_ln585_272"/></StgValue>
</operation>

<operation id="8313" st_id="688" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7595" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:40  %select_ln585_272 = select i1 %and_ln585_272, i12 %select_ln588_136, i12 %select_ln582_136

]]></Node>
<StgValue><ssdm name="select_ln585_272"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="8314" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7575" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:20  %sext_ln581_136 = sext i12 %select_ln581_136 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_136"/></StgValue>
</operation>

<operation id="8315" st_id="689" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7579" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:24  %icmp_ln603_136 = icmp ult i12 %select_ln581_136, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_136"/></StgValue>
</operation>

<operation id="8316" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7580" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.4_ifconv:25  %zext_ln586_136 = zext i32 %sext_ln581_136 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_136"/></StgValue>
</operation>

<operation id="8317" st_id="689" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7581" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.4_ifconv:26  %ashr_ln586_136 = ashr i54 %select_ln570_136, %zext_ln586_136

]]></Node>
<StgValue><ssdm name="ashr_ln586_136"/></StgValue>
</operation>

<operation id="8318" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7582" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.4_ifconv:27  %trunc_ln586_136 = trunc i54 %ashr_ln586_136 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_136"/></StgValue>
</operation>

<operation id="8319" st_id="689" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7586" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:31  %shl_ln604_136 = shl i12 %trunc_ln583_136, %select_ln581_136

]]></Node>
<StgValue><ssdm name="shl_ln604_136"/></StgValue>
</operation>

<operation id="8320" st_id="689" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:41  %and_ln585_273 = and i1 %and_ln581_136, %icmp_ln585_136

]]></Node>
<StgValue><ssdm name="and_ln585_273"/></StgValue>
</operation>

<operation id="8321" st_id="689" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7597" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:42  %select_ln585_273 = select i1 %and_ln585_273, i12 %trunc_ln586_136, i12 %select_ln585_272

]]></Node>
<StgValue><ssdm name="select_ln585_273"/></StgValue>
</operation>

<operation id="8322" st_id="689" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:43  %or_ln581_136 = or i1 %or_ln582_136, %icmp_ln581_136

]]></Node>
<StgValue><ssdm name="or_ln581_136"/></StgValue>
</operation>

<operation id="8323" st_id="689" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:44  %xor_ln581_136 = xor i1 %or_ln581_136, true

]]></Node>
<StgValue><ssdm name="xor_ln581_136"/></StgValue>
</operation>

<operation id="8324" st_id="689" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.4_ifconv:45  %and_ln603_136 = and i1 %icmp_ln603_136, %xor_ln581_136

]]></Node>
<StgValue><ssdm name="and_ln603_136"/></StgValue>
</operation>

<operation id="8325" st_id="689" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7601" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.4_ifconv:46  %select_ln603_136 = select i1 %and_ln603_136, i12 %shl_ln604_136, i12 %select_ln585_273

]]></Node>
<StgValue><ssdm name="select_ln603_136"/></StgValue>
</operation>

<operation id="8326" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.2.4_ifconv:47  br i1 %and_ln71_35, label %137, label %._crit_edge.2.2.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8327" st_id="689" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7604" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_2_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67_1, i11 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="index_2_2_5"/></StgValue>
</operation>

<operation id="8328" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7605" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_2_5)

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="8329" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7606" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.2.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="8330" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7608" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.2.5_ifconv:0  %has_hit_0_2_2_5 = phi i1 [ %tmp_590, %137 ], [ false, %._crit_edge.2.2.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_2_5"/></StgValue>
</operation>

<operation id="8331" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7609" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:1  %zext_ln76_137 = zext i1 %has_hit_0_2_2_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_137"/></StgValue>
</operation>

<operation id="8332" st_id="690" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7610" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.5_ifconv:2  %v_assign_2_2_5 = uitofp i32 %zext_ln76_137 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2_5"/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="8333" st_id="691" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7610" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.5_ifconv:2  %v_assign_2_2_5 = uitofp i32 %zext_ln76_137 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_2_5"/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="8334" st_id="692" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7611" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.5_ifconv:3  %d_assign_2_2_5 = fpext float %v_assign_2_2_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2_5"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="8335" st_id="693" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7611" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.5_ifconv:3  %d_assign_2_2_5 = fpext float %v_assign_2_2_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_2_5"/></StgValue>
</operation>

<operation id="8336" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7612" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.5_ifconv:4  %bitcast_ln696_274 = bitcast double %d_assign_2_2_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_274"/></StgValue>
</operation>

<operation id="8337" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7613" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.5_ifconv:5  %trunc_ln557_137 = trunc i64 %bitcast_ln696_274 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_137"/></StgValue>
</operation>

<operation id="8338" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7614" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.5_ifconv:6  %tmp_591 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_274, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="8339" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7615" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.2.5_ifconv:7  %p_Result_2_2_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_274, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_2_5"/></StgValue>
</operation>

<operation id="8340" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7616" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.2.5_ifconv:8  %zext_ln461_137 = zext i11 %p_Result_2_2_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_137"/></StgValue>
</operation>

<operation id="8341" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7617" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.2.5_ifconv:9  %trunc_ln565_137 = trunc i64 %bitcast_ln696_274 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_137"/></StgValue>
</operation>

<operation id="8342" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7618" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.2.5_ifconv:10  %tmp_274 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_137)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="8343" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7619" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.2.5_ifconv:11  %zext_ln569_137 = zext i53 %tmp_274 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_137"/></StgValue>
</operation>

<operation id="8344" st_id="693" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7620" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.5_ifconv:12  %sub_ln461_137 = sub i54 0, %zext_ln569_137

]]></Node>
<StgValue><ssdm name="sub_ln461_137"/></StgValue>
</operation>

<operation id="8345" st_id="693" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7621" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.2.5_ifconv:13  %select_ln570_137 = select i1 %tmp_591, i54 %sub_ln461_137, i54 %zext_ln569_137

]]></Node>
<StgValue><ssdm name="select_ln570_137"/></StgValue>
</operation>

<operation id="8346" st_id="693" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7622" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.2.5_ifconv:14  %icmp_ln571_137 = icmp eq i63 %trunc_ln557_137, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_137"/></StgValue>
</operation>

<operation id="8347" st_id="693" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7623" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:15  %sub_ln575_137 = sub i12 1075, %zext_ln461_137

]]></Node>
<StgValue><ssdm name="sub_ln575_137"/></StgValue>
</operation>

<operation id="8348" st_id="693" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7624" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:16  %icmp_ln581_137 = icmp sgt i12 %sub_ln575_137, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_137"/></StgValue>
</operation>

<operation id="8349" st_id="693" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7625" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:17  %add_ln581_137 = add i12 -4, %sub_ln575_137

]]></Node>
<StgValue><ssdm name="add_ln581_137"/></StgValue>
</operation>

<operation id="8350" st_id="693" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7626" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:18  %sub_ln581_137 = sub i12 4, %sub_ln575_137

]]></Node>
<StgValue><ssdm name="sub_ln581_137"/></StgValue>
</operation>

<operation id="8351" st_id="693" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7627" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:19  %select_ln581_137 = select i1 %icmp_ln581_137, i12 %add_ln581_137, i12 %sub_ln581_137

]]></Node>
<StgValue><ssdm name="select_ln581_137"/></StgValue>
</operation>

<operation id="8352" st_id="693" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7629" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:21  %icmp_ln582_137 = icmp eq i12 %sub_ln575_137, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_137"/></StgValue>
</operation>

<operation id="8353" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7630" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.5_ifconv:22  %trunc_ln583_137 = trunc i54 %select_ln570_137 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_137"/></StgValue>
</operation>

<operation id="8354" st_id="693" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7631" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:23  %icmp_ln585_137 = icmp ult i12 %select_ln581_137, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_137"/></StgValue>
</operation>

<operation id="8355" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7636" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.5_ifconv:28  %bitcast_ln696_275 = bitcast float %v_assign_2_2_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_275"/></StgValue>
</operation>

<operation id="8356" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.2.5_ifconv:29  %tmp_592 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_275, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="8357" st_id="693" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7638" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:30  %select_ln588_137 = select i1 %tmp_592, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_137"/></StgValue>
</operation>

<operation id="8358" st_id="693" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:32  %xor_ln571_137 = xor i1 %icmp_ln571_137, true

]]></Node>
<StgValue><ssdm name="xor_ln571_137"/></StgValue>
</operation>

<operation id="8359" st_id="693" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:33  %and_ln582_137 = and i1 %icmp_ln582_137, %xor_ln571_137

]]></Node>
<StgValue><ssdm name="and_ln582_137"/></StgValue>
</operation>

<operation id="8360" st_id="693" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7642" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:34  %select_ln582_137 = select i1 %and_ln582_137, i12 %trunc_ln583_137, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_137"/></StgValue>
</operation>

<operation id="8361" st_id="693" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:35  %or_ln582_137 = or i1 %icmp_ln571_137, %icmp_ln582_137

]]></Node>
<StgValue><ssdm name="or_ln582_137"/></StgValue>
</operation>

<operation id="8362" st_id="693" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:36  %xor_ln582_137 = xor i1 %or_ln582_137, true

]]></Node>
<StgValue><ssdm name="xor_ln582_137"/></StgValue>
</operation>

<operation id="8363" st_id="693" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:37  %and_ln581_137 = and i1 %icmp_ln581_137, %xor_ln582_137

]]></Node>
<StgValue><ssdm name="and_ln581_137"/></StgValue>
</operation>

<operation id="8364" st_id="693" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:38  %xor_ln585_137 = xor i1 %icmp_ln585_137, true

]]></Node>
<StgValue><ssdm name="xor_ln585_137"/></StgValue>
</operation>

<operation id="8365" st_id="693" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:39  %and_ln585_274 = and i1 %and_ln581_137, %xor_ln585_137

]]></Node>
<StgValue><ssdm name="and_ln585_274"/></StgValue>
</operation>

<operation id="8366" st_id="693" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7648" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:40  %select_ln585_274 = select i1 %and_ln585_274, i12 %select_ln588_137, i12 %select_ln582_137

]]></Node>
<StgValue><ssdm name="select_ln585_274"/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="8367" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7628" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:20  %sext_ln581_137 = sext i12 %select_ln581_137 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_137"/></StgValue>
</operation>

<operation id="8368" st_id="694" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7632" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:24  %icmp_ln603_137 = icmp ult i12 %select_ln581_137, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_137"/></StgValue>
</operation>

<operation id="8369" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7633" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.2.5_ifconv:25  %zext_ln586_137 = zext i32 %sext_ln581_137 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_137"/></StgValue>
</operation>

<operation id="8370" st_id="694" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7634" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.2.5_ifconv:26  %ashr_ln586_137 = ashr i54 %select_ln570_137, %zext_ln586_137

]]></Node>
<StgValue><ssdm name="ashr_ln586_137"/></StgValue>
</operation>

<operation id="8371" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7635" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.2.5_ifconv:27  %trunc_ln586_137 = trunc i54 %ashr_ln586_137 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_137"/></StgValue>
</operation>

<operation id="8372" st_id="694" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7639" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:31  %shl_ln604_137 = shl i12 %trunc_ln583_137, %select_ln581_137

]]></Node>
<StgValue><ssdm name="shl_ln604_137"/></StgValue>
</operation>

<operation id="8373" st_id="694" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:41  %and_ln585_275 = and i1 %and_ln581_137, %icmp_ln585_137

]]></Node>
<StgValue><ssdm name="and_ln585_275"/></StgValue>
</operation>

<operation id="8374" st_id="694" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7650" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:42  %select_ln585_275 = select i1 %and_ln585_275, i12 %trunc_ln586_137, i12 %select_ln585_274

]]></Node>
<StgValue><ssdm name="select_ln585_275"/></StgValue>
</operation>

<operation id="8375" st_id="694" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:43  %or_ln581_137 = or i1 %or_ln582_137, %icmp_ln581_137

]]></Node>
<StgValue><ssdm name="or_ln581_137"/></StgValue>
</operation>

<operation id="8376" st_id="694" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:44  %xor_ln581_137 = xor i1 %or_ln581_137, true

]]></Node>
<StgValue><ssdm name="xor_ln581_137"/></StgValue>
</operation>

<operation id="8377" st_id="694" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:45  %and_ln603_137 = and i1 %icmp_ln603_137, %xor_ln581_137

]]></Node>
<StgValue><ssdm name="and_ln603_137"/></StgValue>
</operation>

<operation id="8378" st_id="694" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7654" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.2.5_ifconv:46  %select_ln603_137 = select i1 %and_ln603_137, i12 %shl_ln604_137, i12 %select_ln585_275

]]></Node>
<StgValue><ssdm name="select_ln603_137"/></StgValue>
</operation>

<operation id="8379" st_id="694" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2.5_ifconv:47  %and_ln71_36 = and i1 %and_ln71_7, %and_ln71_32

]]></Node>
<StgValue><ssdm name="and_ln71_36"/></StgValue>
</operation>

<operation id="8380" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.2.5_ifconv:48  br i1 %and_ln71_36, label %138, label %._crit_edge.2.3.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8381" st_id="694" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7658" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_3 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67_1, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_2_3"/></StgValue>
</operation>

<operation id="8382" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7659" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_593 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_3)

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="8383" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7660" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.3.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="8384" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7662" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.3.0_ifconv:0  %has_hit_0_2_3_0 = phi i1 [ %tmp_593, %138 ], [ false, %._crit_edge.2.2.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_3_0"/></StgValue>
</operation>

<operation id="8385" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7663" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:1  %zext_ln76_138 = zext i1 %has_hit_0_2_3_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_138"/></StgValue>
</operation>

<operation id="8386" st_id="695" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7664" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.0_ifconv:2  %v_assign_2_3 = uitofp i32 %zext_ln76_138 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3"/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="8387" st_id="696" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7664" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.0_ifconv:2  %v_assign_2_3 = uitofp i32 %zext_ln76_138 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3"/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="8388" st_id="697" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7665" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.0_ifconv:3  %d_assign_2_3 = fpext float %v_assign_2_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3"/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="8389" st_id="698" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7665" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.0_ifconv:3  %d_assign_2_3 = fpext float %v_assign_2_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3"/></StgValue>
</operation>

<operation id="8390" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7666" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.0_ifconv:4  %bitcast_ln696_276 = bitcast double %d_assign_2_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_276"/></StgValue>
</operation>

<operation id="8391" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7667" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.0_ifconv:5  %trunc_ln557_138 = trunc i64 %bitcast_ln696_276 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_138"/></StgValue>
</operation>

<operation id="8392" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7668" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.0_ifconv:6  %tmp_594 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_276, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="8393" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7669" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.3.0_ifconv:7  %p_Result_2_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_276, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_3"/></StgValue>
</operation>

<operation id="8394" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7670" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.3.0_ifconv:8  %zext_ln461_138 = zext i11 %p_Result_2_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_138"/></StgValue>
</operation>

<operation id="8395" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7671" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.0_ifconv:9  %trunc_ln565_138 = trunc i64 %bitcast_ln696_276 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_138"/></StgValue>
</operation>

<operation id="8396" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7672" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.3.0_ifconv:10  %tmp_276 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_138)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="8397" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7673" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.3.0_ifconv:11  %zext_ln569_138 = zext i53 %tmp_276 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_138"/></StgValue>
</operation>

<operation id="8398" st_id="698" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7674" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.0_ifconv:12  %sub_ln461_138 = sub i54 0, %zext_ln569_138

]]></Node>
<StgValue><ssdm name="sub_ln461_138"/></StgValue>
</operation>

<operation id="8399" st_id="698" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7675" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.3.0_ifconv:13  %select_ln570_138 = select i1 %tmp_594, i54 %sub_ln461_138, i54 %zext_ln569_138

]]></Node>
<StgValue><ssdm name="select_ln570_138"/></StgValue>
</operation>

<operation id="8400" st_id="698" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7676" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.3.0_ifconv:14  %icmp_ln571_138 = icmp eq i63 %trunc_ln557_138, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_138"/></StgValue>
</operation>

<operation id="8401" st_id="698" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7677" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:15  %sub_ln575_138 = sub i12 1075, %zext_ln461_138

]]></Node>
<StgValue><ssdm name="sub_ln575_138"/></StgValue>
</operation>

<operation id="8402" st_id="698" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7678" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:16  %icmp_ln581_138 = icmp sgt i12 %sub_ln575_138, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_138"/></StgValue>
</operation>

<operation id="8403" st_id="698" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7679" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:17  %add_ln581_138 = add i12 -4, %sub_ln575_138

]]></Node>
<StgValue><ssdm name="add_ln581_138"/></StgValue>
</operation>

<operation id="8404" st_id="698" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:18  %sub_ln581_138 = sub i12 4, %sub_ln575_138

]]></Node>
<StgValue><ssdm name="sub_ln581_138"/></StgValue>
</operation>

<operation id="8405" st_id="698" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7681" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:19  %select_ln581_138 = select i1 %icmp_ln581_138, i12 %add_ln581_138, i12 %sub_ln581_138

]]></Node>
<StgValue><ssdm name="select_ln581_138"/></StgValue>
</operation>

<operation id="8406" st_id="698" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7683" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:21  %icmp_ln582_138 = icmp eq i12 %sub_ln575_138, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_138"/></StgValue>
</operation>

<operation id="8407" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7684" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.0_ifconv:22  %trunc_ln583_138 = trunc i54 %select_ln570_138 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_138"/></StgValue>
</operation>

<operation id="8408" st_id="698" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7685" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:23  %icmp_ln585_138 = icmp ult i12 %select_ln581_138, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_138"/></StgValue>
</operation>

<operation id="8409" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7690" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.0_ifconv:28  %bitcast_ln696_277 = bitcast float %v_assign_2_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_277"/></StgValue>
</operation>

<operation id="8410" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7691" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.0_ifconv:29  %tmp_595 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_277, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="8411" st_id="698" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7692" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:30  %select_ln588_138 = select i1 %tmp_595, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_138"/></StgValue>
</operation>

<operation id="8412" st_id="698" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:32  %xor_ln571_138 = xor i1 %icmp_ln571_138, true

]]></Node>
<StgValue><ssdm name="xor_ln571_138"/></StgValue>
</operation>

<operation id="8413" st_id="698" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:33  %and_ln582_138 = and i1 %icmp_ln582_138, %xor_ln571_138

]]></Node>
<StgValue><ssdm name="and_ln582_138"/></StgValue>
</operation>

<operation id="8414" st_id="698" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7696" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:34  %select_ln582_138 = select i1 %and_ln582_138, i12 %trunc_ln583_138, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_138"/></StgValue>
</operation>

<operation id="8415" st_id="698" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:35  %or_ln582_138 = or i1 %icmp_ln571_138, %icmp_ln582_138

]]></Node>
<StgValue><ssdm name="or_ln582_138"/></StgValue>
</operation>

<operation id="8416" st_id="698" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:36  %xor_ln582_138 = xor i1 %or_ln582_138, true

]]></Node>
<StgValue><ssdm name="xor_ln582_138"/></StgValue>
</operation>

<operation id="8417" st_id="698" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:37  %and_ln581_138 = and i1 %icmp_ln581_138, %xor_ln582_138

]]></Node>
<StgValue><ssdm name="and_ln581_138"/></StgValue>
</operation>

<operation id="8418" st_id="698" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:38  %xor_ln585_138 = xor i1 %icmp_ln585_138, true

]]></Node>
<StgValue><ssdm name="xor_ln585_138"/></StgValue>
</operation>

<operation id="8419" st_id="698" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:39  %and_ln585_276 = and i1 %and_ln581_138, %xor_ln585_138

]]></Node>
<StgValue><ssdm name="and_ln585_276"/></StgValue>
</operation>

<operation id="8420" st_id="698" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7702" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:40  %select_ln585_276 = select i1 %and_ln585_276, i12 %select_ln588_138, i12 %select_ln582_138

]]></Node>
<StgValue><ssdm name="select_ln585_276"/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="8421" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7682" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:20  %sext_ln581_138 = sext i12 %select_ln581_138 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_138"/></StgValue>
</operation>

<operation id="8422" st_id="699" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7686" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:24  %icmp_ln603_138 = icmp ult i12 %select_ln581_138, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_138"/></StgValue>
</operation>

<operation id="8423" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7687" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.0_ifconv:25  %zext_ln586_138 = zext i32 %sext_ln581_138 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_138"/></StgValue>
</operation>

<operation id="8424" st_id="699" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7688" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.0_ifconv:26  %ashr_ln586_138 = ashr i54 %select_ln570_138, %zext_ln586_138

]]></Node>
<StgValue><ssdm name="ashr_ln586_138"/></StgValue>
</operation>

<operation id="8425" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7689" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.0_ifconv:27  %trunc_ln586_138 = trunc i54 %ashr_ln586_138 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_138"/></StgValue>
</operation>

<operation id="8426" st_id="699" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:31  %shl_ln604_138 = shl i12 %trunc_ln583_138, %select_ln581_138

]]></Node>
<StgValue><ssdm name="shl_ln604_138"/></StgValue>
</operation>

<operation id="8427" st_id="699" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:41  %and_ln585_277 = and i1 %and_ln581_138, %icmp_ln585_138

]]></Node>
<StgValue><ssdm name="and_ln585_277"/></StgValue>
</operation>

<operation id="8428" st_id="699" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7704" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:42  %select_ln585_277 = select i1 %and_ln585_277, i12 %trunc_ln586_138, i12 %select_ln585_276

]]></Node>
<StgValue><ssdm name="select_ln585_277"/></StgValue>
</operation>

<operation id="8429" st_id="699" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:43  %or_ln581_138 = or i1 %or_ln582_138, %icmp_ln581_138

]]></Node>
<StgValue><ssdm name="or_ln581_138"/></StgValue>
</operation>

<operation id="8430" st_id="699" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:44  %xor_ln581_138 = xor i1 %or_ln581_138, true

]]></Node>
<StgValue><ssdm name="xor_ln581_138"/></StgValue>
</operation>

<operation id="8431" st_id="699" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.0_ifconv:45  %and_ln603_138 = and i1 %icmp_ln603_138, %xor_ln581_138

]]></Node>
<StgValue><ssdm name="and_ln603_138"/></StgValue>
</operation>

<operation id="8432" st_id="699" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7708" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.0_ifconv:46  %select_ln603_138 = select i1 %and_ln603_138, i12 %shl_ln604_138, i12 %select_ln585_277

]]></Node>
<StgValue><ssdm name="select_ln603_138"/></StgValue>
</operation>

<operation id="8433" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.3.0_ifconv:47  br i1 %and_ln71_36, label %139, label %._crit_edge.2.3.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8434" st_id="699" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7711" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_3_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67_1, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_2_3_1"/></StgValue>
</operation>

<operation id="8435" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7712" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_596 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_3_1)

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="8436" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7713" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.3.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="8437" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7715" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.3.1_ifconv:0  %has_hit_0_2_3_1 = phi i1 [ %tmp_596, %139 ], [ false, %._crit_edge.2.3.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_3_1"/></StgValue>
</operation>

<operation id="8438" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7716" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:1  %zext_ln76_139 = zext i1 %has_hit_0_2_3_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_139"/></StgValue>
</operation>

<operation id="8439" st_id="700" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7717" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.1_ifconv:2  %v_assign_2_3_1 = uitofp i32 %zext_ln76_139 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3_1"/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="8440" st_id="701" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7717" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.1_ifconv:2  %v_assign_2_3_1 = uitofp i32 %zext_ln76_139 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3_1"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="8441" st_id="702" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7718" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.1_ifconv:3  %d_assign_2_3_1 = fpext float %v_assign_2_3_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3_1"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="8442" st_id="703" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7718" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.1_ifconv:3  %d_assign_2_3_1 = fpext float %v_assign_2_3_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3_1"/></StgValue>
</operation>

<operation id="8443" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7719" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.1_ifconv:4  %bitcast_ln696_278 = bitcast double %d_assign_2_3_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_278"/></StgValue>
</operation>

<operation id="8444" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7720" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.1_ifconv:5  %trunc_ln557_139 = trunc i64 %bitcast_ln696_278 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_139"/></StgValue>
</operation>

<operation id="8445" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7721" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.1_ifconv:6  %tmp_597 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_278, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="8446" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7722" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.3.1_ifconv:7  %p_Result_2_3_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_278, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_3_1"/></StgValue>
</operation>

<operation id="8447" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7723" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.3.1_ifconv:8  %zext_ln461_139 = zext i11 %p_Result_2_3_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_139"/></StgValue>
</operation>

<operation id="8448" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7724" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.1_ifconv:9  %trunc_ln565_139 = trunc i64 %bitcast_ln696_278 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_139"/></StgValue>
</operation>

<operation id="8449" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7725" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.3.1_ifconv:10  %tmp_278 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_139)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="8450" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7726" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.3.1_ifconv:11  %zext_ln569_139 = zext i53 %tmp_278 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_139"/></StgValue>
</operation>

<operation id="8451" st_id="703" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7727" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.1_ifconv:12  %sub_ln461_139 = sub i54 0, %zext_ln569_139

]]></Node>
<StgValue><ssdm name="sub_ln461_139"/></StgValue>
</operation>

<operation id="8452" st_id="703" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7728" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.3.1_ifconv:13  %select_ln570_139 = select i1 %tmp_597, i54 %sub_ln461_139, i54 %zext_ln569_139

]]></Node>
<StgValue><ssdm name="select_ln570_139"/></StgValue>
</operation>

<operation id="8453" st_id="703" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7729" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.3.1_ifconv:14  %icmp_ln571_139 = icmp eq i63 %trunc_ln557_139, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_139"/></StgValue>
</operation>

<operation id="8454" st_id="703" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7730" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:15  %sub_ln575_139 = sub i12 1075, %zext_ln461_139

]]></Node>
<StgValue><ssdm name="sub_ln575_139"/></StgValue>
</operation>

<operation id="8455" st_id="703" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7731" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:16  %icmp_ln581_139 = icmp sgt i12 %sub_ln575_139, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_139"/></StgValue>
</operation>

<operation id="8456" st_id="703" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7732" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:17  %add_ln581_139 = add i12 -4, %sub_ln575_139

]]></Node>
<StgValue><ssdm name="add_ln581_139"/></StgValue>
</operation>

<operation id="8457" st_id="703" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7733" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:18  %sub_ln581_139 = sub i12 4, %sub_ln575_139

]]></Node>
<StgValue><ssdm name="sub_ln581_139"/></StgValue>
</operation>

<operation id="8458" st_id="703" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7734" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:19  %select_ln581_139 = select i1 %icmp_ln581_139, i12 %add_ln581_139, i12 %sub_ln581_139

]]></Node>
<StgValue><ssdm name="select_ln581_139"/></StgValue>
</operation>

<operation id="8459" st_id="703" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7736" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:21  %icmp_ln582_139 = icmp eq i12 %sub_ln575_139, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_139"/></StgValue>
</operation>

<operation id="8460" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7737" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.1_ifconv:22  %trunc_ln583_139 = trunc i54 %select_ln570_139 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_139"/></StgValue>
</operation>

<operation id="8461" st_id="703" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7738" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:23  %icmp_ln585_139 = icmp ult i12 %select_ln581_139, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_139"/></StgValue>
</operation>

<operation id="8462" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7743" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.1_ifconv:28  %bitcast_ln696_279 = bitcast float %v_assign_2_3_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_279"/></StgValue>
</operation>

<operation id="8463" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.1_ifconv:29  %tmp_598 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_279, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="8464" st_id="703" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7745" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:30  %select_ln588_139 = select i1 %tmp_598, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_139"/></StgValue>
</operation>

<operation id="8465" st_id="703" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:32  %xor_ln571_139 = xor i1 %icmp_ln571_139, true

]]></Node>
<StgValue><ssdm name="xor_ln571_139"/></StgValue>
</operation>

<operation id="8466" st_id="703" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:33  %and_ln582_139 = and i1 %icmp_ln582_139, %xor_ln571_139

]]></Node>
<StgValue><ssdm name="and_ln582_139"/></StgValue>
</operation>

<operation id="8467" st_id="703" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7749" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:34  %select_ln582_139 = select i1 %and_ln582_139, i12 %trunc_ln583_139, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_139"/></StgValue>
</operation>

<operation id="8468" st_id="703" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:35  %or_ln582_139 = or i1 %icmp_ln571_139, %icmp_ln582_139

]]></Node>
<StgValue><ssdm name="or_ln582_139"/></StgValue>
</operation>

<operation id="8469" st_id="703" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:36  %xor_ln582_139 = xor i1 %or_ln582_139, true

]]></Node>
<StgValue><ssdm name="xor_ln582_139"/></StgValue>
</operation>

<operation id="8470" st_id="703" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:37  %and_ln581_139 = and i1 %icmp_ln581_139, %xor_ln582_139

]]></Node>
<StgValue><ssdm name="and_ln581_139"/></StgValue>
</operation>

<operation id="8471" st_id="703" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:38  %xor_ln585_139 = xor i1 %icmp_ln585_139, true

]]></Node>
<StgValue><ssdm name="xor_ln585_139"/></StgValue>
</operation>

<operation id="8472" st_id="703" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:39  %and_ln585_278 = and i1 %and_ln581_139, %xor_ln585_139

]]></Node>
<StgValue><ssdm name="and_ln585_278"/></StgValue>
</operation>

<operation id="8473" st_id="703" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7755" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:40  %select_ln585_278 = select i1 %and_ln585_278, i12 %select_ln588_139, i12 %select_ln582_139

]]></Node>
<StgValue><ssdm name="select_ln585_278"/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="8474" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7735" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:20  %sext_ln581_139 = sext i12 %select_ln581_139 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_139"/></StgValue>
</operation>

<operation id="8475" st_id="704" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7739" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:24  %icmp_ln603_139 = icmp ult i12 %select_ln581_139, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_139"/></StgValue>
</operation>

<operation id="8476" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7740" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.1_ifconv:25  %zext_ln586_139 = zext i32 %sext_ln581_139 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_139"/></StgValue>
</operation>

<operation id="8477" st_id="704" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7741" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.1_ifconv:26  %ashr_ln586_139 = ashr i54 %select_ln570_139, %zext_ln586_139

]]></Node>
<StgValue><ssdm name="ashr_ln586_139"/></StgValue>
</operation>

<operation id="8478" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7742" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.1_ifconv:27  %trunc_ln586_139 = trunc i54 %ashr_ln586_139 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_139"/></StgValue>
</operation>

<operation id="8479" st_id="704" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7746" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:31  %shl_ln604_139 = shl i12 %trunc_ln583_139, %select_ln581_139

]]></Node>
<StgValue><ssdm name="shl_ln604_139"/></StgValue>
</operation>

<operation id="8480" st_id="704" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:41  %and_ln585_279 = and i1 %and_ln581_139, %icmp_ln585_139

]]></Node>
<StgValue><ssdm name="and_ln585_279"/></StgValue>
</operation>

<operation id="8481" st_id="704" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7757" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:42  %select_ln585_279 = select i1 %and_ln585_279, i12 %trunc_ln586_139, i12 %select_ln585_278

]]></Node>
<StgValue><ssdm name="select_ln585_279"/></StgValue>
</operation>

<operation id="8482" st_id="704" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:43  %or_ln581_139 = or i1 %or_ln582_139, %icmp_ln581_139

]]></Node>
<StgValue><ssdm name="or_ln581_139"/></StgValue>
</operation>

<operation id="8483" st_id="704" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:44  %xor_ln581_139 = xor i1 %or_ln581_139, true

]]></Node>
<StgValue><ssdm name="xor_ln581_139"/></StgValue>
</operation>

<operation id="8484" st_id="704" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.1_ifconv:45  %and_ln603_139 = and i1 %icmp_ln603_139, %xor_ln581_139

]]></Node>
<StgValue><ssdm name="and_ln603_139"/></StgValue>
</operation>

<operation id="8485" st_id="704" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7761" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.1_ifconv:46  %select_ln603_139 = select i1 %and_ln603_139, i12 %shl_ln604_139, i12 %select_ln585_279

]]></Node>
<StgValue><ssdm name="select_ln603_139"/></StgValue>
</operation>

<operation id="8486" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7762" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.3.1_ifconv:47  br i1 %and_ln71_36, label %140, label %._crit_edge.2.3.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8487" st_id="704" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7764" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_3_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67_1, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_2_3_2"/></StgValue>
</operation>

<operation id="8488" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7765" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_599 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_3_2)

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="8489" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7766" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.3.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="8490" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7768" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.3.2_ifconv:0  %has_hit_0_2_3_2 = phi i1 [ %tmp_599, %140 ], [ false, %._crit_edge.2.3.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_3_2"/></StgValue>
</operation>

<operation id="8491" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7769" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:1  %zext_ln76_140 = zext i1 %has_hit_0_2_3_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_140"/></StgValue>
</operation>

<operation id="8492" st_id="705" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7770" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.2_ifconv:2  %v_assign_2_3_2 = uitofp i32 %zext_ln76_140 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3_2"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="8493" st_id="706" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7770" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.2_ifconv:2  %v_assign_2_3_2 = uitofp i32 %zext_ln76_140 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3_2"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="8494" st_id="707" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7771" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.2_ifconv:3  %d_assign_2_3_2 = fpext float %v_assign_2_3_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3_2"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="8495" st_id="708" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7771" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.2_ifconv:3  %d_assign_2_3_2 = fpext float %v_assign_2_3_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3_2"/></StgValue>
</operation>

<operation id="8496" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7772" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.2_ifconv:4  %bitcast_ln696_280 = bitcast double %d_assign_2_3_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_280"/></StgValue>
</operation>

<operation id="8497" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7773" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.2_ifconv:5  %trunc_ln557_140 = trunc i64 %bitcast_ln696_280 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_140"/></StgValue>
</operation>

<operation id="8498" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7774" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.2_ifconv:6  %tmp_600 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_280, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="8499" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7775" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.3.2_ifconv:7  %p_Result_2_3_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_280, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_3_2"/></StgValue>
</operation>

<operation id="8500" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7776" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.3.2_ifconv:8  %zext_ln461_140 = zext i11 %p_Result_2_3_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_140"/></StgValue>
</operation>

<operation id="8501" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7777" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.2_ifconv:9  %trunc_ln565_140 = trunc i64 %bitcast_ln696_280 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_140"/></StgValue>
</operation>

<operation id="8502" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7778" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.3.2_ifconv:10  %tmp_280 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_140)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="8503" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7779" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.3.2_ifconv:11  %zext_ln569_140 = zext i53 %tmp_280 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_140"/></StgValue>
</operation>

<operation id="8504" st_id="708" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7780" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.2_ifconv:12  %sub_ln461_140 = sub i54 0, %zext_ln569_140

]]></Node>
<StgValue><ssdm name="sub_ln461_140"/></StgValue>
</operation>

<operation id="8505" st_id="708" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7781" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.3.2_ifconv:13  %select_ln570_140 = select i1 %tmp_600, i54 %sub_ln461_140, i54 %zext_ln569_140

]]></Node>
<StgValue><ssdm name="select_ln570_140"/></StgValue>
</operation>

<operation id="8506" st_id="708" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7782" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.3.2_ifconv:14  %icmp_ln571_140 = icmp eq i63 %trunc_ln557_140, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_140"/></StgValue>
</operation>

<operation id="8507" st_id="708" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7783" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:15  %sub_ln575_140 = sub i12 1075, %zext_ln461_140

]]></Node>
<StgValue><ssdm name="sub_ln575_140"/></StgValue>
</operation>

<operation id="8508" st_id="708" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7784" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:16  %icmp_ln581_140 = icmp sgt i12 %sub_ln575_140, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_140"/></StgValue>
</operation>

<operation id="8509" st_id="708" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7785" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:17  %add_ln581_140 = add i12 -4, %sub_ln575_140

]]></Node>
<StgValue><ssdm name="add_ln581_140"/></StgValue>
</operation>

<operation id="8510" st_id="708" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7786" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:18  %sub_ln581_140 = sub i12 4, %sub_ln575_140

]]></Node>
<StgValue><ssdm name="sub_ln581_140"/></StgValue>
</operation>

<operation id="8511" st_id="708" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7787" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:19  %select_ln581_140 = select i1 %icmp_ln581_140, i12 %add_ln581_140, i12 %sub_ln581_140

]]></Node>
<StgValue><ssdm name="select_ln581_140"/></StgValue>
</operation>

<operation id="8512" st_id="708" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7789" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:21  %icmp_ln582_140 = icmp eq i12 %sub_ln575_140, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_140"/></StgValue>
</operation>

<operation id="8513" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7790" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.2_ifconv:22  %trunc_ln583_140 = trunc i54 %select_ln570_140 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_140"/></StgValue>
</operation>

<operation id="8514" st_id="708" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7791" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:23  %icmp_ln585_140 = icmp ult i12 %select_ln581_140, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_140"/></StgValue>
</operation>

<operation id="8515" st_id="708" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7792" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:24  %icmp_ln603_140 = icmp ult i12 %select_ln581_140, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_140"/></StgValue>
</operation>

<operation id="8516" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7796" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.2_ifconv:28  %bitcast_ln696_281 = bitcast float %v_assign_2_3_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_281"/></StgValue>
</operation>

<operation id="8517" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7797" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.2_ifconv:29  %tmp_601 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_281, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="8518" st_id="708" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7798" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:30  %select_ln588_140 = select i1 %tmp_601, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_140"/></StgValue>
</operation>

<operation id="8519" st_id="708" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:32  %xor_ln571_140 = xor i1 %icmp_ln571_140, true

]]></Node>
<StgValue><ssdm name="xor_ln571_140"/></StgValue>
</operation>

<operation id="8520" st_id="708" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:33  %and_ln582_140 = and i1 %icmp_ln582_140, %xor_ln571_140

]]></Node>
<StgValue><ssdm name="and_ln582_140"/></StgValue>
</operation>

<operation id="8521" st_id="708" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7802" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:34  %select_ln582_140 = select i1 %and_ln582_140, i12 %trunc_ln583_140, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_140"/></StgValue>
</operation>

<operation id="8522" st_id="708" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:35  %or_ln582_140 = or i1 %icmp_ln571_140, %icmp_ln582_140

]]></Node>
<StgValue><ssdm name="or_ln582_140"/></StgValue>
</operation>

<operation id="8523" st_id="708" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:36  %xor_ln582_140 = xor i1 %or_ln582_140, true

]]></Node>
<StgValue><ssdm name="xor_ln582_140"/></StgValue>
</operation>

<operation id="8524" st_id="708" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:37  %and_ln581_140 = and i1 %icmp_ln581_140, %xor_ln582_140

]]></Node>
<StgValue><ssdm name="and_ln581_140"/></StgValue>
</operation>

<operation id="8525" st_id="708" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:38  %xor_ln585_140 = xor i1 %icmp_ln585_140, true

]]></Node>
<StgValue><ssdm name="xor_ln585_140"/></StgValue>
</operation>

<operation id="8526" st_id="708" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:39  %and_ln585_280 = and i1 %and_ln581_140, %xor_ln585_140

]]></Node>
<StgValue><ssdm name="and_ln585_280"/></StgValue>
</operation>

<operation id="8527" st_id="708" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7808" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:40  %select_ln585_280 = select i1 %and_ln585_280, i12 %select_ln588_140, i12 %select_ln582_140

]]></Node>
<StgValue><ssdm name="select_ln585_280"/></StgValue>
</operation>

<operation id="8528" st_id="708" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:43  %or_ln581_140 = or i1 %or_ln582_140, %icmp_ln581_140

]]></Node>
<StgValue><ssdm name="or_ln581_140"/></StgValue>
</operation>

<operation id="8529" st_id="708" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:44  %xor_ln581_140 = xor i1 %or_ln581_140, true

]]></Node>
<StgValue><ssdm name="xor_ln581_140"/></StgValue>
</operation>

<operation id="8530" st_id="708" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:45  %and_ln603_140 = and i1 %icmp_ln603_140, %xor_ln581_140

]]></Node>
<StgValue><ssdm name="and_ln603_140"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="8531" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7788" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:20  %sext_ln581_140 = sext i12 %select_ln581_140 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_140"/></StgValue>
</operation>

<operation id="8532" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7793" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.2_ifconv:25  %zext_ln586_140 = zext i32 %sext_ln581_140 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_140"/></StgValue>
</operation>

<operation id="8533" st_id="709" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7794" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.2_ifconv:26  %ashr_ln586_140 = ashr i54 %select_ln570_140, %zext_ln586_140

]]></Node>
<StgValue><ssdm name="ashr_ln586_140"/></StgValue>
</operation>

<operation id="8534" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7795" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.2_ifconv:27  %trunc_ln586_140 = trunc i54 %ashr_ln586_140 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_140"/></StgValue>
</operation>

<operation id="8535" st_id="709" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7799" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:31  %shl_ln604_140 = shl i12 %trunc_ln583_140, %select_ln581_140

]]></Node>
<StgValue><ssdm name="shl_ln604_140"/></StgValue>
</operation>

<operation id="8536" st_id="709" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.2_ifconv:41  %and_ln585_281 = and i1 %and_ln581_140, %icmp_ln585_140

]]></Node>
<StgValue><ssdm name="and_ln585_281"/></StgValue>
</operation>

<operation id="8537" st_id="709" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7810" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:42  %select_ln585_281 = select i1 %and_ln585_281, i12 %trunc_ln586_140, i12 %select_ln585_280

]]></Node>
<StgValue><ssdm name="select_ln585_281"/></StgValue>
</operation>

<operation id="8538" st_id="709" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7814" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.2_ifconv:46  %select_ln603_140 = select i1 %and_ln603_140, i12 %shl_ln604_140, i12 %select_ln585_281

]]></Node>
<StgValue><ssdm name="select_ln603_140"/></StgValue>
</operation>

<operation id="8539" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7815" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.3.2_ifconv:47  br i1 %and_ln71_36, label %141, label %._crit_edge.2.3.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8540" st_id="709" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7817" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_3_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67_1, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_2_3_3"/></StgValue>
</operation>

<operation id="8541" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7818" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_602 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_3_3)

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="8542" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7819" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.3.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="8543" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7821" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.3.3_ifconv:0  %has_hit_0_2_3_3 = phi i1 [ %tmp_602, %141 ], [ false, %._crit_edge.2.3.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_3_3"/></StgValue>
</operation>

<operation id="8544" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7822" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:1  %zext_ln76_141 = zext i1 %has_hit_0_2_3_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_141"/></StgValue>
</operation>

<operation id="8545" st_id="710" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7823" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.3_ifconv:2  %v_assign_2_3_3 = uitofp i32 %zext_ln76_141 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3_3"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="8546" st_id="711" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7823" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.3_ifconv:2  %v_assign_2_3_3 = uitofp i32 %zext_ln76_141 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3_3"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="8547" st_id="712" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7824" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.3_ifconv:3  %d_assign_2_3_3 = fpext float %v_assign_2_3_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3_3"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="8548" st_id="713" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7824" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.3_ifconv:3  %d_assign_2_3_3 = fpext float %v_assign_2_3_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3_3"/></StgValue>
</operation>

<operation id="8549" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7825" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.3_ifconv:4  %bitcast_ln696_282 = bitcast double %d_assign_2_3_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_282"/></StgValue>
</operation>

<operation id="8550" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7826" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.3_ifconv:5  %trunc_ln557_141 = trunc i64 %bitcast_ln696_282 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_141"/></StgValue>
</operation>

<operation id="8551" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7827" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.3_ifconv:6  %tmp_603 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_282, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="8552" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7828" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.3.3_ifconv:7  %p_Result_2_3_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_282, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_3_3"/></StgValue>
</operation>

<operation id="8553" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7829" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.3.3_ifconv:8  %zext_ln461_141 = zext i11 %p_Result_2_3_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_141"/></StgValue>
</operation>

<operation id="8554" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7830" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.3_ifconv:9  %trunc_ln565_141 = trunc i64 %bitcast_ln696_282 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_141"/></StgValue>
</operation>

<operation id="8555" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7831" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.3.3_ifconv:10  %tmp_282 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_141)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="8556" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7832" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.3.3_ifconv:11  %zext_ln569_141 = zext i53 %tmp_282 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_141"/></StgValue>
</operation>

<operation id="8557" st_id="713" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7833" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.3_ifconv:12  %sub_ln461_141 = sub i54 0, %zext_ln569_141

]]></Node>
<StgValue><ssdm name="sub_ln461_141"/></StgValue>
</operation>

<operation id="8558" st_id="713" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7834" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.3.3_ifconv:13  %select_ln570_141 = select i1 %tmp_603, i54 %sub_ln461_141, i54 %zext_ln569_141

]]></Node>
<StgValue><ssdm name="select_ln570_141"/></StgValue>
</operation>

<operation id="8559" st_id="713" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7835" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.3.3_ifconv:14  %icmp_ln571_141 = icmp eq i63 %trunc_ln557_141, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_141"/></StgValue>
</operation>

<operation id="8560" st_id="713" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7836" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:15  %sub_ln575_141 = sub i12 1075, %zext_ln461_141

]]></Node>
<StgValue><ssdm name="sub_ln575_141"/></StgValue>
</operation>

<operation id="8561" st_id="713" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7837" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:16  %icmp_ln581_141 = icmp sgt i12 %sub_ln575_141, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_141"/></StgValue>
</operation>

<operation id="8562" st_id="713" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7838" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:17  %add_ln581_141 = add i12 -4, %sub_ln575_141

]]></Node>
<StgValue><ssdm name="add_ln581_141"/></StgValue>
</operation>

<operation id="8563" st_id="713" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7839" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:18  %sub_ln581_141 = sub i12 4, %sub_ln575_141

]]></Node>
<StgValue><ssdm name="sub_ln581_141"/></StgValue>
</operation>

<operation id="8564" st_id="713" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7840" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:19  %select_ln581_141 = select i1 %icmp_ln581_141, i12 %add_ln581_141, i12 %sub_ln581_141

]]></Node>
<StgValue><ssdm name="select_ln581_141"/></StgValue>
</operation>

<operation id="8565" st_id="713" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7842" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:21  %icmp_ln582_141 = icmp eq i12 %sub_ln575_141, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_141"/></StgValue>
</operation>

<operation id="8566" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7843" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.3_ifconv:22  %trunc_ln583_141 = trunc i54 %select_ln570_141 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_141"/></StgValue>
</operation>

<operation id="8567" st_id="713" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7844" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:23  %icmp_ln585_141 = icmp ult i12 %select_ln581_141, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_141"/></StgValue>
</operation>

<operation id="8568" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7849" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.3_ifconv:28  %bitcast_ln696_283 = bitcast float %v_assign_2_3_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_283"/></StgValue>
</operation>

<operation id="8569" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7850" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.3_ifconv:29  %tmp_604 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_283, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="8570" st_id="713" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7851" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:30  %select_ln588_141 = select i1 %tmp_604, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_141"/></StgValue>
</operation>

<operation id="8571" st_id="713" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:32  %xor_ln571_141 = xor i1 %icmp_ln571_141, true

]]></Node>
<StgValue><ssdm name="xor_ln571_141"/></StgValue>
</operation>

<operation id="8572" st_id="713" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:33  %and_ln582_141 = and i1 %icmp_ln582_141, %xor_ln571_141

]]></Node>
<StgValue><ssdm name="and_ln582_141"/></StgValue>
</operation>

<operation id="8573" st_id="713" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7855" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:34  %select_ln582_141 = select i1 %and_ln582_141, i12 %trunc_ln583_141, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_141"/></StgValue>
</operation>

<operation id="8574" st_id="713" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:35  %or_ln582_141 = or i1 %icmp_ln571_141, %icmp_ln582_141

]]></Node>
<StgValue><ssdm name="or_ln582_141"/></StgValue>
</operation>

<operation id="8575" st_id="713" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:36  %xor_ln582_141 = xor i1 %or_ln582_141, true

]]></Node>
<StgValue><ssdm name="xor_ln582_141"/></StgValue>
</operation>

<operation id="8576" st_id="713" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:37  %and_ln581_141 = and i1 %icmp_ln581_141, %xor_ln582_141

]]></Node>
<StgValue><ssdm name="and_ln581_141"/></StgValue>
</operation>

<operation id="8577" st_id="713" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:38  %xor_ln585_141 = xor i1 %icmp_ln585_141, true

]]></Node>
<StgValue><ssdm name="xor_ln585_141"/></StgValue>
</operation>

<operation id="8578" st_id="713" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:39  %and_ln585_282 = and i1 %and_ln581_141, %xor_ln585_141

]]></Node>
<StgValue><ssdm name="and_ln585_282"/></StgValue>
</operation>

<operation id="8579" st_id="713" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7861" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:40  %select_ln585_282 = select i1 %and_ln585_282, i12 %select_ln588_141, i12 %select_ln582_141

]]></Node>
<StgValue><ssdm name="select_ln585_282"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="8580" st_id="714" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7841" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:20  %sext_ln581_141 = sext i12 %select_ln581_141 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_141"/></StgValue>
</operation>

<operation id="8581" st_id="714" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7845" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:24  %icmp_ln603_141 = icmp ult i12 %select_ln581_141, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_141"/></StgValue>
</operation>

<operation id="8582" st_id="714" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7846" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.3_ifconv:25  %zext_ln586_141 = zext i32 %sext_ln581_141 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_141"/></StgValue>
</operation>

<operation id="8583" st_id="714" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7847" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.3_ifconv:26  %ashr_ln586_141 = ashr i54 %select_ln570_141, %zext_ln586_141

]]></Node>
<StgValue><ssdm name="ashr_ln586_141"/></StgValue>
</operation>

<operation id="8584" st_id="714" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7848" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.3_ifconv:27  %trunc_ln586_141 = trunc i54 %ashr_ln586_141 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_141"/></StgValue>
</operation>

<operation id="8585" st_id="714" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7852" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:31  %shl_ln604_141 = shl i12 %trunc_ln583_141, %select_ln581_141

]]></Node>
<StgValue><ssdm name="shl_ln604_141"/></StgValue>
</operation>

<operation id="8586" st_id="714" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:41  %and_ln585_283 = and i1 %and_ln581_141, %icmp_ln585_141

]]></Node>
<StgValue><ssdm name="and_ln585_283"/></StgValue>
</operation>

<operation id="8587" st_id="714" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7863" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:42  %select_ln585_283 = select i1 %and_ln585_283, i12 %trunc_ln586_141, i12 %select_ln585_282

]]></Node>
<StgValue><ssdm name="select_ln585_283"/></StgValue>
</operation>

<operation id="8588" st_id="714" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:43  %or_ln581_141 = or i1 %or_ln582_141, %icmp_ln581_141

]]></Node>
<StgValue><ssdm name="or_ln581_141"/></StgValue>
</operation>

<operation id="8589" st_id="714" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:44  %xor_ln581_141 = xor i1 %or_ln581_141, true

]]></Node>
<StgValue><ssdm name="xor_ln581_141"/></StgValue>
</operation>

<operation id="8590" st_id="714" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.3_ifconv:45  %and_ln603_141 = and i1 %icmp_ln603_141, %xor_ln581_141

]]></Node>
<StgValue><ssdm name="and_ln603_141"/></StgValue>
</operation>

<operation id="8591" st_id="714" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7867" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.3_ifconv:46  %select_ln603_141 = select i1 %and_ln603_141, i12 %shl_ln604_141, i12 %select_ln585_283

]]></Node>
<StgValue><ssdm name="select_ln603_141"/></StgValue>
</operation>

<operation id="8592" st_id="714" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7868" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.3.3_ifconv:47  br i1 %and_ln71_36, label %142, label %._crit_edge.2.3.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8593" st_id="714" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7870" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_3_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67_1, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_2_3_4"/></StgValue>
</operation>

<operation id="8594" st_id="714" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7871" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_605 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_3_4)

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="8595" st_id="714" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7872" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.3.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="8596" st_id="715" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7874" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.3.4_ifconv:0  %has_hit_0_2_3_4 = phi i1 [ %tmp_605, %142 ], [ false, %._crit_edge.2.3.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_3_4"/></StgValue>
</operation>

<operation id="8597" st_id="715" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7875" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:1  %zext_ln76_142 = zext i1 %has_hit_0_2_3_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_142"/></StgValue>
</operation>

<operation id="8598" st_id="715" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7876" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.4_ifconv:2  %v_assign_2_3_4 = uitofp i32 %zext_ln76_142 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3_4"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="8599" st_id="716" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7876" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.4_ifconv:2  %v_assign_2_3_4 = uitofp i32 %zext_ln76_142 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3_4"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="8600" st_id="717" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7877" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.4_ifconv:3  %d_assign_2_3_4 = fpext float %v_assign_2_3_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3_4"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="8601" st_id="718" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7877" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.4_ifconv:3  %d_assign_2_3_4 = fpext float %v_assign_2_3_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3_4"/></StgValue>
</operation>

<operation id="8602" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7878" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.4_ifconv:4  %bitcast_ln696_284 = bitcast double %d_assign_2_3_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_284"/></StgValue>
</operation>

<operation id="8603" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7879" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.4_ifconv:5  %trunc_ln557_142 = trunc i64 %bitcast_ln696_284 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_142"/></StgValue>
</operation>

<operation id="8604" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7880" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.4_ifconv:6  %tmp_606 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_284, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="8605" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7881" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.3.4_ifconv:7  %p_Result_2_3_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_284, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_3_4"/></StgValue>
</operation>

<operation id="8606" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7882" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.3.4_ifconv:8  %zext_ln461_142 = zext i11 %p_Result_2_3_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_142"/></StgValue>
</operation>

<operation id="8607" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7883" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.4_ifconv:9  %trunc_ln565_142 = trunc i64 %bitcast_ln696_284 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_142"/></StgValue>
</operation>

<operation id="8608" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7884" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.3.4_ifconv:10  %tmp_284 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_142)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="8609" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7885" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.3.4_ifconv:11  %zext_ln569_142 = zext i53 %tmp_284 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_142"/></StgValue>
</operation>

<operation id="8610" st_id="718" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7886" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.4_ifconv:12  %sub_ln461_142 = sub i54 0, %zext_ln569_142

]]></Node>
<StgValue><ssdm name="sub_ln461_142"/></StgValue>
</operation>

<operation id="8611" st_id="718" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7887" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.3.4_ifconv:13  %select_ln570_142 = select i1 %tmp_606, i54 %sub_ln461_142, i54 %zext_ln569_142

]]></Node>
<StgValue><ssdm name="select_ln570_142"/></StgValue>
</operation>

<operation id="8612" st_id="718" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7888" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.3.4_ifconv:14  %icmp_ln571_142 = icmp eq i63 %trunc_ln557_142, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_142"/></StgValue>
</operation>

<operation id="8613" st_id="718" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7889" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:15  %sub_ln575_142 = sub i12 1075, %zext_ln461_142

]]></Node>
<StgValue><ssdm name="sub_ln575_142"/></StgValue>
</operation>

<operation id="8614" st_id="718" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7890" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:16  %icmp_ln581_142 = icmp sgt i12 %sub_ln575_142, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_142"/></StgValue>
</operation>

<operation id="8615" st_id="718" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7891" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:17  %add_ln581_142 = add i12 -4, %sub_ln575_142

]]></Node>
<StgValue><ssdm name="add_ln581_142"/></StgValue>
</operation>

<operation id="8616" st_id="718" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7892" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:18  %sub_ln581_142 = sub i12 4, %sub_ln575_142

]]></Node>
<StgValue><ssdm name="sub_ln581_142"/></StgValue>
</operation>

<operation id="8617" st_id="718" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7893" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:19  %select_ln581_142 = select i1 %icmp_ln581_142, i12 %add_ln581_142, i12 %sub_ln581_142

]]></Node>
<StgValue><ssdm name="select_ln581_142"/></StgValue>
</operation>

<operation id="8618" st_id="718" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7895" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:21  %icmp_ln582_142 = icmp eq i12 %sub_ln575_142, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_142"/></StgValue>
</operation>

<operation id="8619" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7896" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.4_ifconv:22  %trunc_ln583_142 = trunc i54 %select_ln570_142 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_142"/></StgValue>
</operation>

<operation id="8620" st_id="718" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7897" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:23  %icmp_ln585_142 = icmp ult i12 %select_ln581_142, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_142"/></StgValue>
</operation>

<operation id="8621" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7902" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.4_ifconv:28  %bitcast_ln696_285 = bitcast float %v_assign_2_3_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_285"/></StgValue>
</operation>

<operation id="8622" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.4_ifconv:29  %tmp_607 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_285, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="8623" st_id="718" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7904" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:30  %select_ln588_142 = select i1 %tmp_607, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_142"/></StgValue>
</operation>

<operation id="8624" st_id="718" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:32  %xor_ln571_142 = xor i1 %icmp_ln571_142, true

]]></Node>
<StgValue><ssdm name="xor_ln571_142"/></StgValue>
</operation>

<operation id="8625" st_id="718" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:33  %and_ln582_142 = and i1 %icmp_ln582_142, %xor_ln571_142

]]></Node>
<StgValue><ssdm name="and_ln582_142"/></StgValue>
</operation>

<operation id="8626" st_id="718" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7908" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:34  %select_ln582_142 = select i1 %and_ln582_142, i12 %trunc_ln583_142, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_142"/></StgValue>
</operation>

<operation id="8627" st_id="718" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:35  %or_ln582_142 = or i1 %icmp_ln571_142, %icmp_ln582_142

]]></Node>
<StgValue><ssdm name="or_ln582_142"/></StgValue>
</operation>

<operation id="8628" st_id="718" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:36  %xor_ln582_142 = xor i1 %or_ln582_142, true

]]></Node>
<StgValue><ssdm name="xor_ln582_142"/></StgValue>
</operation>

<operation id="8629" st_id="718" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:37  %and_ln581_142 = and i1 %icmp_ln581_142, %xor_ln582_142

]]></Node>
<StgValue><ssdm name="and_ln581_142"/></StgValue>
</operation>

<operation id="8630" st_id="718" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:38  %xor_ln585_142 = xor i1 %icmp_ln585_142, true

]]></Node>
<StgValue><ssdm name="xor_ln585_142"/></StgValue>
</operation>

<operation id="8631" st_id="718" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:39  %and_ln585_284 = and i1 %and_ln581_142, %xor_ln585_142

]]></Node>
<StgValue><ssdm name="and_ln585_284"/></StgValue>
</operation>

<operation id="8632" st_id="718" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7914" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:40  %select_ln585_284 = select i1 %and_ln585_284, i12 %select_ln588_142, i12 %select_ln582_142

]]></Node>
<StgValue><ssdm name="select_ln585_284"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="8633" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7894" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:20  %sext_ln581_142 = sext i12 %select_ln581_142 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_142"/></StgValue>
</operation>

<operation id="8634" st_id="719" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7898" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:24  %icmp_ln603_142 = icmp ult i12 %select_ln581_142, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_142"/></StgValue>
</operation>

<operation id="8635" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7899" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.4_ifconv:25  %zext_ln586_142 = zext i32 %sext_ln581_142 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_142"/></StgValue>
</operation>

<operation id="8636" st_id="719" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7900" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.4_ifconv:26  %ashr_ln586_142 = ashr i54 %select_ln570_142, %zext_ln586_142

]]></Node>
<StgValue><ssdm name="ashr_ln586_142"/></StgValue>
</operation>

<operation id="8637" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7901" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.4_ifconv:27  %trunc_ln586_142 = trunc i54 %ashr_ln586_142 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_142"/></StgValue>
</operation>

<operation id="8638" st_id="719" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7905" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:31  %shl_ln604_142 = shl i12 %trunc_ln583_142, %select_ln581_142

]]></Node>
<StgValue><ssdm name="shl_ln604_142"/></StgValue>
</operation>

<operation id="8639" st_id="719" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:41  %and_ln585_285 = and i1 %and_ln581_142, %icmp_ln585_142

]]></Node>
<StgValue><ssdm name="and_ln585_285"/></StgValue>
</operation>

<operation id="8640" st_id="719" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7916" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:42  %select_ln585_285 = select i1 %and_ln585_285, i12 %trunc_ln586_142, i12 %select_ln585_284

]]></Node>
<StgValue><ssdm name="select_ln585_285"/></StgValue>
</operation>

<operation id="8641" st_id="719" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:43  %or_ln581_142 = or i1 %or_ln582_142, %icmp_ln581_142

]]></Node>
<StgValue><ssdm name="or_ln581_142"/></StgValue>
</operation>

<operation id="8642" st_id="719" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:44  %xor_ln581_142 = xor i1 %or_ln581_142, true

]]></Node>
<StgValue><ssdm name="xor_ln581_142"/></StgValue>
</operation>

<operation id="8643" st_id="719" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.4_ifconv:45  %and_ln603_142 = and i1 %icmp_ln603_142, %xor_ln581_142

]]></Node>
<StgValue><ssdm name="and_ln603_142"/></StgValue>
</operation>

<operation id="8644" st_id="719" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7920" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.4_ifconv:46  %select_ln603_142 = select i1 %and_ln603_142, i12 %shl_ln604_142, i12 %select_ln585_285

]]></Node>
<StgValue><ssdm name="select_ln603_142"/></StgValue>
</operation>

<operation id="8645" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7921" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.3.4_ifconv:47  br i1 %and_ln71_36, label %143, label %._crit_edge.2.3.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8646" st_id="719" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7923" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_3_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67_1, i11 %add_ln68_3)

]]></Node>
<StgValue><ssdm name="index_2_3_5"/></StgValue>
</operation>

<operation id="8647" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7924" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_608 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_3_5)

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="8648" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7925" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.3.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="8649" st_id="720" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7927" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.3.5_ifconv:0  %has_hit_0_2_3_5 = phi i1 [ %tmp_608, %143 ], [ false, %._crit_edge.2.3.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_3_5"/></StgValue>
</operation>

<operation id="8650" st_id="720" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7928" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:1  %zext_ln76_143 = zext i1 %has_hit_0_2_3_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_143"/></StgValue>
</operation>

<operation id="8651" st_id="720" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7929" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.5_ifconv:2  %v_assign_2_3_5 = uitofp i32 %zext_ln76_143 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3_5"/></StgValue>
</operation>

<operation id="8652" st_id="720" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:47  %and_ln71_37 = and i1 %and_ln71_9, %and_ln71_32

]]></Node>
<StgValue><ssdm name="and_ln71_37"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="8653" st_id="721" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7929" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.5_ifconv:2  %v_assign_2_3_5 = uitofp i32 %zext_ln76_143 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_3_5"/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="8654" st_id="722" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7930" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.5_ifconv:3  %d_assign_2_3_5 = fpext float %v_assign_2_3_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3_5"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="8655" st_id="723" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7930" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.5_ifconv:3  %d_assign_2_3_5 = fpext float %v_assign_2_3_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_3_5"/></StgValue>
</operation>

<operation id="8656" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7931" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.5_ifconv:4  %bitcast_ln696_286 = bitcast double %d_assign_2_3_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_286"/></StgValue>
</operation>

<operation id="8657" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7932" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.5_ifconv:5  %trunc_ln557_143 = trunc i64 %bitcast_ln696_286 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_143"/></StgValue>
</operation>

<operation id="8658" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7933" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.5_ifconv:6  %tmp_609 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_286, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="8659" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7934" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.3.5_ifconv:7  %p_Result_2_3_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_286, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_3_5"/></StgValue>
</operation>

<operation id="8660" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7935" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.3.5_ifconv:8  %zext_ln461_143 = zext i11 %p_Result_2_3_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_143"/></StgValue>
</operation>

<operation id="8661" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7936" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.3.5_ifconv:9  %trunc_ln565_143 = trunc i64 %bitcast_ln696_286 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_143"/></StgValue>
</operation>

<operation id="8662" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7937" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.3.5_ifconv:10  %tmp_286 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_143)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="8663" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7938" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.3.5_ifconv:11  %zext_ln569_143 = zext i53 %tmp_286 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_143"/></StgValue>
</operation>

<operation id="8664" st_id="723" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7939" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.5_ifconv:12  %sub_ln461_143 = sub i54 0, %zext_ln569_143

]]></Node>
<StgValue><ssdm name="sub_ln461_143"/></StgValue>
</operation>

<operation id="8665" st_id="723" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7940" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.3.5_ifconv:13  %select_ln570_143 = select i1 %tmp_609, i54 %sub_ln461_143, i54 %zext_ln569_143

]]></Node>
<StgValue><ssdm name="select_ln570_143"/></StgValue>
</operation>

<operation id="8666" st_id="723" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7941" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.3.5_ifconv:14  %icmp_ln571_143 = icmp eq i63 %trunc_ln557_143, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_143"/></StgValue>
</operation>

<operation id="8667" st_id="723" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7942" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:15  %sub_ln575_143 = sub i12 1075, %zext_ln461_143

]]></Node>
<StgValue><ssdm name="sub_ln575_143"/></StgValue>
</operation>

<operation id="8668" st_id="723" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7943" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:16  %icmp_ln581_143 = icmp sgt i12 %sub_ln575_143, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_143"/></StgValue>
</operation>

<operation id="8669" st_id="723" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7944" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:17  %add_ln581_143 = add i12 -4, %sub_ln575_143

]]></Node>
<StgValue><ssdm name="add_ln581_143"/></StgValue>
</operation>

<operation id="8670" st_id="723" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7945" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:18  %sub_ln581_143 = sub i12 4, %sub_ln575_143

]]></Node>
<StgValue><ssdm name="sub_ln581_143"/></StgValue>
</operation>

<operation id="8671" st_id="723" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7946" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:19  %select_ln581_143 = select i1 %icmp_ln581_143, i12 %add_ln581_143, i12 %sub_ln581_143

]]></Node>
<StgValue><ssdm name="select_ln581_143"/></StgValue>
</operation>

<operation id="8672" st_id="723" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7948" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:21  %icmp_ln582_143 = icmp eq i12 %sub_ln575_143, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_143"/></StgValue>
</operation>

<operation id="8673" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7949" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.5_ifconv:22  %trunc_ln583_143 = trunc i54 %select_ln570_143 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_143"/></StgValue>
</operation>

<operation id="8674" st_id="723" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7950" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:23  %icmp_ln585_143 = icmp ult i12 %select_ln581_143, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_143"/></StgValue>
</operation>

<operation id="8675" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7955" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.5_ifconv:28  %bitcast_ln696_287 = bitcast float %v_assign_2_3_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_287"/></StgValue>
</operation>

<operation id="8676" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7956" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.3.5_ifconv:29  %tmp_610 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_287, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="8677" st_id="723" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7957" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:30  %select_ln588_143 = select i1 %tmp_610, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_143"/></StgValue>
</operation>

<operation id="8678" st_id="723" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:32  %xor_ln571_143 = xor i1 %icmp_ln571_143, true

]]></Node>
<StgValue><ssdm name="xor_ln571_143"/></StgValue>
</operation>

<operation id="8679" st_id="723" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:33  %and_ln582_143 = and i1 %icmp_ln582_143, %xor_ln571_143

]]></Node>
<StgValue><ssdm name="and_ln582_143"/></StgValue>
</operation>

<operation id="8680" st_id="723" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7961" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:34  %select_ln582_143 = select i1 %and_ln582_143, i12 %trunc_ln583_143, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_143"/></StgValue>
</operation>

<operation id="8681" st_id="723" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:35  %or_ln582_143 = or i1 %icmp_ln571_143, %icmp_ln582_143

]]></Node>
<StgValue><ssdm name="or_ln582_143"/></StgValue>
</operation>

<operation id="8682" st_id="723" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:36  %xor_ln582_143 = xor i1 %or_ln582_143, true

]]></Node>
<StgValue><ssdm name="xor_ln582_143"/></StgValue>
</operation>

<operation id="8683" st_id="723" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:37  %and_ln581_143 = and i1 %icmp_ln581_143, %xor_ln582_143

]]></Node>
<StgValue><ssdm name="and_ln581_143"/></StgValue>
</operation>

<operation id="8684" st_id="723" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:38  %xor_ln585_143 = xor i1 %icmp_ln585_143, true

]]></Node>
<StgValue><ssdm name="xor_ln585_143"/></StgValue>
</operation>

<operation id="8685" st_id="723" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:39  %and_ln585_286 = and i1 %and_ln581_143, %xor_ln585_143

]]></Node>
<StgValue><ssdm name="and_ln585_286"/></StgValue>
</operation>

<operation id="8686" st_id="723" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7967" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:40  %select_ln585_286 = select i1 %and_ln585_286, i12 %select_ln588_143, i12 %select_ln582_143

]]></Node>
<StgValue><ssdm name="select_ln585_286"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="8687" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7947" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:20  %sext_ln581_143 = sext i12 %select_ln581_143 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_143"/></StgValue>
</operation>

<operation id="8688" st_id="724" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7951" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:24  %icmp_ln603_143 = icmp ult i12 %select_ln581_143, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_143"/></StgValue>
</operation>

<operation id="8689" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7952" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.3.5_ifconv:25  %zext_ln586_143 = zext i32 %sext_ln581_143 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_143"/></StgValue>
</operation>

<operation id="8690" st_id="724" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7953" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.3.5_ifconv:26  %ashr_ln586_143 = ashr i54 %select_ln570_143, %zext_ln586_143

]]></Node>
<StgValue><ssdm name="ashr_ln586_143"/></StgValue>
</operation>

<operation id="8691" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7954" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.3.5_ifconv:27  %trunc_ln586_143 = trunc i54 %ashr_ln586_143 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_143"/></StgValue>
</operation>

<operation id="8692" st_id="724" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7958" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:31  %shl_ln604_143 = shl i12 %trunc_ln583_143, %select_ln581_143

]]></Node>
<StgValue><ssdm name="shl_ln604_143"/></StgValue>
</operation>

<operation id="8693" st_id="724" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:41  %and_ln585_287 = and i1 %and_ln581_143, %icmp_ln585_143

]]></Node>
<StgValue><ssdm name="and_ln585_287"/></StgValue>
</operation>

<operation id="8694" st_id="724" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7969" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:42  %select_ln585_287 = select i1 %and_ln585_287, i12 %trunc_ln586_143, i12 %select_ln585_286

]]></Node>
<StgValue><ssdm name="select_ln585_287"/></StgValue>
</operation>

<operation id="8695" st_id="724" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:43  %or_ln581_143 = or i1 %or_ln582_143, %icmp_ln581_143

]]></Node>
<StgValue><ssdm name="or_ln581_143"/></StgValue>
</operation>

<operation id="8696" st_id="724" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:44  %xor_ln581_143 = xor i1 %or_ln581_143, true

]]></Node>
<StgValue><ssdm name="xor_ln581_143"/></StgValue>
</operation>

<operation id="8697" st_id="724" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3.5_ifconv:45  %and_ln603_143 = and i1 %icmp_ln603_143, %xor_ln581_143

]]></Node>
<StgValue><ssdm name="and_ln603_143"/></StgValue>
</operation>

<operation id="8698" st_id="724" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7973" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.3.5_ifconv:46  %select_ln603_143 = select i1 %and_ln603_143, i12 %shl_ln604_143, i12 %select_ln585_287

]]></Node>
<StgValue><ssdm name="select_ln603_143"/></StgValue>
</operation>

<operation id="8699" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7975" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.3.5_ifconv:48  br i1 %and_ln71_37, label %144, label %._crit_edge.2.4.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8700" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7977" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_72 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_72"/></StgValue>
</operation>

<operation id="8701" st_id="724" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7978" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_2_4 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67_1, i11 %zext_ln73_72)

]]></Node>
<StgValue><ssdm name="index_2_4"/></StgValue>
</operation>

<operation id="8702" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7979" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_4)

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="8703" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7980" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.2.4.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="8704" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7982" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.4.0_ifconv:0  %has_hit_0_2_4_0 = phi i1 [ %tmp_611, %144 ], [ false, %._crit_edge.2.3.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_4_0"/></StgValue>
</operation>

<operation id="8705" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7983" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:1  %zext_ln76_144 = zext i1 %has_hit_0_2_4_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_144"/></StgValue>
</operation>

<operation id="8706" st_id="725" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7984" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.0_ifconv:2  %v_assign_2_4 = uitofp i32 %zext_ln76_144 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="8707" st_id="726" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7984" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.0_ifconv:2  %v_assign_2_4 = uitofp i32 %zext_ln76_144 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="8708" st_id="727" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7985" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.0_ifconv:3  %d_assign_2_4 = fpext float %v_assign_2_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="8709" st_id="728" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7985" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.0_ifconv:3  %d_assign_2_4 = fpext float %v_assign_2_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4"/></StgValue>
</operation>

<operation id="8710" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7986" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.0_ifconv:4  %bitcast_ln696_288 = bitcast double %d_assign_2_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_288"/></StgValue>
</operation>

<operation id="8711" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7987" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.0_ifconv:5  %trunc_ln557_144 = trunc i64 %bitcast_ln696_288 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_144"/></StgValue>
</operation>

<operation id="8712" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7988" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.0_ifconv:6  %tmp_612 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_288, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="8713" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7989" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.4.0_ifconv:7  %p_Result_2_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_288, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_4"/></StgValue>
</operation>

<operation id="8714" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7990" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.4.0_ifconv:8  %zext_ln461_144 = zext i11 %p_Result_2_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_144"/></StgValue>
</operation>

<operation id="8715" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7991" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.0_ifconv:9  %trunc_ln565_144 = trunc i64 %bitcast_ln696_288 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_144"/></StgValue>
</operation>

<operation id="8716" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7992" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.4.0_ifconv:10  %tmp_288 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_144)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="8717" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7993" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.4.0_ifconv:11  %zext_ln569_144 = zext i53 %tmp_288 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_144"/></StgValue>
</operation>

<operation id="8718" st_id="728" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7994" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.0_ifconv:12  %sub_ln461_144 = sub i54 0, %zext_ln569_144

]]></Node>
<StgValue><ssdm name="sub_ln461_144"/></StgValue>
</operation>

<operation id="8719" st_id="728" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7995" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.4.0_ifconv:13  %select_ln570_144 = select i1 %tmp_612, i54 %sub_ln461_144, i54 %zext_ln569_144

]]></Node>
<StgValue><ssdm name="select_ln570_144"/></StgValue>
</operation>

<operation id="8720" st_id="728" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7996" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.4.0_ifconv:14  %icmp_ln571_144 = icmp eq i63 %trunc_ln557_144, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_144"/></StgValue>
</operation>

<operation id="8721" st_id="728" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7997" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:15  %sub_ln575_144 = sub i12 1075, %zext_ln461_144

]]></Node>
<StgValue><ssdm name="sub_ln575_144"/></StgValue>
</operation>

<operation id="8722" st_id="728" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7998" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:16  %icmp_ln581_144 = icmp sgt i12 %sub_ln575_144, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_144"/></StgValue>
</operation>

<operation id="8723" st_id="728" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7999" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:17  %add_ln581_144 = add i12 -4, %sub_ln575_144

]]></Node>
<StgValue><ssdm name="add_ln581_144"/></StgValue>
</operation>

<operation id="8724" st_id="728" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8000" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:18  %sub_ln581_144 = sub i12 4, %sub_ln575_144

]]></Node>
<StgValue><ssdm name="sub_ln581_144"/></StgValue>
</operation>

<operation id="8725" st_id="728" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8001" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:19  %select_ln581_144 = select i1 %icmp_ln581_144, i12 %add_ln581_144, i12 %sub_ln581_144

]]></Node>
<StgValue><ssdm name="select_ln581_144"/></StgValue>
</operation>

<operation id="8726" st_id="728" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8003" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:21  %icmp_ln582_144 = icmp eq i12 %sub_ln575_144, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_144"/></StgValue>
</operation>

<operation id="8727" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8004" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.0_ifconv:22  %trunc_ln583_144 = trunc i54 %select_ln570_144 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_144"/></StgValue>
</operation>

<operation id="8728" st_id="728" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8005" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:23  %icmp_ln585_144 = icmp ult i12 %select_ln581_144, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_144"/></StgValue>
</operation>

<operation id="8729" st_id="728" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8006" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:24  %icmp_ln603_144 = icmp ult i12 %select_ln581_144, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_144"/></StgValue>
</operation>

<operation id="8730" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8010" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.0_ifconv:28  %bitcast_ln696_289 = bitcast float %v_assign_2_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_289"/></StgValue>
</operation>

<operation id="8731" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8011" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.0_ifconv:29  %tmp_613 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_289, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="8732" st_id="728" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8012" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:30  %select_ln588_144 = select i1 %tmp_613, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_144"/></StgValue>
</operation>

<operation id="8733" st_id="728" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:32  %xor_ln571_144 = xor i1 %icmp_ln571_144, true

]]></Node>
<StgValue><ssdm name="xor_ln571_144"/></StgValue>
</operation>

<operation id="8734" st_id="728" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:33  %and_ln582_144 = and i1 %icmp_ln582_144, %xor_ln571_144

]]></Node>
<StgValue><ssdm name="and_ln582_144"/></StgValue>
</operation>

<operation id="8735" st_id="728" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8016" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:34  %select_ln582_144 = select i1 %and_ln582_144, i12 %trunc_ln583_144, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_144"/></StgValue>
</operation>

<operation id="8736" st_id="728" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:35  %or_ln582_144 = or i1 %icmp_ln571_144, %icmp_ln582_144

]]></Node>
<StgValue><ssdm name="or_ln582_144"/></StgValue>
</operation>

<operation id="8737" st_id="728" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:36  %xor_ln582_144 = xor i1 %or_ln582_144, true

]]></Node>
<StgValue><ssdm name="xor_ln582_144"/></StgValue>
</operation>

<operation id="8738" st_id="728" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:37  %and_ln581_144 = and i1 %icmp_ln581_144, %xor_ln582_144

]]></Node>
<StgValue><ssdm name="and_ln581_144"/></StgValue>
</operation>

<operation id="8739" st_id="728" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:38  %xor_ln585_144 = xor i1 %icmp_ln585_144, true

]]></Node>
<StgValue><ssdm name="xor_ln585_144"/></StgValue>
</operation>

<operation id="8740" st_id="728" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:39  %and_ln585_288 = and i1 %and_ln581_144, %xor_ln585_144

]]></Node>
<StgValue><ssdm name="and_ln585_288"/></StgValue>
</operation>

<operation id="8741" st_id="728" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8022" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:40  %select_ln585_288 = select i1 %and_ln585_288, i12 %select_ln588_144, i12 %select_ln582_144

]]></Node>
<StgValue><ssdm name="select_ln585_288"/></StgValue>
</operation>

<operation id="8742" st_id="728" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:43  %or_ln581_144 = or i1 %or_ln582_144, %icmp_ln581_144

]]></Node>
<StgValue><ssdm name="or_ln581_144"/></StgValue>
</operation>

<operation id="8743" st_id="728" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:44  %xor_ln581_144 = xor i1 %or_ln581_144, true

]]></Node>
<StgValue><ssdm name="xor_ln581_144"/></StgValue>
</operation>

<operation id="8744" st_id="728" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:45  %and_ln603_144 = and i1 %icmp_ln603_144, %xor_ln581_144

]]></Node>
<StgValue><ssdm name="and_ln603_144"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="8745" st_id="729" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8002" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:20  %sext_ln581_144 = sext i12 %select_ln581_144 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_144"/></StgValue>
</operation>

<operation id="8746" st_id="729" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8007" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.0_ifconv:25  %zext_ln586_144 = zext i32 %sext_ln581_144 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_144"/></StgValue>
</operation>

<operation id="8747" st_id="729" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8008" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.0_ifconv:26  %ashr_ln586_144 = ashr i54 %select_ln570_144, %zext_ln586_144

]]></Node>
<StgValue><ssdm name="ashr_ln586_144"/></StgValue>
</operation>

<operation id="8748" st_id="729" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8009" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.0_ifconv:27  %trunc_ln586_144 = trunc i54 %ashr_ln586_144 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_144"/></StgValue>
</operation>

<operation id="8749" st_id="729" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8013" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:31  %shl_ln604_144 = shl i12 %trunc_ln583_144, %select_ln581_144

]]></Node>
<StgValue><ssdm name="shl_ln604_144"/></StgValue>
</operation>

<operation id="8750" st_id="729" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.0_ifconv:41  %and_ln585_289 = and i1 %and_ln581_144, %icmp_ln585_144

]]></Node>
<StgValue><ssdm name="and_ln585_289"/></StgValue>
</operation>

<operation id="8751" st_id="729" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8024" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:42  %select_ln585_289 = select i1 %and_ln585_289, i12 %trunc_ln586_144, i12 %select_ln585_288

]]></Node>
<StgValue><ssdm name="select_ln585_289"/></StgValue>
</operation>

<operation id="8752" st_id="729" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8028" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.0_ifconv:46  %select_ln603_144 = select i1 %and_ln603_144, i12 %shl_ln604_144, i12 %select_ln585_289

]]></Node>
<StgValue><ssdm name="select_ln603_144"/></StgValue>
</operation>

<operation id="8753" st_id="729" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8029" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.4.0_ifconv:47  br i1 %and_ln71_37, label %145, label %._crit_edge.2.4.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8754" st_id="729" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8031" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_73 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_73"/></StgValue>
</operation>

<operation id="8755" st_id="729" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8032" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_2_4_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67_1, i11 %zext_ln73_73)

]]></Node>
<StgValue><ssdm name="index_2_4_1"/></StgValue>
</operation>

<operation id="8756" st_id="729" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8033" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_614 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_4_1)

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="8757" st_id="729" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8034" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.2.4.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="8758" st_id="730" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8036" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.4.1_ifconv:0  %has_hit_0_2_4_1 = phi i1 [ %tmp_614, %145 ], [ false, %._crit_edge.2.4.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_4_1"/></StgValue>
</operation>

<operation id="8759" st_id="730" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8037" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:1  %zext_ln76_145 = zext i1 %has_hit_0_2_4_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_145"/></StgValue>
</operation>

<operation id="8760" st_id="730" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8038" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.1_ifconv:2  %v_assign_2_4_1 = uitofp i32 %zext_ln76_145 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4_1"/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="8761" st_id="731" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8038" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.1_ifconv:2  %v_assign_2_4_1 = uitofp i32 %zext_ln76_145 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4_1"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="8762" st_id="732" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8039" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.1_ifconv:3  %d_assign_2_4_1 = fpext float %v_assign_2_4_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4_1"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="8763" st_id="733" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8039" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.1_ifconv:3  %d_assign_2_4_1 = fpext float %v_assign_2_4_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4_1"/></StgValue>
</operation>

<operation id="8764" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8040" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.1_ifconv:4  %bitcast_ln696_290 = bitcast double %d_assign_2_4_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_290"/></StgValue>
</operation>

<operation id="8765" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8041" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.1_ifconv:5  %trunc_ln557_145 = trunc i64 %bitcast_ln696_290 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_145"/></StgValue>
</operation>

<operation id="8766" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8042" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.1_ifconv:6  %tmp_615 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_290, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="8767" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8043" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.4.1_ifconv:7  %p_Result_2_4_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_290, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_4_1"/></StgValue>
</operation>

<operation id="8768" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8044" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.4.1_ifconv:8  %zext_ln461_145 = zext i11 %p_Result_2_4_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_145"/></StgValue>
</operation>

<operation id="8769" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8045" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.1_ifconv:9  %trunc_ln565_145 = trunc i64 %bitcast_ln696_290 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_145"/></StgValue>
</operation>

<operation id="8770" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8046" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.4.1_ifconv:10  %tmp_290 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_145)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="8771" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8047" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.4.1_ifconv:11  %zext_ln569_145 = zext i53 %tmp_290 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_145"/></StgValue>
</operation>

<operation id="8772" st_id="733" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8048" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.1_ifconv:12  %sub_ln461_145 = sub i54 0, %zext_ln569_145

]]></Node>
<StgValue><ssdm name="sub_ln461_145"/></StgValue>
</operation>

<operation id="8773" st_id="733" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8049" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.4.1_ifconv:13  %select_ln570_145 = select i1 %tmp_615, i54 %sub_ln461_145, i54 %zext_ln569_145

]]></Node>
<StgValue><ssdm name="select_ln570_145"/></StgValue>
</operation>

<operation id="8774" st_id="733" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8050" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.4.1_ifconv:14  %icmp_ln571_145 = icmp eq i63 %trunc_ln557_145, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_145"/></StgValue>
</operation>

<operation id="8775" st_id="733" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8051" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:15  %sub_ln575_145 = sub i12 1075, %zext_ln461_145

]]></Node>
<StgValue><ssdm name="sub_ln575_145"/></StgValue>
</operation>

<operation id="8776" st_id="733" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8052" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:16  %icmp_ln581_145 = icmp sgt i12 %sub_ln575_145, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_145"/></StgValue>
</operation>

<operation id="8777" st_id="733" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8053" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:17  %add_ln581_145 = add i12 -4, %sub_ln575_145

]]></Node>
<StgValue><ssdm name="add_ln581_145"/></StgValue>
</operation>

<operation id="8778" st_id="733" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8054" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:18  %sub_ln581_145 = sub i12 4, %sub_ln575_145

]]></Node>
<StgValue><ssdm name="sub_ln581_145"/></StgValue>
</operation>

<operation id="8779" st_id="733" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8055" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:19  %select_ln581_145 = select i1 %icmp_ln581_145, i12 %add_ln581_145, i12 %sub_ln581_145

]]></Node>
<StgValue><ssdm name="select_ln581_145"/></StgValue>
</operation>

<operation id="8780" st_id="733" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8057" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:21  %icmp_ln582_145 = icmp eq i12 %sub_ln575_145, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_145"/></StgValue>
</operation>

<operation id="8781" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8058" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.1_ifconv:22  %trunc_ln583_145 = trunc i54 %select_ln570_145 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_145"/></StgValue>
</operation>

<operation id="8782" st_id="733" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8059" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:23  %icmp_ln585_145 = icmp ult i12 %select_ln581_145, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_145"/></StgValue>
</operation>

<operation id="8783" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8064" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.1_ifconv:28  %bitcast_ln696_291 = bitcast float %v_assign_2_4_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_291"/></StgValue>
</operation>

<operation id="8784" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.1_ifconv:29  %tmp_616 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_291, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="8785" st_id="733" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8066" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:30  %select_ln588_145 = select i1 %tmp_616, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_145"/></StgValue>
</operation>

<operation id="8786" st_id="733" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:32  %xor_ln571_145 = xor i1 %icmp_ln571_145, true

]]></Node>
<StgValue><ssdm name="xor_ln571_145"/></StgValue>
</operation>

<operation id="8787" st_id="733" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:33  %and_ln582_145 = and i1 %icmp_ln582_145, %xor_ln571_145

]]></Node>
<StgValue><ssdm name="and_ln582_145"/></StgValue>
</operation>

<operation id="8788" st_id="733" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8070" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:34  %select_ln582_145 = select i1 %and_ln582_145, i12 %trunc_ln583_145, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_145"/></StgValue>
</operation>

<operation id="8789" st_id="733" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:35  %or_ln582_145 = or i1 %icmp_ln571_145, %icmp_ln582_145

]]></Node>
<StgValue><ssdm name="or_ln582_145"/></StgValue>
</operation>

<operation id="8790" st_id="733" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:36  %xor_ln582_145 = xor i1 %or_ln582_145, true

]]></Node>
<StgValue><ssdm name="xor_ln582_145"/></StgValue>
</operation>

<operation id="8791" st_id="733" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:37  %and_ln581_145 = and i1 %icmp_ln581_145, %xor_ln582_145

]]></Node>
<StgValue><ssdm name="and_ln581_145"/></StgValue>
</operation>

<operation id="8792" st_id="733" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:38  %xor_ln585_145 = xor i1 %icmp_ln585_145, true

]]></Node>
<StgValue><ssdm name="xor_ln585_145"/></StgValue>
</operation>

<operation id="8793" st_id="733" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:39  %and_ln585_290 = and i1 %and_ln581_145, %xor_ln585_145

]]></Node>
<StgValue><ssdm name="and_ln585_290"/></StgValue>
</operation>

<operation id="8794" st_id="733" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8076" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:40  %select_ln585_290 = select i1 %and_ln585_290, i12 %select_ln588_145, i12 %select_ln582_145

]]></Node>
<StgValue><ssdm name="select_ln585_290"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="8795" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8056" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:20  %sext_ln581_145 = sext i12 %select_ln581_145 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_145"/></StgValue>
</operation>

<operation id="8796" st_id="734" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8060" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:24  %icmp_ln603_145 = icmp ult i12 %select_ln581_145, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_145"/></StgValue>
</operation>

<operation id="8797" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8061" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.1_ifconv:25  %zext_ln586_145 = zext i32 %sext_ln581_145 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_145"/></StgValue>
</operation>

<operation id="8798" st_id="734" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8062" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.1_ifconv:26  %ashr_ln586_145 = ashr i54 %select_ln570_145, %zext_ln586_145

]]></Node>
<StgValue><ssdm name="ashr_ln586_145"/></StgValue>
</operation>

<operation id="8799" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8063" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.1_ifconv:27  %trunc_ln586_145 = trunc i54 %ashr_ln586_145 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_145"/></StgValue>
</operation>

<operation id="8800" st_id="734" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8067" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:31  %shl_ln604_145 = shl i12 %trunc_ln583_145, %select_ln581_145

]]></Node>
<StgValue><ssdm name="shl_ln604_145"/></StgValue>
</operation>

<operation id="8801" st_id="734" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:41  %and_ln585_291 = and i1 %and_ln581_145, %icmp_ln585_145

]]></Node>
<StgValue><ssdm name="and_ln585_291"/></StgValue>
</operation>

<operation id="8802" st_id="734" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8078" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:42  %select_ln585_291 = select i1 %and_ln585_291, i12 %trunc_ln586_145, i12 %select_ln585_290

]]></Node>
<StgValue><ssdm name="select_ln585_291"/></StgValue>
</operation>

<operation id="8803" st_id="734" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:43  %or_ln581_145 = or i1 %or_ln582_145, %icmp_ln581_145

]]></Node>
<StgValue><ssdm name="or_ln581_145"/></StgValue>
</operation>

<operation id="8804" st_id="734" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:44  %xor_ln581_145 = xor i1 %or_ln581_145, true

]]></Node>
<StgValue><ssdm name="xor_ln581_145"/></StgValue>
</operation>

<operation id="8805" st_id="734" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.1_ifconv:45  %and_ln603_145 = and i1 %icmp_ln603_145, %xor_ln581_145

]]></Node>
<StgValue><ssdm name="and_ln603_145"/></StgValue>
</operation>

<operation id="8806" st_id="734" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8082" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.1_ifconv:46  %select_ln603_145 = select i1 %and_ln603_145, i12 %shl_ln604_145, i12 %select_ln585_291

]]></Node>
<StgValue><ssdm name="select_ln603_145"/></StgValue>
</operation>

<operation id="8807" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.4.1_ifconv:47  br i1 %and_ln71_37, label %146, label %._crit_edge.2.4.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8808" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8085" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_74 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_74"/></StgValue>
</operation>

<operation id="8809" st_id="734" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8086" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_2_4_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67_1, i11 %zext_ln73_74)

]]></Node>
<StgValue><ssdm name="index_2_4_2"/></StgValue>
</operation>

<operation id="8810" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8087" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_617 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_4_2)

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="8811" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8088" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.2.4.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="8812" st_id="735" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8090" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.4.2_ifconv:0  %has_hit_0_2_4_2 = phi i1 [ %tmp_617, %146 ], [ false, %._crit_edge.2.4.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_4_2"/></StgValue>
</operation>

<operation id="8813" st_id="735" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8091" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:1  %zext_ln76_146 = zext i1 %has_hit_0_2_4_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_146"/></StgValue>
</operation>

<operation id="8814" st_id="735" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8092" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.2_ifconv:2  %v_assign_2_4_2 = uitofp i32 %zext_ln76_146 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4_2"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="8815" st_id="736" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8092" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.2_ifconv:2  %v_assign_2_4_2 = uitofp i32 %zext_ln76_146 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4_2"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="8816" st_id="737" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8093" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.2_ifconv:3  %d_assign_2_4_2 = fpext float %v_assign_2_4_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4_2"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="8817" st_id="738" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8093" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.2_ifconv:3  %d_assign_2_4_2 = fpext float %v_assign_2_4_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4_2"/></StgValue>
</operation>

<operation id="8818" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8094" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.2_ifconv:4  %bitcast_ln696_292 = bitcast double %d_assign_2_4_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_292"/></StgValue>
</operation>

<operation id="8819" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8095" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.2_ifconv:5  %trunc_ln557_146 = trunc i64 %bitcast_ln696_292 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_146"/></StgValue>
</operation>

<operation id="8820" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8096" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.2_ifconv:6  %tmp_618 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_292, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="8821" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8097" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.4.2_ifconv:7  %p_Result_2_4_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_292, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_4_2"/></StgValue>
</operation>

<operation id="8822" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8098" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.4.2_ifconv:8  %zext_ln461_146 = zext i11 %p_Result_2_4_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_146"/></StgValue>
</operation>

<operation id="8823" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8099" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.2_ifconv:9  %trunc_ln565_146 = trunc i64 %bitcast_ln696_292 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_146"/></StgValue>
</operation>

<operation id="8824" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8100" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.4.2_ifconv:10  %tmp_292 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_146)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="8825" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8101" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.4.2_ifconv:11  %zext_ln569_146 = zext i53 %tmp_292 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_146"/></StgValue>
</operation>

<operation id="8826" st_id="738" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8102" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.2_ifconv:12  %sub_ln461_146 = sub i54 0, %zext_ln569_146

]]></Node>
<StgValue><ssdm name="sub_ln461_146"/></StgValue>
</operation>

<operation id="8827" st_id="738" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8103" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.4.2_ifconv:13  %select_ln570_146 = select i1 %tmp_618, i54 %sub_ln461_146, i54 %zext_ln569_146

]]></Node>
<StgValue><ssdm name="select_ln570_146"/></StgValue>
</operation>

<operation id="8828" st_id="738" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8104" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.4.2_ifconv:14  %icmp_ln571_146 = icmp eq i63 %trunc_ln557_146, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_146"/></StgValue>
</operation>

<operation id="8829" st_id="738" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:15  %sub_ln575_146 = sub i12 1075, %zext_ln461_146

]]></Node>
<StgValue><ssdm name="sub_ln575_146"/></StgValue>
</operation>

<operation id="8830" st_id="738" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8106" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:16  %icmp_ln581_146 = icmp sgt i12 %sub_ln575_146, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_146"/></StgValue>
</operation>

<operation id="8831" st_id="738" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:17  %add_ln581_146 = add i12 -4, %sub_ln575_146

]]></Node>
<StgValue><ssdm name="add_ln581_146"/></StgValue>
</operation>

<operation id="8832" st_id="738" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:18  %sub_ln581_146 = sub i12 4, %sub_ln575_146

]]></Node>
<StgValue><ssdm name="sub_ln581_146"/></StgValue>
</operation>

<operation id="8833" st_id="738" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8109" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:19  %select_ln581_146 = select i1 %icmp_ln581_146, i12 %add_ln581_146, i12 %sub_ln581_146

]]></Node>
<StgValue><ssdm name="select_ln581_146"/></StgValue>
</operation>

<operation id="8834" st_id="738" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8111" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:21  %icmp_ln582_146 = icmp eq i12 %sub_ln575_146, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_146"/></StgValue>
</operation>

<operation id="8835" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8112" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.2_ifconv:22  %trunc_ln583_146 = trunc i54 %select_ln570_146 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_146"/></StgValue>
</operation>

<operation id="8836" st_id="738" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8113" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:23  %icmp_ln585_146 = icmp ult i12 %select_ln581_146, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_146"/></StgValue>
</operation>

<operation id="8837" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8118" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.2_ifconv:28  %bitcast_ln696_293 = bitcast float %v_assign_2_4_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_293"/></StgValue>
</operation>

<operation id="8838" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.2_ifconv:29  %tmp_619 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_293, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="8839" st_id="738" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8120" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:30  %select_ln588_146 = select i1 %tmp_619, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_146"/></StgValue>
</operation>

<operation id="8840" st_id="738" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:32  %xor_ln571_146 = xor i1 %icmp_ln571_146, true

]]></Node>
<StgValue><ssdm name="xor_ln571_146"/></StgValue>
</operation>

<operation id="8841" st_id="738" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:33  %and_ln582_146 = and i1 %icmp_ln582_146, %xor_ln571_146

]]></Node>
<StgValue><ssdm name="and_ln582_146"/></StgValue>
</operation>

<operation id="8842" st_id="738" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8124" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:34  %select_ln582_146 = select i1 %and_ln582_146, i12 %trunc_ln583_146, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_146"/></StgValue>
</operation>

<operation id="8843" st_id="738" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:35  %or_ln582_146 = or i1 %icmp_ln571_146, %icmp_ln582_146

]]></Node>
<StgValue><ssdm name="or_ln582_146"/></StgValue>
</operation>

<operation id="8844" st_id="738" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:36  %xor_ln582_146 = xor i1 %or_ln582_146, true

]]></Node>
<StgValue><ssdm name="xor_ln582_146"/></StgValue>
</operation>

<operation id="8845" st_id="738" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:37  %and_ln581_146 = and i1 %icmp_ln581_146, %xor_ln582_146

]]></Node>
<StgValue><ssdm name="and_ln581_146"/></StgValue>
</operation>

<operation id="8846" st_id="738" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:38  %xor_ln585_146 = xor i1 %icmp_ln585_146, true

]]></Node>
<StgValue><ssdm name="xor_ln585_146"/></StgValue>
</operation>

<operation id="8847" st_id="738" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:39  %and_ln585_292 = and i1 %and_ln581_146, %xor_ln585_146

]]></Node>
<StgValue><ssdm name="and_ln585_292"/></StgValue>
</operation>

<operation id="8848" st_id="738" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8130" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:40  %select_ln585_292 = select i1 %and_ln585_292, i12 %select_ln588_146, i12 %select_ln582_146

]]></Node>
<StgValue><ssdm name="select_ln585_292"/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="8849" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8110" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:20  %sext_ln581_146 = sext i12 %select_ln581_146 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_146"/></StgValue>
</operation>

<operation id="8850" st_id="739" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8114" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:24  %icmp_ln603_146 = icmp ult i12 %select_ln581_146, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_146"/></StgValue>
</operation>

<operation id="8851" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8115" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.2_ifconv:25  %zext_ln586_146 = zext i32 %sext_ln581_146 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_146"/></StgValue>
</operation>

<operation id="8852" st_id="739" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8116" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.2_ifconv:26  %ashr_ln586_146 = ashr i54 %select_ln570_146, %zext_ln586_146

]]></Node>
<StgValue><ssdm name="ashr_ln586_146"/></StgValue>
</operation>

<operation id="8853" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8117" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.2_ifconv:27  %trunc_ln586_146 = trunc i54 %ashr_ln586_146 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_146"/></StgValue>
</operation>

<operation id="8854" st_id="739" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:31  %shl_ln604_146 = shl i12 %trunc_ln583_146, %select_ln581_146

]]></Node>
<StgValue><ssdm name="shl_ln604_146"/></StgValue>
</operation>

<operation id="8855" st_id="739" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:41  %and_ln585_293 = and i1 %and_ln581_146, %icmp_ln585_146

]]></Node>
<StgValue><ssdm name="and_ln585_293"/></StgValue>
</operation>

<operation id="8856" st_id="739" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8132" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:42  %select_ln585_293 = select i1 %and_ln585_293, i12 %trunc_ln586_146, i12 %select_ln585_292

]]></Node>
<StgValue><ssdm name="select_ln585_293"/></StgValue>
</operation>

<operation id="8857" st_id="739" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:43  %or_ln581_146 = or i1 %or_ln582_146, %icmp_ln581_146

]]></Node>
<StgValue><ssdm name="or_ln581_146"/></StgValue>
</operation>

<operation id="8858" st_id="739" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:44  %xor_ln581_146 = xor i1 %or_ln581_146, true

]]></Node>
<StgValue><ssdm name="xor_ln581_146"/></StgValue>
</operation>

<operation id="8859" st_id="739" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.2_ifconv:45  %and_ln603_146 = and i1 %icmp_ln603_146, %xor_ln581_146

]]></Node>
<StgValue><ssdm name="and_ln603_146"/></StgValue>
</operation>

<operation id="8860" st_id="739" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8136" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.2_ifconv:46  %select_ln603_146 = select i1 %and_ln603_146, i12 %shl_ln604_146, i12 %select_ln585_293

]]></Node>
<StgValue><ssdm name="select_ln603_146"/></StgValue>
</operation>

<operation id="8861" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.4.2_ifconv:47  br i1 %and_ln71_37, label %147, label %._crit_edge.2.4.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8862" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8139" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_75 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_75"/></StgValue>
</operation>

<operation id="8863" st_id="739" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8140" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_2_4_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67_1, i11 %zext_ln73_75)

]]></Node>
<StgValue><ssdm name="index_2_4_3"/></StgValue>
</operation>

<operation id="8864" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8141" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_620 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_4_3)

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="8865" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8142" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.2.4.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="8866" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8144" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.4.3_ifconv:0  %has_hit_0_2_4_3 = phi i1 [ %tmp_620, %147 ], [ false, %._crit_edge.2.4.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_4_3"/></StgValue>
</operation>

<operation id="8867" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8145" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:1  %zext_ln76_147 = zext i1 %has_hit_0_2_4_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_147"/></StgValue>
</operation>

<operation id="8868" st_id="740" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8146" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.3_ifconv:2  %v_assign_2_4_3 = uitofp i32 %zext_ln76_147 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4_3"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="8869" st_id="741" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8146" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.3_ifconv:2  %v_assign_2_4_3 = uitofp i32 %zext_ln76_147 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4_3"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="8870" st_id="742" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8147" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.3_ifconv:3  %d_assign_2_4_3 = fpext float %v_assign_2_4_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4_3"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="8871" st_id="743" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8147" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.3_ifconv:3  %d_assign_2_4_3 = fpext float %v_assign_2_4_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4_3"/></StgValue>
</operation>

<operation id="8872" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8148" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.3_ifconv:4  %bitcast_ln696_294 = bitcast double %d_assign_2_4_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_294"/></StgValue>
</operation>

<operation id="8873" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8149" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.3_ifconv:5  %trunc_ln557_147 = trunc i64 %bitcast_ln696_294 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_147"/></StgValue>
</operation>

<operation id="8874" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8150" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.3_ifconv:6  %tmp_621 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_294, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="8875" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8151" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.4.3_ifconv:7  %p_Result_2_4_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_294, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_4_3"/></StgValue>
</operation>

<operation id="8876" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8152" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.4.3_ifconv:8  %zext_ln461_147 = zext i11 %p_Result_2_4_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_147"/></StgValue>
</operation>

<operation id="8877" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8153" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.3_ifconv:9  %trunc_ln565_147 = trunc i64 %bitcast_ln696_294 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_147"/></StgValue>
</operation>

<operation id="8878" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8154" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.4.3_ifconv:10  %tmp_294 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_147)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="8879" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8155" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.4.3_ifconv:11  %zext_ln569_147 = zext i53 %tmp_294 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_147"/></StgValue>
</operation>

<operation id="8880" st_id="743" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8156" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.3_ifconv:12  %sub_ln461_147 = sub i54 0, %zext_ln569_147

]]></Node>
<StgValue><ssdm name="sub_ln461_147"/></StgValue>
</operation>

<operation id="8881" st_id="743" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8157" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.4.3_ifconv:13  %select_ln570_147 = select i1 %tmp_621, i54 %sub_ln461_147, i54 %zext_ln569_147

]]></Node>
<StgValue><ssdm name="select_ln570_147"/></StgValue>
</operation>

<operation id="8882" st_id="743" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8158" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.4.3_ifconv:14  %icmp_ln571_147 = icmp eq i63 %trunc_ln557_147, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_147"/></StgValue>
</operation>

<operation id="8883" st_id="743" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:15  %sub_ln575_147 = sub i12 1075, %zext_ln461_147

]]></Node>
<StgValue><ssdm name="sub_ln575_147"/></StgValue>
</operation>

<operation id="8884" st_id="743" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8160" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:16  %icmp_ln581_147 = icmp sgt i12 %sub_ln575_147, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_147"/></StgValue>
</operation>

<operation id="8885" st_id="743" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:17  %add_ln581_147 = add i12 -4, %sub_ln575_147

]]></Node>
<StgValue><ssdm name="add_ln581_147"/></StgValue>
</operation>

<operation id="8886" st_id="743" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:18  %sub_ln581_147 = sub i12 4, %sub_ln575_147

]]></Node>
<StgValue><ssdm name="sub_ln581_147"/></StgValue>
</operation>

<operation id="8887" st_id="743" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8163" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:19  %select_ln581_147 = select i1 %icmp_ln581_147, i12 %add_ln581_147, i12 %sub_ln581_147

]]></Node>
<StgValue><ssdm name="select_ln581_147"/></StgValue>
</operation>

<operation id="8888" st_id="743" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8165" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:21  %icmp_ln582_147 = icmp eq i12 %sub_ln575_147, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_147"/></StgValue>
</operation>

<operation id="8889" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8166" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.3_ifconv:22  %trunc_ln583_147 = trunc i54 %select_ln570_147 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_147"/></StgValue>
</operation>

<operation id="8890" st_id="743" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8167" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:23  %icmp_ln585_147 = icmp ult i12 %select_ln581_147, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_147"/></StgValue>
</operation>

<operation id="8891" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8172" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.3_ifconv:28  %bitcast_ln696_295 = bitcast float %v_assign_2_4_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_295"/></StgValue>
</operation>

<operation id="8892" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.3_ifconv:29  %tmp_622 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_295, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="8893" st_id="743" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8174" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:30  %select_ln588_147 = select i1 %tmp_622, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_147"/></StgValue>
</operation>

<operation id="8894" st_id="743" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:32  %xor_ln571_147 = xor i1 %icmp_ln571_147, true

]]></Node>
<StgValue><ssdm name="xor_ln571_147"/></StgValue>
</operation>

<operation id="8895" st_id="743" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:33  %and_ln582_147 = and i1 %icmp_ln582_147, %xor_ln571_147

]]></Node>
<StgValue><ssdm name="and_ln582_147"/></StgValue>
</operation>

<operation id="8896" st_id="743" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8178" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:34  %select_ln582_147 = select i1 %and_ln582_147, i12 %trunc_ln583_147, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_147"/></StgValue>
</operation>

<operation id="8897" st_id="743" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:35  %or_ln582_147 = or i1 %icmp_ln571_147, %icmp_ln582_147

]]></Node>
<StgValue><ssdm name="or_ln582_147"/></StgValue>
</operation>

<operation id="8898" st_id="743" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:36  %xor_ln582_147 = xor i1 %or_ln582_147, true

]]></Node>
<StgValue><ssdm name="xor_ln582_147"/></StgValue>
</operation>

<operation id="8899" st_id="743" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:37  %and_ln581_147 = and i1 %icmp_ln581_147, %xor_ln582_147

]]></Node>
<StgValue><ssdm name="and_ln581_147"/></StgValue>
</operation>

<operation id="8900" st_id="743" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:38  %xor_ln585_147 = xor i1 %icmp_ln585_147, true

]]></Node>
<StgValue><ssdm name="xor_ln585_147"/></StgValue>
</operation>

<operation id="8901" st_id="743" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:39  %and_ln585_294 = and i1 %and_ln581_147, %xor_ln585_147

]]></Node>
<StgValue><ssdm name="and_ln585_294"/></StgValue>
</operation>

<operation id="8902" st_id="743" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8184" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:40  %select_ln585_294 = select i1 %and_ln585_294, i12 %select_ln588_147, i12 %select_ln582_147

]]></Node>
<StgValue><ssdm name="select_ln585_294"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="8903" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8164" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:20  %sext_ln581_147 = sext i12 %select_ln581_147 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_147"/></StgValue>
</operation>

<operation id="8904" st_id="744" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8168" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:24  %icmp_ln603_147 = icmp ult i12 %select_ln581_147, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_147"/></StgValue>
</operation>

<operation id="8905" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8169" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.3_ifconv:25  %zext_ln586_147 = zext i32 %sext_ln581_147 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_147"/></StgValue>
</operation>

<operation id="8906" st_id="744" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8170" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.3_ifconv:26  %ashr_ln586_147 = ashr i54 %select_ln570_147, %zext_ln586_147

]]></Node>
<StgValue><ssdm name="ashr_ln586_147"/></StgValue>
</operation>

<operation id="8907" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8171" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.3_ifconv:27  %trunc_ln586_147 = trunc i54 %ashr_ln586_147 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_147"/></StgValue>
</operation>

<operation id="8908" st_id="744" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:31  %shl_ln604_147 = shl i12 %trunc_ln583_147, %select_ln581_147

]]></Node>
<StgValue><ssdm name="shl_ln604_147"/></StgValue>
</operation>

<operation id="8909" st_id="744" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:41  %and_ln585_295 = and i1 %and_ln581_147, %icmp_ln585_147

]]></Node>
<StgValue><ssdm name="and_ln585_295"/></StgValue>
</operation>

<operation id="8910" st_id="744" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8186" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:42  %select_ln585_295 = select i1 %and_ln585_295, i12 %trunc_ln586_147, i12 %select_ln585_294

]]></Node>
<StgValue><ssdm name="select_ln585_295"/></StgValue>
</operation>

<operation id="8911" st_id="744" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:43  %or_ln581_147 = or i1 %or_ln582_147, %icmp_ln581_147

]]></Node>
<StgValue><ssdm name="or_ln581_147"/></StgValue>
</operation>

<operation id="8912" st_id="744" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:44  %xor_ln581_147 = xor i1 %or_ln581_147, true

]]></Node>
<StgValue><ssdm name="xor_ln581_147"/></StgValue>
</operation>

<operation id="8913" st_id="744" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.3_ifconv:45  %and_ln603_147 = and i1 %icmp_ln603_147, %xor_ln581_147

]]></Node>
<StgValue><ssdm name="and_ln603_147"/></StgValue>
</operation>

<operation id="8914" st_id="744" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8190" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.3_ifconv:46  %select_ln603_147 = select i1 %and_ln603_147, i12 %shl_ln604_147, i12 %select_ln585_295

]]></Node>
<StgValue><ssdm name="select_ln603_147"/></StgValue>
</operation>

<operation id="8915" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.4.3_ifconv:47  br i1 %and_ln71_37, label %148, label %._crit_edge.2.4.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8916" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8193" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_76 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_76"/></StgValue>
</operation>

<operation id="8917" st_id="744" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8194" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_2_4_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67_1, i11 %zext_ln73_76)

]]></Node>
<StgValue><ssdm name="index_2_4_4"/></StgValue>
</operation>

<operation id="8918" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8195" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_623 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_4_4)

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="8919" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8196" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.2.4.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">

<operation id="8920" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8198" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.4.4_ifconv:0  %has_hit_0_2_4_4 = phi i1 [ %tmp_623, %148 ], [ false, %._crit_edge.2.4.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_4_4"/></StgValue>
</operation>

<operation id="8921" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8199" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:1  %zext_ln76_148 = zext i1 %has_hit_0_2_4_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_148"/></StgValue>
</operation>

<operation id="8922" st_id="745" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8200" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.4_ifconv:2  %v_assign_2_4_4 = uitofp i32 %zext_ln76_148 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4_4"/></StgValue>
</operation>
</state>

<state id="746" st_id="746">

<operation id="8923" st_id="746" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8200" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.4_ifconv:2  %v_assign_2_4_4 = uitofp i32 %zext_ln76_148 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4_4"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="8924" st_id="747" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8201" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.4_ifconv:3  %d_assign_2_4_4 = fpext float %v_assign_2_4_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4_4"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="8925" st_id="748" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8201" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.4_ifconv:3  %d_assign_2_4_4 = fpext float %v_assign_2_4_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4_4"/></StgValue>
</operation>

<operation id="8926" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8202" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.4_ifconv:4  %bitcast_ln696_296 = bitcast double %d_assign_2_4_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_296"/></StgValue>
</operation>

<operation id="8927" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8203" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.4_ifconv:5  %trunc_ln557_148 = trunc i64 %bitcast_ln696_296 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_148"/></StgValue>
</operation>

<operation id="8928" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.4_ifconv:6  %tmp_624 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_296, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="8929" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8205" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.4.4_ifconv:7  %p_Result_2_4_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_296, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_4_4"/></StgValue>
</operation>

<operation id="8930" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8206" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.4.4_ifconv:8  %zext_ln461_148 = zext i11 %p_Result_2_4_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_148"/></StgValue>
</operation>

<operation id="8931" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8207" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.4_ifconv:9  %trunc_ln565_148 = trunc i64 %bitcast_ln696_296 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_148"/></StgValue>
</operation>

<operation id="8932" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8208" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.4.4_ifconv:10  %tmp_296 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_148)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="8933" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8209" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.4.4_ifconv:11  %zext_ln569_148 = zext i53 %tmp_296 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_148"/></StgValue>
</operation>

<operation id="8934" st_id="748" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8210" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.4_ifconv:12  %sub_ln461_148 = sub i54 0, %zext_ln569_148

]]></Node>
<StgValue><ssdm name="sub_ln461_148"/></StgValue>
</operation>

<operation id="8935" st_id="748" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8211" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.4.4_ifconv:13  %select_ln570_148 = select i1 %tmp_624, i54 %sub_ln461_148, i54 %zext_ln569_148

]]></Node>
<StgValue><ssdm name="select_ln570_148"/></StgValue>
</operation>

<operation id="8936" st_id="748" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8212" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.4.4_ifconv:14  %icmp_ln571_148 = icmp eq i63 %trunc_ln557_148, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_148"/></StgValue>
</operation>

<operation id="8937" st_id="748" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:15  %sub_ln575_148 = sub i12 1075, %zext_ln461_148

]]></Node>
<StgValue><ssdm name="sub_ln575_148"/></StgValue>
</operation>

<operation id="8938" st_id="748" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8214" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:16  %icmp_ln581_148 = icmp sgt i12 %sub_ln575_148, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_148"/></StgValue>
</operation>

<operation id="8939" st_id="748" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:17  %add_ln581_148 = add i12 -4, %sub_ln575_148

]]></Node>
<StgValue><ssdm name="add_ln581_148"/></StgValue>
</operation>

<operation id="8940" st_id="748" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:18  %sub_ln581_148 = sub i12 4, %sub_ln575_148

]]></Node>
<StgValue><ssdm name="sub_ln581_148"/></StgValue>
</operation>

<operation id="8941" st_id="748" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8217" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:19  %select_ln581_148 = select i1 %icmp_ln581_148, i12 %add_ln581_148, i12 %sub_ln581_148

]]></Node>
<StgValue><ssdm name="select_ln581_148"/></StgValue>
</operation>

<operation id="8942" st_id="748" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8219" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:21  %icmp_ln582_148 = icmp eq i12 %sub_ln575_148, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_148"/></StgValue>
</operation>

<operation id="8943" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8220" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.4_ifconv:22  %trunc_ln583_148 = trunc i54 %select_ln570_148 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_148"/></StgValue>
</operation>

<operation id="8944" st_id="748" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8221" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:23  %icmp_ln585_148 = icmp ult i12 %select_ln581_148, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_148"/></StgValue>
</operation>

<operation id="8945" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8226" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.4_ifconv:28  %bitcast_ln696_297 = bitcast float %v_assign_2_4_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_297"/></StgValue>
</operation>

<operation id="8946" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.4_ifconv:29  %tmp_625 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_297, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="8947" st_id="748" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8228" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:30  %select_ln588_148 = select i1 %tmp_625, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_148"/></StgValue>
</operation>

<operation id="8948" st_id="748" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:32  %xor_ln571_148 = xor i1 %icmp_ln571_148, true

]]></Node>
<StgValue><ssdm name="xor_ln571_148"/></StgValue>
</operation>

<operation id="8949" st_id="748" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:33  %and_ln582_148 = and i1 %icmp_ln582_148, %xor_ln571_148

]]></Node>
<StgValue><ssdm name="and_ln582_148"/></StgValue>
</operation>

<operation id="8950" st_id="748" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8232" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:34  %select_ln582_148 = select i1 %and_ln582_148, i12 %trunc_ln583_148, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_148"/></StgValue>
</operation>

<operation id="8951" st_id="748" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:35  %or_ln582_148 = or i1 %icmp_ln571_148, %icmp_ln582_148

]]></Node>
<StgValue><ssdm name="or_ln582_148"/></StgValue>
</operation>

<operation id="8952" st_id="748" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:36  %xor_ln582_148 = xor i1 %or_ln582_148, true

]]></Node>
<StgValue><ssdm name="xor_ln582_148"/></StgValue>
</operation>

<operation id="8953" st_id="748" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:37  %and_ln581_148 = and i1 %icmp_ln581_148, %xor_ln582_148

]]></Node>
<StgValue><ssdm name="and_ln581_148"/></StgValue>
</operation>

<operation id="8954" st_id="748" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:38  %xor_ln585_148 = xor i1 %icmp_ln585_148, true

]]></Node>
<StgValue><ssdm name="xor_ln585_148"/></StgValue>
</operation>

<operation id="8955" st_id="748" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:39  %and_ln585_296 = and i1 %and_ln581_148, %xor_ln585_148

]]></Node>
<StgValue><ssdm name="and_ln585_296"/></StgValue>
</operation>

<operation id="8956" st_id="748" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8238" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:40  %select_ln585_296 = select i1 %and_ln585_296, i12 %select_ln588_148, i12 %select_ln582_148

]]></Node>
<StgValue><ssdm name="select_ln585_296"/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="8957" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8218" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:20  %sext_ln581_148 = sext i12 %select_ln581_148 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_148"/></StgValue>
</operation>

<operation id="8958" st_id="749" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8222" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:24  %icmp_ln603_148 = icmp ult i12 %select_ln581_148, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_148"/></StgValue>
</operation>

<operation id="8959" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8223" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.4_ifconv:25  %zext_ln586_148 = zext i32 %sext_ln581_148 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_148"/></StgValue>
</operation>

<operation id="8960" st_id="749" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8224" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.4_ifconv:26  %ashr_ln586_148 = ashr i54 %select_ln570_148, %zext_ln586_148

]]></Node>
<StgValue><ssdm name="ashr_ln586_148"/></StgValue>
</operation>

<operation id="8961" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8225" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.4_ifconv:27  %trunc_ln586_148 = trunc i54 %ashr_ln586_148 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_148"/></StgValue>
</operation>

<operation id="8962" st_id="749" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:31  %shl_ln604_148 = shl i12 %trunc_ln583_148, %select_ln581_148

]]></Node>
<StgValue><ssdm name="shl_ln604_148"/></StgValue>
</operation>

<operation id="8963" st_id="749" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:41  %and_ln585_297 = and i1 %and_ln581_148, %icmp_ln585_148

]]></Node>
<StgValue><ssdm name="and_ln585_297"/></StgValue>
</operation>

<operation id="8964" st_id="749" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8240" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:42  %select_ln585_297 = select i1 %and_ln585_297, i12 %trunc_ln586_148, i12 %select_ln585_296

]]></Node>
<StgValue><ssdm name="select_ln585_297"/></StgValue>
</operation>

<operation id="8965" st_id="749" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:43  %or_ln581_148 = or i1 %or_ln582_148, %icmp_ln581_148

]]></Node>
<StgValue><ssdm name="or_ln581_148"/></StgValue>
</operation>

<operation id="8966" st_id="749" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:44  %xor_ln581_148 = xor i1 %or_ln581_148, true

]]></Node>
<StgValue><ssdm name="xor_ln581_148"/></StgValue>
</operation>

<operation id="8967" st_id="749" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.4_ifconv:45  %and_ln603_148 = and i1 %icmp_ln603_148, %xor_ln581_148

]]></Node>
<StgValue><ssdm name="and_ln603_148"/></StgValue>
</operation>

<operation id="8968" st_id="749" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8244" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.4_ifconv:46  %select_ln603_148 = select i1 %and_ln603_148, i12 %shl_ln604_148, i12 %select_ln585_297

]]></Node>
<StgValue><ssdm name="select_ln603_148"/></StgValue>
</operation>

<operation id="8969" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.4.4_ifconv:47  br i1 %and_ln71_37, label %149, label %._crit_edge.2.4.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="8970" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8247" bw="11" op_0_bw="10">
<![CDATA[
:0  %zext_ln73_77 = zext i10 %max_coor_load_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln73_77"/></StgValue>
</operation>

<operation id="8971" st_id="749" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8248" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:1  %index_2_4_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67_1, i11 %zext_ln73_77)

]]></Node>
<StgValue><ssdm name="index_2_4_5"/></StgValue>
</operation>

<operation id="8972" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8249" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:2  %tmp_626 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_4_5)

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="8973" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8250" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.2.4.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="8974" st_id="750" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8252" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.4.5_ifconv:0  %has_hit_0_2_4_5 = phi i1 [ %tmp_626, %149 ], [ false, %._crit_edge.2.4.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_4_5"/></StgValue>
</operation>

<operation id="8975" st_id="750" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8253" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:1  %zext_ln76_149 = zext i1 %has_hit_0_2_4_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_149"/></StgValue>
</operation>

<operation id="8976" st_id="750" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8254" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.5_ifconv:2  %v_assign_2_4_5 = uitofp i32 %zext_ln76_149 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4_5"/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="8977" st_id="751" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8254" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.5_ifconv:2  %v_assign_2_4_5 = uitofp i32 %zext_ln76_149 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_4_5"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="8978" st_id="752" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8255" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.5_ifconv:3  %d_assign_2_4_5 = fpext float %v_assign_2_4_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4_5"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="8979" st_id="753" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8255" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.5_ifconv:3  %d_assign_2_4_5 = fpext float %v_assign_2_4_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_4_5"/></StgValue>
</operation>

<operation id="8980" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8256" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.5_ifconv:4  %bitcast_ln696_298 = bitcast double %d_assign_2_4_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_298"/></StgValue>
</operation>

<operation id="8981" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8257" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.5_ifconv:5  %trunc_ln557_149 = trunc i64 %bitcast_ln696_298 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_149"/></StgValue>
</operation>

<operation id="8982" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8258" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.5_ifconv:6  %tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_298, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="8983" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8259" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.4.5_ifconv:7  %p_Result_2_4_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_298, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_4_5"/></StgValue>
</operation>

<operation id="8984" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8260" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.4.5_ifconv:8  %zext_ln461_149 = zext i11 %p_Result_2_4_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_149"/></StgValue>
</operation>

<operation id="8985" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8261" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.4.5_ifconv:9  %trunc_ln565_149 = trunc i64 %bitcast_ln696_298 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_149"/></StgValue>
</operation>

<operation id="8986" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8262" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.4.5_ifconv:10  %tmp_298 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_149)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="8987" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8263" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.4.5_ifconv:11  %zext_ln569_149 = zext i53 %tmp_298 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_149"/></StgValue>
</operation>

<operation id="8988" st_id="753" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8264" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.5_ifconv:12  %sub_ln461_149 = sub i54 0, %zext_ln569_149

]]></Node>
<StgValue><ssdm name="sub_ln461_149"/></StgValue>
</operation>

<operation id="8989" st_id="753" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8265" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.4.5_ifconv:13  %select_ln570_149 = select i1 %tmp_627, i54 %sub_ln461_149, i54 %zext_ln569_149

]]></Node>
<StgValue><ssdm name="select_ln570_149"/></StgValue>
</operation>

<operation id="8990" st_id="753" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8266" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.4.5_ifconv:14  %icmp_ln571_149 = icmp eq i63 %trunc_ln557_149, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_149"/></StgValue>
</operation>

<operation id="8991" st_id="753" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:15  %sub_ln575_149 = sub i12 1075, %zext_ln461_149

]]></Node>
<StgValue><ssdm name="sub_ln575_149"/></StgValue>
</operation>

<operation id="8992" st_id="753" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8268" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:16  %icmp_ln581_149 = icmp sgt i12 %sub_ln575_149, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_149"/></StgValue>
</operation>

<operation id="8993" st_id="753" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8269" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:17  %add_ln581_149 = add i12 -4, %sub_ln575_149

]]></Node>
<StgValue><ssdm name="add_ln581_149"/></StgValue>
</operation>

<operation id="8994" st_id="753" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:18  %sub_ln581_149 = sub i12 4, %sub_ln575_149

]]></Node>
<StgValue><ssdm name="sub_ln581_149"/></StgValue>
</operation>

<operation id="8995" st_id="753" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8271" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:19  %select_ln581_149 = select i1 %icmp_ln581_149, i12 %add_ln581_149, i12 %sub_ln581_149

]]></Node>
<StgValue><ssdm name="select_ln581_149"/></StgValue>
</operation>

<operation id="8996" st_id="753" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8273" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:21  %icmp_ln582_149 = icmp eq i12 %sub_ln575_149, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_149"/></StgValue>
</operation>

<operation id="8997" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8274" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.5_ifconv:22  %trunc_ln583_149 = trunc i54 %select_ln570_149 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_149"/></StgValue>
</operation>

<operation id="8998" st_id="753" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8275" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:23  %icmp_ln585_149 = icmp ult i12 %select_ln581_149, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_149"/></StgValue>
</operation>

<operation id="8999" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8280" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.5_ifconv:28  %bitcast_ln696_299 = bitcast float %v_assign_2_4_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_299"/></StgValue>
</operation>

<operation id="9000" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.4.5_ifconv:29  %tmp_628 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_299, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="9001" st_id="753" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8282" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:30  %select_ln588_149 = select i1 %tmp_628, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_149"/></StgValue>
</operation>

<operation id="9002" st_id="753" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:32  %xor_ln571_149 = xor i1 %icmp_ln571_149, true

]]></Node>
<StgValue><ssdm name="xor_ln571_149"/></StgValue>
</operation>

<operation id="9003" st_id="753" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:33  %and_ln582_149 = and i1 %icmp_ln582_149, %xor_ln571_149

]]></Node>
<StgValue><ssdm name="and_ln582_149"/></StgValue>
</operation>

<operation id="9004" st_id="753" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8286" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:34  %select_ln582_149 = select i1 %and_ln582_149, i12 %trunc_ln583_149, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_149"/></StgValue>
</operation>

<operation id="9005" st_id="753" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:35  %or_ln582_149 = or i1 %icmp_ln571_149, %icmp_ln582_149

]]></Node>
<StgValue><ssdm name="or_ln582_149"/></StgValue>
</operation>

<operation id="9006" st_id="753" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:36  %xor_ln582_149 = xor i1 %or_ln582_149, true

]]></Node>
<StgValue><ssdm name="xor_ln582_149"/></StgValue>
</operation>

<operation id="9007" st_id="753" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:37  %and_ln581_149 = and i1 %icmp_ln581_149, %xor_ln582_149

]]></Node>
<StgValue><ssdm name="and_ln581_149"/></StgValue>
</operation>

<operation id="9008" st_id="753" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:38  %xor_ln585_149 = xor i1 %icmp_ln585_149, true

]]></Node>
<StgValue><ssdm name="xor_ln585_149"/></StgValue>
</operation>

<operation id="9009" st_id="753" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:39  %and_ln585_298 = and i1 %and_ln581_149, %xor_ln585_149

]]></Node>
<StgValue><ssdm name="and_ln585_298"/></StgValue>
</operation>

<operation id="9010" st_id="753" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8292" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:40  %select_ln585_298 = select i1 %and_ln585_298, i12 %select_ln588_149, i12 %select_ln582_149

]]></Node>
<StgValue><ssdm name="select_ln585_298"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="9011" st_id="754" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8272" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:20  %sext_ln581_149 = sext i12 %select_ln581_149 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_149"/></StgValue>
</operation>

<operation id="9012" st_id="754" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8276" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:24  %icmp_ln603_149 = icmp ult i12 %select_ln581_149, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_149"/></StgValue>
</operation>

<operation id="9013" st_id="754" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8277" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.4.5_ifconv:25  %zext_ln586_149 = zext i32 %sext_ln581_149 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_149"/></StgValue>
</operation>

<operation id="9014" st_id="754" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8278" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.4.5_ifconv:26  %ashr_ln586_149 = ashr i54 %select_ln570_149, %zext_ln586_149

]]></Node>
<StgValue><ssdm name="ashr_ln586_149"/></StgValue>
</operation>

<operation id="9015" st_id="754" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8279" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.4.5_ifconv:27  %trunc_ln586_149 = trunc i54 %ashr_ln586_149 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_149"/></StgValue>
</operation>

<operation id="9016" st_id="754" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:31  %shl_ln604_149 = shl i12 %trunc_ln583_149, %select_ln581_149

]]></Node>
<StgValue><ssdm name="shl_ln604_149"/></StgValue>
</operation>

<operation id="9017" st_id="754" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:41  %and_ln585_299 = and i1 %and_ln581_149, %icmp_ln585_149

]]></Node>
<StgValue><ssdm name="and_ln585_299"/></StgValue>
</operation>

<operation id="9018" st_id="754" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8294" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:42  %select_ln585_299 = select i1 %and_ln585_299, i12 %trunc_ln586_149, i12 %select_ln585_298

]]></Node>
<StgValue><ssdm name="select_ln585_299"/></StgValue>
</operation>

<operation id="9019" st_id="754" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:43  %or_ln581_149 = or i1 %or_ln582_149, %icmp_ln581_149

]]></Node>
<StgValue><ssdm name="or_ln581_149"/></StgValue>
</operation>

<operation id="9020" st_id="754" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:44  %xor_ln581_149 = xor i1 %or_ln581_149, true

]]></Node>
<StgValue><ssdm name="xor_ln581_149"/></StgValue>
</operation>

<operation id="9021" st_id="754" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:45  %and_ln603_149 = and i1 %icmp_ln603_149, %xor_ln581_149

]]></Node>
<StgValue><ssdm name="and_ln603_149"/></StgValue>
</operation>

<operation id="9022" st_id="754" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8298" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.4.5_ifconv:46  %select_ln603_149 = select i1 %and_ln603_149, i12 %shl_ln604_149, i12 %select_ln585_299

]]></Node>
<StgValue><ssdm name="select_ln603_149"/></StgValue>
</operation>

<operation id="9023" st_id="754" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4.5_ifconv:47  %and_ln71_38 = and i1 %and_ln71_11, %and_ln71_32

]]></Node>
<StgValue><ssdm name="and_ln71_38"/></StgValue>
</operation>

<operation id="9024" st_id="754" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.4.5_ifconv:48  br i1 %and_ln71_38, label %150, label %._crit_edge.2.5.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9025" st_id="754" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8302" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_5 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67_1, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_2_5"/></StgValue>
</operation>

<operation id="9026" st_id="754" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8303" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_629 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_5)

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="9027" st_id="754" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8304" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.5.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="9028" st_id="755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8306" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.5.0_ifconv:0  %has_hit_0_2_5_0 = phi i1 [ %tmp_629, %150 ], [ false, %._crit_edge.2.4.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_5_0"/></StgValue>
</operation>

<operation id="9029" st_id="755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8307" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:1  %zext_ln76_150 = zext i1 %has_hit_0_2_5_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_150"/></StgValue>
</operation>

<operation id="9030" st_id="755" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8308" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.0_ifconv:2  %v_assign_2_5 = uitofp i32 %zext_ln76_150 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="9031" st_id="756" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8308" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.0_ifconv:2  %v_assign_2_5 = uitofp i32 %zext_ln76_150 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="9032" st_id="757" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8309" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.0_ifconv:3  %d_assign_2_5 = fpext float %v_assign_2_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5"/></StgValue>
</operation>
</state>

<state id="758" st_id="758">

<operation id="9033" st_id="758" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8309" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.0_ifconv:3  %d_assign_2_5 = fpext float %v_assign_2_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5"/></StgValue>
</operation>

<operation id="9034" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8310" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.0_ifconv:4  %bitcast_ln696_300 = bitcast double %d_assign_2_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_300"/></StgValue>
</operation>

<operation id="9035" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8311" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.0_ifconv:5  %trunc_ln557_150 = trunc i64 %bitcast_ln696_300 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_150"/></StgValue>
</operation>

<operation id="9036" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8312" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.0_ifconv:6  %tmp_630 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_300, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="9037" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8313" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.5.0_ifconv:7  %p_Result_2_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_300, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_5"/></StgValue>
</operation>

<operation id="9038" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8314" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.5.0_ifconv:8  %zext_ln461_150 = zext i11 %p_Result_2_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_150"/></StgValue>
</operation>

<operation id="9039" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8315" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.0_ifconv:9  %trunc_ln565_150 = trunc i64 %bitcast_ln696_300 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_150"/></StgValue>
</operation>

<operation id="9040" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8316" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.5.0_ifconv:10  %tmp_300 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_150)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="9041" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8317" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.5.0_ifconv:11  %zext_ln569_150 = zext i53 %tmp_300 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_150"/></StgValue>
</operation>

<operation id="9042" st_id="758" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8318" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.0_ifconv:12  %sub_ln461_150 = sub i54 0, %zext_ln569_150

]]></Node>
<StgValue><ssdm name="sub_ln461_150"/></StgValue>
</operation>

<operation id="9043" st_id="758" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8319" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.5.0_ifconv:13  %select_ln570_150 = select i1 %tmp_630, i54 %sub_ln461_150, i54 %zext_ln569_150

]]></Node>
<StgValue><ssdm name="select_ln570_150"/></StgValue>
</operation>

<operation id="9044" st_id="758" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8320" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.5.0_ifconv:14  %icmp_ln571_150 = icmp eq i63 %trunc_ln557_150, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_150"/></StgValue>
</operation>

<operation id="9045" st_id="758" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8321" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:15  %sub_ln575_150 = sub i12 1075, %zext_ln461_150

]]></Node>
<StgValue><ssdm name="sub_ln575_150"/></StgValue>
</operation>

<operation id="9046" st_id="758" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8322" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:16  %icmp_ln581_150 = icmp sgt i12 %sub_ln575_150, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_150"/></StgValue>
</operation>

<operation id="9047" st_id="758" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:17  %add_ln581_150 = add i12 -4, %sub_ln575_150

]]></Node>
<StgValue><ssdm name="add_ln581_150"/></StgValue>
</operation>

<operation id="9048" st_id="758" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:18  %sub_ln581_150 = sub i12 4, %sub_ln575_150

]]></Node>
<StgValue><ssdm name="sub_ln581_150"/></StgValue>
</operation>

<operation id="9049" st_id="758" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8325" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:19  %select_ln581_150 = select i1 %icmp_ln581_150, i12 %add_ln581_150, i12 %sub_ln581_150

]]></Node>
<StgValue><ssdm name="select_ln581_150"/></StgValue>
</operation>

<operation id="9050" st_id="758" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8327" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:21  %icmp_ln582_150 = icmp eq i12 %sub_ln575_150, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_150"/></StgValue>
</operation>

<operation id="9051" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8328" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.0_ifconv:22  %trunc_ln583_150 = trunc i54 %select_ln570_150 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_150"/></StgValue>
</operation>

<operation id="9052" st_id="758" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8329" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:23  %icmp_ln585_150 = icmp ult i12 %select_ln581_150, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_150"/></StgValue>
</operation>

<operation id="9053" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.0_ifconv:28  %bitcast_ln696_301 = bitcast float %v_assign_2_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_301"/></StgValue>
</operation>

<operation id="9054" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.0_ifconv:29  %tmp_631 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_301, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="9055" st_id="758" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8336" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:30  %select_ln588_150 = select i1 %tmp_631, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_150"/></StgValue>
</operation>

<operation id="9056" st_id="758" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:32  %xor_ln571_150 = xor i1 %icmp_ln571_150, true

]]></Node>
<StgValue><ssdm name="xor_ln571_150"/></StgValue>
</operation>

<operation id="9057" st_id="758" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:33  %and_ln582_150 = and i1 %icmp_ln582_150, %xor_ln571_150

]]></Node>
<StgValue><ssdm name="and_ln582_150"/></StgValue>
</operation>

<operation id="9058" st_id="758" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8340" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:34  %select_ln582_150 = select i1 %and_ln582_150, i12 %trunc_ln583_150, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_150"/></StgValue>
</operation>

<operation id="9059" st_id="758" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:35  %or_ln582_150 = or i1 %icmp_ln571_150, %icmp_ln582_150

]]></Node>
<StgValue><ssdm name="or_ln582_150"/></StgValue>
</operation>

<operation id="9060" st_id="758" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:36  %xor_ln582_150 = xor i1 %or_ln582_150, true

]]></Node>
<StgValue><ssdm name="xor_ln582_150"/></StgValue>
</operation>

<operation id="9061" st_id="758" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:37  %and_ln581_150 = and i1 %icmp_ln581_150, %xor_ln582_150

]]></Node>
<StgValue><ssdm name="and_ln581_150"/></StgValue>
</operation>

<operation id="9062" st_id="758" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:38  %xor_ln585_150 = xor i1 %icmp_ln585_150, true

]]></Node>
<StgValue><ssdm name="xor_ln585_150"/></StgValue>
</operation>

<operation id="9063" st_id="758" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:39  %and_ln585_300 = and i1 %and_ln581_150, %xor_ln585_150

]]></Node>
<StgValue><ssdm name="and_ln585_300"/></StgValue>
</operation>

<operation id="9064" st_id="758" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8346" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:40  %select_ln585_300 = select i1 %and_ln585_300, i12 %select_ln588_150, i12 %select_ln582_150

]]></Node>
<StgValue><ssdm name="select_ln585_300"/></StgValue>
</operation>
</state>

<state id="759" st_id="759">

<operation id="9065" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8326" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:20  %sext_ln581_150 = sext i12 %select_ln581_150 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_150"/></StgValue>
</operation>

<operation id="9066" st_id="759" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8330" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:24  %icmp_ln603_150 = icmp ult i12 %select_ln581_150, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_150"/></StgValue>
</operation>

<operation id="9067" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8331" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.0_ifconv:25  %zext_ln586_150 = zext i32 %sext_ln581_150 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_150"/></StgValue>
</operation>

<operation id="9068" st_id="759" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8332" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.0_ifconv:26  %ashr_ln586_150 = ashr i54 %select_ln570_150, %zext_ln586_150

]]></Node>
<StgValue><ssdm name="ashr_ln586_150"/></StgValue>
</operation>

<operation id="9069" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8333" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.0_ifconv:27  %trunc_ln586_150 = trunc i54 %ashr_ln586_150 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_150"/></StgValue>
</operation>

<operation id="9070" st_id="759" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:31  %shl_ln604_150 = shl i12 %trunc_ln583_150, %select_ln581_150

]]></Node>
<StgValue><ssdm name="shl_ln604_150"/></StgValue>
</operation>

<operation id="9071" st_id="759" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:41  %and_ln585_301 = and i1 %and_ln581_150, %icmp_ln585_150

]]></Node>
<StgValue><ssdm name="and_ln585_301"/></StgValue>
</operation>

<operation id="9072" st_id="759" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8348" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:42  %select_ln585_301 = select i1 %and_ln585_301, i12 %trunc_ln586_150, i12 %select_ln585_300

]]></Node>
<StgValue><ssdm name="select_ln585_301"/></StgValue>
</operation>

<operation id="9073" st_id="759" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:43  %or_ln581_150 = or i1 %or_ln582_150, %icmp_ln581_150

]]></Node>
<StgValue><ssdm name="or_ln581_150"/></StgValue>
</operation>

<operation id="9074" st_id="759" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:44  %xor_ln581_150 = xor i1 %or_ln581_150, true

]]></Node>
<StgValue><ssdm name="xor_ln581_150"/></StgValue>
</operation>

<operation id="9075" st_id="759" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.0_ifconv:45  %and_ln603_150 = and i1 %icmp_ln603_150, %xor_ln581_150

]]></Node>
<StgValue><ssdm name="and_ln603_150"/></StgValue>
</operation>

<operation id="9076" st_id="759" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8352" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.0_ifconv:46  %select_ln603_150 = select i1 %and_ln603_150, i12 %shl_ln604_150, i12 %select_ln585_301

]]></Node>
<StgValue><ssdm name="select_ln603_150"/></StgValue>
</operation>

<operation id="9077" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.5.0_ifconv:47  br i1 %and_ln71_38, label %151, label %._crit_edge.2.5.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9078" st_id="759" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8355" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_5_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67_1, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_2_5_1"/></StgValue>
</operation>

<operation id="9079" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8356" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_632 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_5_1)

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="9080" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8357" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.5.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="760" st_id="760">

<operation id="9081" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8359" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.5.1_ifconv:0  %has_hit_0_2_5_1 = phi i1 [ %tmp_632, %151 ], [ false, %._crit_edge.2.5.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_5_1"/></StgValue>
</operation>

<operation id="9082" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8360" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:1  %zext_ln76_151 = zext i1 %has_hit_0_2_5_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_151"/></StgValue>
</operation>

<operation id="9083" st_id="760" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8361" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.1_ifconv:2  %v_assign_2_5_1 = uitofp i32 %zext_ln76_151 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5_1"/></StgValue>
</operation>
</state>

<state id="761" st_id="761">

<operation id="9084" st_id="761" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8361" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.1_ifconv:2  %v_assign_2_5_1 = uitofp i32 %zext_ln76_151 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5_1"/></StgValue>
</operation>
</state>

<state id="762" st_id="762">

<operation id="9085" st_id="762" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8362" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.1_ifconv:3  %d_assign_2_5_1 = fpext float %v_assign_2_5_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5_1"/></StgValue>
</operation>
</state>

<state id="763" st_id="763">

<operation id="9086" st_id="763" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8362" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.1_ifconv:3  %d_assign_2_5_1 = fpext float %v_assign_2_5_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5_1"/></StgValue>
</operation>

<operation id="9087" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8363" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.1_ifconv:4  %bitcast_ln696_302 = bitcast double %d_assign_2_5_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_302"/></StgValue>
</operation>

<operation id="9088" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8364" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.1_ifconv:5  %trunc_ln557_151 = trunc i64 %bitcast_ln696_302 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_151"/></StgValue>
</operation>

<operation id="9089" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8365" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.1_ifconv:6  %tmp_633 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_302, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="9090" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8366" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.5.1_ifconv:7  %p_Result_2_5_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_302, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_5_1"/></StgValue>
</operation>

<operation id="9091" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8367" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.5.1_ifconv:8  %zext_ln461_151 = zext i11 %p_Result_2_5_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_151"/></StgValue>
</operation>

<operation id="9092" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8368" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.1_ifconv:9  %trunc_ln565_151 = trunc i64 %bitcast_ln696_302 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_151"/></StgValue>
</operation>

<operation id="9093" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8369" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.5.1_ifconv:10  %tmp_302 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_151)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="9094" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8370" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.5.1_ifconv:11  %zext_ln569_151 = zext i53 %tmp_302 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_151"/></StgValue>
</operation>

<operation id="9095" st_id="763" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8371" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.1_ifconv:12  %sub_ln461_151 = sub i54 0, %zext_ln569_151

]]></Node>
<StgValue><ssdm name="sub_ln461_151"/></StgValue>
</operation>

<operation id="9096" st_id="763" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8372" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.5.1_ifconv:13  %select_ln570_151 = select i1 %tmp_633, i54 %sub_ln461_151, i54 %zext_ln569_151

]]></Node>
<StgValue><ssdm name="select_ln570_151"/></StgValue>
</operation>

<operation id="9097" st_id="763" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8373" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.5.1_ifconv:14  %icmp_ln571_151 = icmp eq i63 %trunc_ln557_151, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_151"/></StgValue>
</operation>

<operation id="9098" st_id="763" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:15  %sub_ln575_151 = sub i12 1075, %zext_ln461_151

]]></Node>
<StgValue><ssdm name="sub_ln575_151"/></StgValue>
</operation>

<operation id="9099" st_id="763" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8375" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:16  %icmp_ln581_151 = icmp sgt i12 %sub_ln575_151, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_151"/></StgValue>
</operation>

<operation id="9100" st_id="763" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:17  %add_ln581_151 = add i12 -4, %sub_ln575_151

]]></Node>
<StgValue><ssdm name="add_ln581_151"/></StgValue>
</operation>

<operation id="9101" st_id="763" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8377" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:18  %sub_ln581_151 = sub i12 4, %sub_ln575_151

]]></Node>
<StgValue><ssdm name="sub_ln581_151"/></StgValue>
</operation>

<operation id="9102" st_id="763" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8378" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:19  %select_ln581_151 = select i1 %icmp_ln581_151, i12 %add_ln581_151, i12 %sub_ln581_151

]]></Node>
<StgValue><ssdm name="select_ln581_151"/></StgValue>
</operation>

<operation id="9103" st_id="763" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8380" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:21  %icmp_ln582_151 = icmp eq i12 %sub_ln575_151, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_151"/></StgValue>
</operation>

<operation id="9104" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8381" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.1_ifconv:22  %trunc_ln583_151 = trunc i54 %select_ln570_151 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_151"/></StgValue>
</operation>

<operation id="9105" st_id="763" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8382" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:23  %icmp_ln585_151 = icmp ult i12 %select_ln581_151, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_151"/></StgValue>
</operation>

<operation id="9106" st_id="763" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8383" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:24  %icmp_ln603_151 = icmp ult i12 %select_ln581_151, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_151"/></StgValue>
</operation>

<operation id="9107" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8387" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.1_ifconv:28  %bitcast_ln696_303 = bitcast float %v_assign_2_5_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_303"/></StgValue>
</operation>

<operation id="9108" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.1_ifconv:29  %tmp_634 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_303, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="9109" st_id="763" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8389" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:30  %select_ln588_151 = select i1 %tmp_634, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_151"/></StgValue>
</operation>

<operation id="9110" st_id="763" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:32  %xor_ln571_151 = xor i1 %icmp_ln571_151, true

]]></Node>
<StgValue><ssdm name="xor_ln571_151"/></StgValue>
</operation>

<operation id="9111" st_id="763" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:33  %and_ln582_151 = and i1 %icmp_ln582_151, %xor_ln571_151

]]></Node>
<StgValue><ssdm name="and_ln582_151"/></StgValue>
</operation>

<operation id="9112" st_id="763" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8393" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:34  %select_ln582_151 = select i1 %and_ln582_151, i12 %trunc_ln583_151, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_151"/></StgValue>
</operation>

<operation id="9113" st_id="763" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:35  %or_ln582_151 = or i1 %icmp_ln571_151, %icmp_ln582_151

]]></Node>
<StgValue><ssdm name="or_ln582_151"/></StgValue>
</operation>

<operation id="9114" st_id="763" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:36  %xor_ln582_151 = xor i1 %or_ln582_151, true

]]></Node>
<StgValue><ssdm name="xor_ln582_151"/></StgValue>
</operation>

<operation id="9115" st_id="763" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:37  %and_ln581_151 = and i1 %icmp_ln581_151, %xor_ln582_151

]]></Node>
<StgValue><ssdm name="and_ln581_151"/></StgValue>
</operation>

<operation id="9116" st_id="763" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:38  %xor_ln585_151 = xor i1 %icmp_ln585_151, true

]]></Node>
<StgValue><ssdm name="xor_ln585_151"/></StgValue>
</operation>

<operation id="9117" st_id="763" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:39  %and_ln585_302 = and i1 %and_ln581_151, %xor_ln585_151

]]></Node>
<StgValue><ssdm name="and_ln585_302"/></StgValue>
</operation>

<operation id="9118" st_id="763" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8399" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:40  %select_ln585_302 = select i1 %and_ln585_302, i12 %select_ln588_151, i12 %select_ln582_151

]]></Node>
<StgValue><ssdm name="select_ln585_302"/></StgValue>
</operation>

<operation id="9119" st_id="763" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:43  %or_ln581_151 = or i1 %or_ln582_151, %icmp_ln581_151

]]></Node>
<StgValue><ssdm name="or_ln581_151"/></StgValue>
</operation>

<operation id="9120" st_id="763" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:44  %xor_ln581_151 = xor i1 %or_ln581_151, true

]]></Node>
<StgValue><ssdm name="xor_ln581_151"/></StgValue>
</operation>

<operation id="9121" st_id="763" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:45  %and_ln603_151 = and i1 %icmp_ln603_151, %xor_ln581_151

]]></Node>
<StgValue><ssdm name="and_ln603_151"/></StgValue>
</operation>
</state>

<state id="764" st_id="764">

<operation id="9122" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8379" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:20  %sext_ln581_151 = sext i12 %select_ln581_151 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_151"/></StgValue>
</operation>

<operation id="9123" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8384" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.1_ifconv:25  %zext_ln586_151 = zext i32 %sext_ln581_151 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_151"/></StgValue>
</operation>

<operation id="9124" st_id="764" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8385" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.1_ifconv:26  %ashr_ln586_151 = ashr i54 %select_ln570_151, %zext_ln586_151

]]></Node>
<StgValue><ssdm name="ashr_ln586_151"/></StgValue>
</operation>

<operation id="9125" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8386" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.1_ifconv:27  %trunc_ln586_151 = trunc i54 %ashr_ln586_151 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_151"/></StgValue>
</operation>

<operation id="9126" st_id="764" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:31  %shl_ln604_151 = shl i12 %trunc_ln583_151, %select_ln581_151

]]></Node>
<StgValue><ssdm name="shl_ln604_151"/></StgValue>
</operation>

<operation id="9127" st_id="764" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.1_ifconv:41  %and_ln585_303 = and i1 %and_ln581_151, %icmp_ln585_151

]]></Node>
<StgValue><ssdm name="and_ln585_303"/></StgValue>
</operation>

<operation id="9128" st_id="764" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8401" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:42  %select_ln585_303 = select i1 %and_ln585_303, i12 %trunc_ln586_151, i12 %select_ln585_302

]]></Node>
<StgValue><ssdm name="select_ln585_303"/></StgValue>
</operation>

<operation id="9129" st_id="764" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8405" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.1_ifconv:46  %select_ln603_151 = select i1 %and_ln603_151, i12 %shl_ln604_151, i12 %select_ln585_303

]]></Node>
<StgValue><ssdm name="select_ln603_151"/></StgValue>
</operation>

<operation id="9130" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.5.1_ifconv:47  br i1 %and_ln71_38, label %152, label %._crit_edge.2.5.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9131" st_id="764" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8408" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_5_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67_1, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_2_5_2"/></StgValue>
</operation>

<operation id="9132" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8409" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_635 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_5_2)

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="9133" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8410" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.5.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="765" st_id="765">

<operation id="9134" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8412" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.5.2_ifconv:0  %has_hit_0_2_5_2 = phi i1 [ %tmp_635, %152 ], [ false, %._crit_edge.2.5.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_5_2"/></StgValue>
</operation>

<operation id="9135" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8413" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:1  %zext_ln76_152 = zext i1 %has_hit_0_2_5_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_152"/></StgValue>
</operation>

<operation id="9136" st_id="765" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8414" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.2_ifconv:2  %v_assign_2_5_2 = uitofp i32 %zext_ln76_152 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5_2"/></StgValue>
</operation>
</state>

<state id="766" st_id="766">

<operation id="9137" st_id="766" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8414" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.2_ifconv:2  %v_assign_2_5_2 = uitofp i32 %zext_ln76_152 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5_2"/></StgValue>
</operation>
</state>

<state id="767" st_id="767">

<operation id="9138" st_id="767" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8415" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.2_ifconv:3  %d_assign_2_5_2 = fpext float %v_assign_2_5_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5_2"/></StgValue>
</operation>
</state>

<state id="768" st_id="768">

<operation id="9139" st_id="768" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8415" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.2_ifconv:3  %d_assign_2_5_2 = fpext float %v_assign_2_5_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5_2"/></StgValue>
</operation>

<operation id="9140" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8416" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.2_ifconv:4  %bitcast_ln696_304 = bitcast double %d_assign_2_5_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_304"/></StgValue>
</operation>

<operation id="9141" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8417" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.2_ifconv:5  %trunc_ln557_152 = trunc i64 %bitcast_ln696_304 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_152"/></StgValue>
</operation>

<operation id="9142" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8418" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.2_ifconv:6  %tmp_636 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_304, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="9143" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8419" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.5.2_ifconv:7  %p_Result_2_5_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_304, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_5_2"/></StgValue>
</operation>

<operation id="9144" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8420" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.5.2_ifconv:8  %zext_ln461_152 = zext i11 %p_Result_2_5_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_152"/></StgValue>
</operation>

<operation id="9145" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8421" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.2_ifconv:9  %trunc_ln565_152 = trunc i64 %bitcast_ln696_304 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_152"/></StgValue>
</operation>

<operation id="9146" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8422" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.5.2_ifconv:10  %tmp_304 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_152)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="9147" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8423" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.5.2_ifconv:11  %zext_ln569_152 = zext i53 %tmp_304 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_152"/></StgValue>
</operation>

<operation id="9148" st_id="768" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8424" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.2_ifconv:12  %sub_ln461_152 = sub i54 0, %zext_ln569_152

]]></Node>
<StgValue><ssdm name="sub_ln461_152"/></StgValue>
</operation>

<operation id="9149" st_id="768" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8425" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.5.2_ifconv:13  %select_ln570_152 = select i1 %tmp_636, i54 %sub_ln461_152, i54 %zext_ln569_152

]]></Node>
<StgValue><ssdm name="select_ln570_152"/></StgValue>
</operation>

<operation id="9150" st_id="768" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8426" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.5.2_ifconv:14  %icmp_ln571_152 = icmp eq i63 %trunc_ln557_152, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_152"/></StgValue>
</operation>

<operation id="9151" st_id="768" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8427" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:15  %sub_ln575_152 = sub i12 1075, %zext_ln461_152

]]></Node>
<StgValue><ssdm name="sub_ln575_152"/></StgValue>
</operation>

<operation id="9152" st_id="768" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8428" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:16  %icmp_ln581_152 = icmp sgt i12 %sub_ln575_152, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_152"/></StgValue>
</operation>

<operation id="9153" st_id="768" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:17  %add_ln581_152 = add i12 -4, %sub_ln575_152

]]></Node>
<StgValue><ssdm name="add_ln581_152"/></StgValue>
</operation>

<operation id="9154" st_id="768" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8430" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:18  %sub_ln581_152 = sub i12 4, %sub_ln575_152

]]></Node>
<StgValue><ssdm name="sub_ln581_152"/></StgValue>
</operation>

<operation id="9155" st_id="768" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8431" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:19  %select_ln581_152 = select i1 %icmp_ln581_152, i12 %add_ln581_152, i12 %sub_ln581_152

]]></Node>
<StgValue><ssdm name="select_ln581_152"/></StgValue>
</operation>

<operation id="9156" st_id="768" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8433" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:21  %icmp_ln582_152 = icmp eq i12 %sub_ln575_152, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_152"/></StgValue>
</operation>

<operation id="9157" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8434" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.2_ifconv:22  %trunc_ln583_152 = trunc i54 %select_ln570_152 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_152"/></StgValue>
</operation>

<operation id="9158" st_id="768" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8435" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:23  %icmp_ln585_152 = icmp ult i12 %select_ln581_152, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_152"/></StgValue>
</operation>

<operation id="9159" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8440" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.2_ifconv:28  %bitcast_ln696_305 = bitcast float %v_assign_2_5_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_305"/></StgValue>
</operation>

<operation id="9160" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.2_ifconv:29  %tmp_637 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_305, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="9161" st_id="768" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8442" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:30  %select_ln588_152 = select i1 %tmp_637, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_152"/></StgValue>
</operation>

<operation id="9162" st_id="768" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:32  %xor_ln571_152 = xor i1 %icmp_ln571_152, true

]]></Node>
<StgValue><ssdm name="xor_ln571_152"/></StgValue>
</operation>

<operation id="9163" st_id="768" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:33  %and_ln582_152 = and i1 %icmp_ln582_152, %xor_ln571_152

]]></Node>
<StgValue><ssdm name="and_ln582_152"/></StgValue>
</operation>

<operation id="9164" st_id="768" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8446" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:34  %select_ln582_152 = select i1 %and_ln582_152, i12 %trunc_ln583_152, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_152"/></StgValue>
</operation>

<operation id="9165" st_id="768" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:35  %or_ln582_152 = or i1 %icmp_ln571_152, %icmp_ln582_152

]]></Node>
<StgValue><ssdm name="or_ln582_152"/></StgValue>
</operation>

<operation id="9166" st_id="768" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:36  %xor_ln582_152 = xor i1 %or_ln582_152, true

]]></Node>
<StgValue><ssdm name="xor_ln582_152"/></StgValue>
</operation>

<operation id="9167" st_id="768" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:37  %and_ln581_152 = and i1 %icmp_ln581_152, %xor_ln582_152

]]></Node>
<StgValue><ssdm name="and_ln581_152"/></StgValue>
</operation>

<operation id="9168" st_id="768" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:38  %xor_ln585_152 = xor i1 %icmp_ln585_152, true

]]></Node>
<StgValue><ssdm name="xor_ln585_152"/></StgValue>
</operation>

<operation id="9169" st_id="768" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:39  %and_ln585_304 = and i1 %and_ln581_152, %xor_ln585_152

]]></Node>
<StgValue><ssdm name="and_ln585_304"/></StgValue>
</operation>

<operation id="9170" st_id="768" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8452" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:40  %select_ln585_304 = select i1 %and_ln585_304, i12 %select_ln588_152, i12 %select_ln582_152

]]></Node>
<StgValue><ssdm name="select_ln585_304"/></StgValue>
</operation>
</state>

<state id="769" st_id="769">

<operation id="9171" st_id="769" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8432" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:20  %sext_ln581_152 = sext i12 %select_ln581_152 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_152"/></StgValue>
</operation>

<operation id="9172" st_id="769" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8436" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:24  %icmp_ln603_152 = icmp ult i12 %select_ln581_152, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_152"/></StgValue>
</operation>

<operation id="9173" st_id="769" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8437" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.2_ifconv:25  %zext_ln586_152 = zext i32 %sext_ln581_152 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_152"/></StgValue>
</operation>

<operation id="9174" st_id="769" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8438" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.2_ifconv:26  %ashr_ln586_152 = ashr i54 %select_ln570_152, %zext_ln586_152

]]></Node>
<StgValue><ssdm name="ashr_ln586_152"/></StgValue>
</operation>

<operation id="9175" st_id="769" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8439" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.2_ifconv:27  %trunc_ln586_152 = trunc i54 %ashr_ln586_152 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_152"/></StgValue>
</operation>

<operation id="9176" st_id="769" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:31  %shl_ln604_152 = shl i12 %trunc_ln583_152, %select_ln581_152

]]></Node>
<StgValue><ssdm name="shl_ln604_152"/></StgValue>
</operation>

<operation id="9177" st_id="769" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:41  %and_ln585_305 = and i1 %and_ln581_152, %icmp_ln585_152

]]></Node>
<StgValue><ssdm name="and_ln585_305"/></StgValue>
</operation>

<operation id="9178" st_id="769" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8454" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:42  %select_ln585_305 = select i1 %and_ln585_305, i12 %trunc_ln586_152, i12 %select_ln585_304

]]></Node>
<StgValue><ssdm name="select_ln585_305"/></StgValue>
</operation>

<operation id="9179" st_id="769" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:43  %or_ln581_152 = or i1 %or_ln582_152, %icmp_ln581_152

]]></Node>
<StgValue><ssdm name="or_ln581_152"/></StgValue>
</operation>

<operation id="9180" st_id="769" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:44  %xor_ln581_152 = xor i1 %or_ln581_152, true

]]></Node>
<StgValue><ssdm name="xor_ln581_152"/></StgValue>
</operation>

<operation id="9181" st_id="769" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.2_ifconv:45  %and_ln603_152 = and i1 %icmp_ln603_152, %xor_ln581_152

]]></Node>
<StgValue><ssdm name="and_ln603_152"/></StgValue>
</operation>

<operation id="9182" st_id="769" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8458" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.2_ifconv:46  %select_ln603_152 = select i1 %and_ln603_152, i12 %shl_ln604_152, i12 %select_ln585_305

]]></Node>
<StgValue><ssdm name="select_ln603_152"/></StgValue>
</operation>

<operation id="9183" st_id="769" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.5.2_ifconv:47  br i1 %and_ln71_38, label %153, label %._crit_edge.2.5.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9184" st_id="769" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8461" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_5_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67_1, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_2_5_3"/></StgValue>
</operation>

<operation id="9185" st_id="769" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8462" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_638 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_5_3)

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="9186" st_id="769" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8463" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.5.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="770" st_id="770">

<operation id="9187" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8465" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.5.3_ifconv:0  %has_hit_0_2_5_3 = phi i1 [ %tmp_638, %153 ], [ false, %._crit_edge.2.5.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_5_3"/></StgValue>
</operation>

<operation id="9188" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8466" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:1  %zext_ln76_153 = zext i1 %has_hit_0_2_5_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_153"/></StgValue>
</operation>

<operation id="9189" st_id="770" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8467" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.3_ifconv:2  %v_assign_2_5_3 = uitofp i32 %zext_ln76_153 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5_3"/></StgValue>
</operation>
</state>

<state id="771" st_id="771">

<operation id="9190" st_id="771" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8467" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.3_ifconv:2  %v_assign_2_5_3 = uitofp i32 %zext_ln76_153 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5_3"/></StgValue>
</operation>
</state>

<state id="772" st_id="772">

<operation id="9191" st_id="772" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8468" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.3_ifconv:3  %d_assign_2_5_3 = fpext float %v_assign_2_5_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5_3"/></StgValue>
</operation>
</state>

<state id="773" st_id="773">

<operation id="9192" st_id="773" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8468" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.3_ifconv:3  %d_assign_2_5_3 = fpext float %v_assign_2_5_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5_3"/></StgValue>
</operation>

<operation id="9193" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8469" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.3_ifconv:4  %bitcast_ln696_306 = bitcast double %d_assign_2_5_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_306"/></StgValue>
</operation>

<operation id="9194" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8470" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.3_ifconv:5  %trunc_ln557_153 = trunc i64 %bitcast_ln696_306 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_153"/></StgValue>
</operation>

<operation id="9195" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8471" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.3_ifconv:6  %tmp_639 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_306, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="9196" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8472" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.5.3_ifconv:7  %p_Result_2_5_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_306, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_5_3"/></StgValue>
</operation>

<operation id="9197" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8473" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.5.3_ifconv:8  %zext_ln461_153 = zext i11 %p_Result_2_5_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_153"/></StgValue>
</operation>

<operation id="9198" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8474" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.3_ifconv:9  %trunc_ln565_153 = trunc i64 %bitcast_ln696_306 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_153"/></StgValue>
</operation>

<operation id="9199" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8475" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.5.3_ifconv:10  %tmp_306 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_153)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="9200" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8476" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.5.3_ifconv:11  %zext_ln569_153 = zext i53 %tmp_306 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_153"/></StgValue>
</operation>

<operation id="9201" st_id="773" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8477" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.3_ifconv:12  %sub_ln461_153 = sub i54 0, %zext_ln569_153

]]></Node>
<StgValue><ssdm name="sub_ln461_153"/></StgValue>
</operation>

<operation id="9202" st_id="773" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8478" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.5.3_ifconv:13  %select_ln570_153 = select i1 %tmp_639, i54 %sub_ln461_153, i54 %zext_ln569_153

]]></Node>
<StgValue><ssdm name="select_ln570_153"/></StgValue>
</operation>

<operation id="9203" st_id="773" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8479" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.5.3_ifconv:14  %icmp_ln571_153 = icmp eq i63 %trunc_ln557_153, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_153"/></StgValue>
</operation>

<operation id="9204" st_id="773" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:15  %sub_ln575_153 = sub i12 1075, %zext_ln461_153

]]></Node>
<StgValue><ssdm name="sub_ln575_153"/></StgValue>
</operation>

<operation id="9205" st_id="773" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8481" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:16  %icmp_ln581_153 = icmp sgt i12 %sub_ln575_153, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_153"/></StgValue>
</operation>

<operation id="9206" st_id="773" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8482" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:17  %add_ln581_153 = add i12 -4, %sub_ln575_153

]]></Node>
<StgValue><ssdm name="add_ln581_153"/></StgValue>
</operation>

<operation id="9207" st_id="773" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:18  %sub_ln581_153 = sub i12 4, %sub_ln575_153

]]></Node>
<StgValue><ssdm name="sub_ln581_153"/></StgValue>
</operation>

<operation id="9208" st_id="773" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8484" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:19  %select_ln581_153 = select i1 %icmp_ln581_153, i12 %add_ln581_153, i12 %sub_ln581_153

]]></Node>
<StgValue><ssdm name="select_ln581_153"/></StgValue>
</operation>

<operation id="9209" st_id="773" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8486" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:21  %icmp_ln582_153 = icmp eq i12 %sub_ln575_153, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_153"/></StgValue>
</operation>

<operation id="9210" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8487" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.3_ifconv:22  %trunc_ln583_153 = trunc i54 %select_ln570_153 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_153"/></StgValue>
</operation>

<operation id="9211" st_id="773" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8488" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:23  %icmp_ln585_153 = icmp ult i12 %select_ln581_153, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_153"/></StgValue>
</operation>

<operation id="9212" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8493" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.3_ifconv:28  %bitcast_ln696_307 = bitcast float %v_assign_2_5_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_307"/></StgValue>
</operation>

<operation id="9213" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.3_ifconv:29  %tmp_640 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_307, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="9214" st_id="773" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8495" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:30  %select_ln588_153 = select i1 %tmp_640, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_153"/></StgValue>
</operation>

<operation id="9215" st_id="773" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:32  %xor_ln571_153 = xor i1 %icmp_ln571_153, true

]]></Node>
<StgValue><ssdm name="xor_ln571_153"/></StgValue>
</operation>

<operation id="9216" st_id="773" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:33  %and_ln582_153 = and i1 %icmp_ln582_153, %xor_ln571_153

]]></Node>
<StgValue><ssdm name="and_ln582_153"/></StgValue>
</operation>

<operation id="9217" st_id="773" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8499" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:34  %select_ln582_153 = select i1 %and_ln582_153, i12 %trunc_ln583_153, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_153"/></StgValue>
</operation>

<operation id="9218" st_id="773" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:35  %or_ln582_153 = or i1 %icmp_ln571_153, %icmp_ln582_153

]]></Node>
<StgValue><ssdm name="or_ln582_153"/></StgValue>
</operation>

<operation id="9219" st_id="773" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:36  %xor_ln582_153 = xor i1 %or_ln582_153, true

]]></Node>
<StgValue><ssdm name="xor_ln582_153"/></StgValue>
</operation>

<operation id="9220" st_id="773" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:37  %and_ln581_153 = and i1 %icmp_ln581_153, %xor_ln582_153

]]></Node>
<StgValue><ssdm name="and_ln581_153"/></StgValue>
</operation>

<operation id="9221" st_id="773" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:38  %xor_ln585_153 = xor i1 %icmp_ln585_153, true

]]></Node>
<StgValue><ssdm name="xor_ln585_153"/></StgValue>
</operation>

<operation id="9222" st_id="773" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:39  %and_ln585_306 = and i1 %and_ln581_153, %xor_ln585_153

]]></Node>
<StgValue><ssdm name="and_ln585_306"/></StgValue>
</operation>

<operation id="9223" st_id="773" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8505" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:40  %select_ln585_306 = select i1 %and_ln585_306, i12 %select_ln588_153, i12 %select_ln582_153

]]></Node>
<StgValue><ssdm name="select_ln585_306"/></StgValue>
</operation>
</state>

<state id="774" st_id="774">

<operation id="9224" st_id="774" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8485" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:20  %sext_ln581_153 = sext i12 %select_ln581_153 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_153"/></StgValue>
</operation>

<operation id="9225" st_id="774" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8489" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:24  %icmp_ln603_153 = icmp ult i12 %select_ln581_153, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_153"/></StgValue>
</operation>

<operation id="9226" st_id="774" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8490" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.3_ifconv:25  %zext_ln586_153 = zext i32 %sext_ln581_153 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_153"/></StgValue>
</operation>

<operation id="9227" st_id="774" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8491" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.3_ifconv:26  %ashr_ln586_153 = ashr i54 %select_ln570_153, %zext_ln586_153

]]></Node>
<StgValue><ssdm name="ashr_ln586_153"/></StgValue>
</operation>

<operation id="9228" st_id="774" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8492" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.3_ifconv:27  %trunc_ln586_153 = trunc i54 %ashr_ln586_153 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_153"/></StgValue>
</operation>

<operation id="9229" st_id="774" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8496" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:31  %shl_ln604_153 = shl i12 %trunc_ln583_153, %select_ln581_153

]]></Node>
<StgValue><ssdm name="shl_ln604_153"/></StgValue>
</operation>

<operation id="9230" st_id="774" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:41  %and_ln585_307 = and i1 %and_ln581_153, %icmp_ln585_153

]]></Node>
<StgValue><ssdm name="and_ln585_307"/></StgValue>
</operation>

<operation id="9231" st_id="774" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8507" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:42  %select_ln585_307 = select i1 %and_ln585_307, i12 %trunc_ln586_153, i12 %select_ln585_306

]]></Node>
<StgValue><ssdm name="select_ln585_307"/></StgValue>
</operation>

<operation id="9232" st_id="774" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:43  %or_ln581_153 = or i1 %or_ln582_153, %icmp_ln581_153

]]></Node>
<StgValue><ssdm name="or_ln581_153"/></StgValue>
</operation>

<operation id="9233" st_id="774" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:44  %xor_ln581_153 = xor i1 %or_ln581_153, true

]]></Node>
<StgValue><ssdm name="xor_ln581_153"/></StgValue>
</operation>

<operation id="9234" st_id="774" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.3_ifconv:45  %and_ln603_153 = and i1 %icmp_ln603_153, %xor_ln581_153

]]></Node>
<StgValue><ssdm name="and_ln603_153"/></StgValue>
</operation>

<operation id="9235" st_id="774" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8511" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.3_ifconv:46  %select_ln603_153 = select i1 %and_ln603_153, i12 %shl_ln604_153, i12 %select_ln585_307

]]></Node>
<StgValue><ssdm name="select_ln603_153"/></StgValue>
</operation>

<operation id="9236" st_id="774" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.5.3_ifconv:47  br i1 %and_ln71_38, label %154, label %._crit_edge.2.5.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9237" st_id="774" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8514" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_5_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67_1, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_2_5_4"/></StgValue>
</operation>

<operation id="9238" st_id="774" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8515" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_641 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_5_4)

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="9239" st_id="774" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8516" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.5.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="775" st_id="775">

<operation id="9240" st_id="775" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8518" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.5.4_ifconv:0  %has_hit_0_2_5_4 = phi i1 [ %tmp_641, %154 ], [ false, %._crit_edge.2.5.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_5_4"/></StgValue>
</operation>

<operation id="9241" st_id="775" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8519" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:1  %zext_ln76_154 = zext i1 %has_hit_0_2_5_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_154"/></StgValue>
</operation>

<operation id="9242" st_id="775" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8520" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.4_ifconv:2  %v_assign_2_5_4 = uitofp i32 %zext_ln76_154 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5_4"/></StgValue>
</operation>
</state>

<state id="776" st_id="776">

<operation id="9243" st_id="776" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8520" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.4_ifconv:2  %v_assign_2_5_4 = uitofp i32 %zext_ln76_154 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5_4"/></StgValue>
</operation>
</state>

<state id="777" st_id="777">

<operation id="9244" st_id="777" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8521" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.4_ifconv:3  %d_assign_2_5_4 = fpext float %v_assign_2_5_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5_4"/></StgValue>
</operation>
</state>

<state id="778" st_id="778">

<operation id="9245" st_id="778" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8521" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.4_ifconv:3  %d_assign_2_5_4 = fpext float %v_assign_2_5_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5_4"/></StgValue>
</operation>

<operation id="9246" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8522" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.4_ifconv:4  %bitcast_ln696_308 = bitcast double %d_assign_2_5_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_308"/></StgValue>
</operation>

<operation id="9247" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8523" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.4_ifconv:5  %trunc_ln557_154 = trunc i64 %bitcast_ln696_308 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_154"/></StgValue>
</operation>

<operation id="9248" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8524" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.4_ifconv:6  %tmp_642 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_308, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="9249" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8525" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.5.4_ifconv:7  %p_Result_2_5_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_308, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_5_4"/></StgValue>
</operation>

<operation id="9250" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8526" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.5.4_ifconv:8  %zext_ln461_154 = zext i11 %p_Result_2_5_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_154"/></StgValue>
</operation>

<operation id="9251" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8527" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.4_ifconv:9  %trunc_ln565_154 = trunc i64 %bitcast_ln696_308 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_154"/></StgValue>
</operation>

<operation id="9252" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8528" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.5.4_ifconv:10  %tmp_308 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_154)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="9253" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8529" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.5.4_ifconv:11  %zext_ln569_154 = zext i53 %tmp_308 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_154"/></StgValue>
</operation>

<operation id="9254" st_id="778" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8530" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.4_ifconv:12  %sub_ln461_154 = sub i54 0, %zext_ln569_154

]]></Node>
<StgValue><ssdm name="sub_ln461_154"/></StgValue>
</operation>

<operation id="9255" st_id="778" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8531" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.5.4_ifconv:13  %select_ln570_154 = select i1 %tmp_642, i54 %sub_ln461_154, i54 %zext_ln569_154

]]></Node>
<StgValue><ssdm name="select_ln570_154"/></StgValue>
</operation>

<operation id="9256" st_id="778" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8532" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.5.4_ifconv:14  %icmp_ln571_154 = icmp eq i63 %trunc_ln557_154, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_154"/></StgValue>
</operation>

<operation id="9257" st_id="778" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8533" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:15  %sub_ln575_154 = sub i12 1075, %zext_ln461_154

]]></Node>
<StgValue><ssdm name="sub_ln575_154"/></StgValue>
</operation>

<operation id="9258" st_id="778" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8534" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:16  %icmp_ln581_154 = icmp sgt i12 %sub_ln575_154, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_154"/></StgValue>
</operation>

<operation id="9259" st_id="778" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8535" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:17  %add_ln581_154 = add i12 -4, %sub_ln575_154

]]></Node>
<StgValue><ssdm name="add_ln581_154"/></StgValue>
</operation>

<operation id="9260" st_id="778" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8536" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:18  %sub_ln581_154 = sub i12 4, %sub_ln575_154

]]></Node>
<StgValue><ssdm name="sub_ln581_154"/></StgValue>
</operation>

<operation id="9261" st_id="778" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8537" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:19  %select_ln581_154 = select i1 %icmp_ln581_154, i12 %add_ln581_154, i12 %sub_ln581_154

]]></Node>
<StgValue><ssdm name="select_ln581_154"/></StgValue>
</operation>

<operation id="9262" st_id="778" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8539" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:21  %icmp_ln582_154 = icmp eq i12 %sub_ln575_154, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_154"/></StgValue>
</operation>

<operation id="9263" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8540" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.4_ifconv:22  %trunc_ln583_154 = trunc i54 %select_ln570_154 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_154"/></StgValue>
</operation>

<operation id="9264" st_id="778" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8541" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:23  %icmp_ln585_154 = icmp ult i12 %select_ln581_154, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_154"/></StgValue>
</operation>

<operation id="9265" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8546" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.4_ifconv:28  %bitcast_ln696_309 = bitcast float %v_assign_2_5_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_309"/></StgValue>
</operation>

<operation id="9266" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.4_ifconv:29  %tmp_643 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_309, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="9267" st_id="778" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8548" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:30  %select_ln588_154 = select i1 %tmp_643, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_154"/></StgValue>
</operation>

<operation id="9268" st_id="778" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:32  %xor_ln571_154 = xor i1 %icmp_ln571_154, true

]]></Node>
<StgValue><ssdm name="xor_ln571_154"/></StgValue>
</operation>

<operation id="9269" st_id="778" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:33  %and_ln582_154 = and i1 %icmp_ln582_154, %xor_ln571_154

]]></Node>
<StgValue><ssdm name="and_ln582_154"/></StgValue>
</operation>

<operation id="9270" st_id="778" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8552" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:34  %select_ln582_154 = select i1 %and_ln582_154, i12 %trunc_ln583_154, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_154"/></StgValue>
</operation>

<operation id="9271" st_id="778" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:35  %or_ln582_154 = or i1 %icmp_ln571_154, %icmp_ln582_154

]]></Node>
<StgValue><ssdm name="or_ln582_154"/></StgValue>
</operation>

<operation id="9272" st_id="778" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:36  %xor_ln582_154 = xor i1 %or_ln582_154, true

]]></Node>
<StgValue><ssdm name="xor_ln582_154"/></StgValue>
</operation>

<operation id="9273" st_id="778" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:37  %and_ln581_154 = and i1 %icmp_ln581_154, %xor_ln582_154

]]></Node>
<StgValue><ssdm name="and_ln581_154"/></StgValue>
</operation>

<operation id="9274" st_id="778" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:38  %xor_ln585_154 = xor i1 %icmp_ln585_154, true

]]></Node>
<StgValue><ssdm name="xor_ln585_154"/></StgValue>
</operation>

<operation id="9275" st_id="778" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:39  %and_ln585_308 = and i1 %and_ln581_154, %xor_ln585_154

]]></Node>
<StgValue><ssdm name="and_ln585_308"/></StgValue>
</operation>

<operation id="9276" st_id="778" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8558" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:40  %select_ln585_308 = select i1 %and_ln585_308, i12 %select_ln588_154, i12 %select_ln582_154

]]></Node>
<StgValue><ssdm name="select_ln585_308"/></StgValue>
</operation>
</state>

<state id="779" st_id="779">

<operation id="9277" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8538" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:20  %sext_ln581_154 = sext i12 %select_ln581_154 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_154"/></StgValue>
</operation>

<operation id="9278" st_id="779" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8542" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:24  %icmp_ln603_154 = icmp ult i12 %select_ln581_154, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_154"/></StgValue>
</operation>

<operation id="9279" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8543" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.4_ifconv:25  %zext_ln586_154 = zext i32 %sext_ln581_154 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_154"/></StgValue>
</operation>

<operation id="9280" st_id="779" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8544" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.4_ifconv:26  %ashr_ln586_154 = ashr i54 %select_ln570_154, %zext_ln586_154

]]></Node>
<StgValue><ssdm name="ashr_ln586_154"/></StgValue>
</operation>

<operation id="9281" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8545" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.4_ifconv:27  %trunc_ln586_154 = trunc i54 %ashr_ln586_154 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_154"/></StgValue>
</operation>

<operation id="9282" st_id="779" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8549" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:31  %shl_ln604_154 = shl i12 %trunc_ln583_154, %select_ln581_154

]]></Node>
<StgValue><ssdm name="shl_ln604_154"/></StgValue>
</operation>

<operation id="9283" st_id="779" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:41  %and_ln585_309 = and i1 %and_ln581_154, %icmp_ln585_154

]]></Node>
<StgValue><ssdm name="and_ln585_309"/></StgValue>
</operation>

<operation id="9284" st_id="779" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8560" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:42  %select_ln585_309 = select i1 %and_ln585_309, i12 %trunc_ln586_154, i12 %select_ln585_308

]]></Node>
<StgValue><ssdm name="select_ln585_309"/></StgValue>
</operation>

<operation id="9285" st_id="779" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:43  %or_ln581_154 = or i1 %or_ln582_154, %icmp_ln581_154

]]></Node>
<StgValue><ssdm name="or_ln581_154"/></StgValue>
</operation>

<operation id="9286" st_id="779" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:44  %xor_ln581_154 = xor i1 %or_ln581_154, true

]]></Node>
<StgValue><ssdm name="xor_ln581_154"/></StgValue>
</operation>

<operation id="9287" st_id="779" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.4_ifconv:45  %and_ln603_154 = and i1 %icmp_ln603_154, %xor_ln581_154

]]></Node>
<StgValue><ssdm name="and_ln603_154"/></StgValue>
</operation>

<operation id="9288" st_id="779" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8564" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.4_ifconv:46  %select_ln603_154 = select i1 %and_ln603_154, i12 %shl_ln604_154, i12 %select_ln585_309

]]></Node>
<StgValue><ssdm name="select_ln603_154"/></StgValue>
</operation>

<operation id="9289" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.5.4_ifconv:47  br i1 %and_ln71_38, label %155, label %._crit_edge.2.5.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9290" st_id="779" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8567" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_5_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67_1, i11 %add_ln68_4)

]]></Node>
<StgValue><ssdm name="index_2_5_5"/></StgValue>
</operation>

<operation id="9291" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8568" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_644 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_5_5)

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="9292" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8569" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.5.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="780" st_id="780">

<operation id="9293" st_id="780" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8571" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.5.5_ifconv:0  %has_hit_0_2_5_5 = phi i1 [ %tmp_644, %155 ], [ false, %._crit_edge.2.5.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_5_5"/></StgValue>
</operation>

<operation id="9294" st_id="780" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8572" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:1  %zext_ln76_155 = zext i1 %has_hit_0_2_5_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_155"/></StgValue>
</operation>

<operation id="9295" st_id="780" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8573" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.5_ifconv:2  %v_assign_2_5_5 = uitofp i32 %zext_ln76_155 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5_5"/></StgValue>
</operation>
</state>

<state id="781" st_id="781">

<operation id="9296" st_id="781" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8573" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.5_ifconv:2  %v_assign_2_5_5 = uitofp i32 %zext_ln76_155 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_5_5"/></StgValue>
</operation>
</state>

<state id="782" st_id="782">

<operation id="9297" st_id="782" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8574" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.5_ifconv:3  %d_assign_2_5_5 = fpext float %v_assign_2_5_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5_5"/></StgValue>
</operation>
</state>

<state id="783" st_id="783">

<operation id="9298" st_id="783" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8574" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.5_ifconv:3  %d_assign_2_5_5 = fpext float %v_assign_2_5_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_5_5"/></StgValue>
</operation>

<operation id="9299" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8575" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.5_ifconv:4  %bitcast_ln696_310 = bitcast double %d_assign_2_5_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_310"/></StgValue>
</operation>

<operation id="9300" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8576" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.5_ifconv:5  %trunc_ln557_155 = trunc i64 %bitcast_ln696_310 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_155"/></StgValue>
</operation>

<operation id="9301" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8577" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.5_ifconv:6  %tmp_645 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_310, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="9302" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8578" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.5.5_ifconv:7  %p_Result_2_5_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_310, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_5_5"/></StgValue>
</operation>

<operation id="9303" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8579" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.5.5_ifconv:8  %zext_ln461_155 = zext i11 %p_Result_2_5_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_155"/></StgValue>
</operation>

<operation id="9304" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8580" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.5.5_ifconv:9  %trunc_ln565_155 = trunc i64 %bitcast_ln696_310 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_155"/></StgValue>
</operation>

<operation id="9305" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8581" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.5.5_ifconv:10  %tmp_310 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_155)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="9306" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8582" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.5.5_ifconv:11  %zext_ln569_155 = zext i53 %tmp_310 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_155"/></StgValue>
</operation>

<operation id="9307" st_id="783" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8583" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.5_ifconv:12  %sub_ln461_155 = sub i54 0, %zext_ln569_155

]]></Node>
<StgValue><ssdm name="sub_ln461_155"/></StgValue>
</operation>

<operation id="9308" st_id="783" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8584" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.5.5_ifconv:13  %select_ln570_155 = select i1 %tmp_645, i54 %sub_ln461_155, i54 %zext_ln569_155

]]></Node>
<StgValue><ssdm name="select_ln570_155"/></StgValue>
</operation>

<operation id="9309" st_id="783" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8585" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.5.5_ifconv:14  %icmp_ln571_155 = icmp eq i63 %trunc_ln557_155, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_155"/></StgValue>
</operation>

<operation id="9310" st_id="783" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8586" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:15  %sub_ln575_155 = sub i12 1075, %zext_ln461_155

]]></Node>
<StgValue><ssdm name="sub_ln575_155"/></StgValue>
</operation>

<operation id="9311" st_id="783" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8587" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:16  %icmp_ln581_155 = icmp sgt i12 %sub_ln575_155, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_155"/></StgValue>
</operation>

<operation id="9312" st_id="783" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8588" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:17  %add_ln581_155 = add i12 -4, %sub_ln575_155

]]></Node>
<StgValue><ssdm name="add_ln581_155"/></StgValue>
</operation>

<operation id="9313" st_id="783" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8589" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:18  %sub_ln581_155 = sub i12 4, %sub_ln575_155

]]></Node>
<StgValue><ssdm name="sub_ln581_155"/></StgValue>
</operation>

<operation id="9314" st_id="783" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8590" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:19  %select_ln581_155 = select i1 %icmp_ln581_155, i12 %add_ln581_155, i12 %sub_ln581_155

]]></Node>
<StgValue><ssdm name="select_ln581_155"/></StgValue>
</operation>

<operation id="9315" st_id="783" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8592" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:21  %icmp_ln582_155 = icmp eq i12 %sub_ln575_155, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_155"/></StgValue>
</operation>

<operation id="9316" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8593" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.5_ifconv:22  %trunc_ln583_155 = trunc i54 %select_ln570_155 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_155"/></StgValue>
</operation>

<operation id="9317" st_id="783" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8594" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:23  %icmp_ln585_155 = icmp ult i12 %select_ln581_155, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_155"/></StgValue>
</operation>

<operation id="9318" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8599" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.5_ifconv:28  %bitcast_ln696_311 = bitcast float %v_assign_2_5_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_311"/></StgValue>
</operation>

<operation id="9319" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.5.5_ifconv:29  %tmp_646 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_311, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="9320" st_id="783" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8601" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:30  %select_ln588_155 = select i1 %tmp_646, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_155"/></StgValue>
</operation>

<operation id="9321" st_id="783" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:32  %xor_ln571_155 = xor i1 %icmp_ln571_155, true

]]></Node>
<StgValue><ssdm name="xor_ln571_155"/></StgValue>
</operation>

<operation id="9322" st_id="783" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:33  %and_ln582_155 = and i1 %icmp_ln582_155, %xor_ln571_155

]]></Node>
<StgValue><ssdm name="and_ln582_155"/></StgValue>
</operation>

<operation id="9323" st_id="783" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8605" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:34  %select_ln582_155 = select i1 %and_ln582_155, i12 %trunc_ln583_155, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_155"/></StgValue>
</operation>

<operation id="9324" st_id="783" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:35  %or_ln582_155 = or i1 %icmp_ln571_155, %icmp_ln582_155

]]></Node>
<StgValue><ssdm name="or_ln582_155"/></StgValue>
</operation>

<operation id="9325" st_id="783" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:36  %xor_ln582_155 = xor i1 %or_ln582_155, true

]]></Node>
<StgValue><ssdm name="xor_ln582_155"/></StgValue>
</operation>

<operation id="9326" st_id="783" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:37  %and_ln581_155 = and i1 %icmp_ln581_155, %xor_ln582_155

]]></Node>
<StgValue><ssdm name="and_ln581_155"/></StgValue>
</operation>

<operation id="9327" st_id="783" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:38  %xor_ln585_155 = xor i1 %icmp_ln585_155, true

]]></Node>
<StgValue><ssdm name="xor_ln585_155"/></StgValue>
</operation>

<operation id="9328" st_id="783" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:39  %and_ln585_310 = and i1 %and_ln581_155, %xor_ln585_155

]]></Node>
<StgValue><ssdm name="and_ln585_310"/></StgValue>
</operation>

<operation id="9329" st_id="783" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8611" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:40  %select_ln585_310 = select i1 %and_ln585_310, i12 %select_ln588_155, i12 %select_ln582_155

]]></Node>
<StgValue><ssdm name="select_ln585_310"/></StgValue>
</operation>
</state>

<state id="784" st_id="784">

<operation id="9330" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8591" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:20  %sext_ln581_155 = sext i12 %select_ln581_155 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_155"/></StgValue>
</operation>

<operation id="9331" st_id="784" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8595" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:24  %icmp_ln603_155 = icmp ult i12 %select_ln581_155, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_155"/></StgValue>
</operation>

<operation id="9332" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8596" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.5.5_ifconv:25  %zext_ln586_155 = zext i32 %sext_ln581_155 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_155"/></StgValue>
</operation>

<operation id="9333" st_id="784" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8597" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.5.5_ifconv:26  %ashr_ln586_155 = ashr i54 %select_ln570_155, %zext_ln586_155

]]></Node>
<StgValue><ssdm name="ashr_ln586_155"/></StgValue>
</operation>

<operation id="9334" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8598" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.5.5_ifconv:27  %trunc_ln586_155 = trunc i54 %ashr_ln586_155 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_155"/></StgValue>
</operation>

<operation id="9335" st_id="784" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8602" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:31  %shl_ln604_155 = shl i12 %trunc_ln583_155, %select_ln581_155

]]></Node>
<StgValue><ssdm name="shl_ln604_155"/></StgValue>
</operation>

<operation id="9336" st_id="784" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:41  %and_ln585_311 = and i1 %and_ln581_155, %icmp_ln585_155

]]></Node>
<StgValue><ssdm name="and_ln585_311"/></StgValue>
</operation>

<operation id="9337" st_id="784" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8613" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:42  %select_ln585_311 = select i1 %and_ln585_311, i12 %trunc_ln586_155, i12 %select_ln585_310

]]></Node>
<StgValue><ssdm name="select_ln585_311"/></StgValue>
</operation>

<operation id="9338" st_id="784" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:43  %or_ln581_155 = or i1 %or_ln582_155, %icmp_ln581_155

]]></Node>
<StgValue><ssdm name="or_ln581_155"/></StgValue>
</operation>

<operation id="9339" st_id="784" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:44  %xor_ln581_155 = xor i1 %or_ln581_155, true

]]></Node>
<StgValue><ssdm name="xor_ln581_155"/></StgValue>
</operation>

<operation id="9340" st_id="784" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:45  %and_ln603_155 = and i1 %icmp_ln603_155, %xor_ln581_155

]]></Node>
<StgValue><ssdm name="and_ln603_155"/></StgValue>
</operation>

<operation id="9341" st_id="784" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8617" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.5.5_ifconv:46  %select_ln603_155 = select i1 %and_ln603_155, i12 %shl_ln604_155, i12 %select_ln585_311

]]></Node>
<StgValue><ssdm name="select_ln603_155"/></StgValue>
</operation>

<operation id="9342" st_id="784" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5.5_ifconv:47  %and_ln71_39 = and i1 %and_ln71_13, %and_ln71_32

]]></Node>
<StgValue><ssdm name="and_ln71_39"/></StgValue>
</operation>

<operation id="9343" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8619" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.5.5_ifconv:48  br i1 %and_ln71_39, label %156, label %._crit_edge.2.6.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9344" st_id="784" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8621" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_6 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67_1, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_2_6"/></StgValue>
</operation>

<operation id="9345" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8622" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_647 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_6)

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="9346" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8623" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.6.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="785" st_id="785">

<operation id="9347" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8625" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.6.0_ifconv:0  %has_hit_0_2_6_0 = phi i1 [ %tmp_647, %156 ], [ false, %._crit_edge.2.5.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_6_0"/></StgValue>
</operation>

<operation id="9348" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8626" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:1  %zext_ln76_156 = zext i1 %has_hit_0_2_6_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_156"/></StgValue>
</operation>

<operation id="9349" st_id="785" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8627" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.0_ifconv:2  %v_assign_2_6 = uitofp i32 %zext_ln76_156 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6"/></StgValue>
</operation>
</state>

<state id="786" st_id="786">

<operation id="9350" st_id="786" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8627" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.0_ifconv:2  %v_assign_2_6 = uitofp i32 %zext_ln76_156 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6"/></StgValue>
</operation>
</state>

<state id="787" st_id="787">

<operation id="9351" st_id="787" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8628" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.0_ifconv:3  %d_assign_2_6 = fpext float %v_assign_2_6 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6"/></StgValue>
</operation>
</state>

<state id="788" st_id="788">

<operation id="9352" st_id="788" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8628" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.0_ifconv:3  %d_assign_2_6 = fpext float %v_assign_2_6 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6"/></StgValue>
</operation>

<operation id="9353" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8629" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.0_ifconv:4  %bitcast_ln696_312 = bitcast double %d_assign_2_6 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_312"/></StgValue>
</operation>

<operation id="9354" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8630" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.0_ifconv:5  %trunc_ln557_156 = trunc i64 %bitcast_ln696_312 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_156"/></StgValue>
</operation>

<operation id="9355" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8631" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.0_ifconv:6  %tmp_648 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_312, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="9356" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8632" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.6.0_ifconv:7  %p_Result_2_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_312, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_6"/></StgValue>
</operation>

<operation id="9357" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8633" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.6.0_ifconv:8  %zext_ln461_156 = zext i11 %p_Result_2_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_156"/></StgValue>
</operation>

<operation id="9358" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8634" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.0_ifconv:9  %trunc_ln565_156 = trunc i64 %bitcast_ln696_312 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_156"/></StgValue>
</operation>

<operation id="9359" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8635" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.6.0_ifconv:10  %tmp_312 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_156)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="9360" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8636" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.6.0_ifconv:11  %zext_ln569_156 = zext i53 %tmp_312 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_156"/></StgValue>
</operation>

<operation id="9361" st_id="788" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8637" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.0_ifconv:12  %sub_ln461_156 = sub i54 0, %zext_ln569_156

]]></Node>
<StgValue><ssdm name="sub_ln461_156"/></StgValue>
</operation>

<operation id="9362" st_id="788" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8638" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.6.0_ifconv:13  %select_ln570_156 = select i1 %tmp_648, i54 %sub_ln461_156, i54 %zext_ln569_156

]]></Node>
<StgValue><ssdm name="select_ln570_156"/></StgValue>
</operation>

<operation id="9363" st_id="788" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8639" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.6.0_ifconv:14  %icmp_ln571_156 = icmp eq i63 %trunc_ln557_156, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_156"/></StgValue>
</operation>

<operation id="9364" st_id="788" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8640" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:15  %sub_ln575_156 = sub i12 1075, %zext_ln461_156

]]></Node>
<StgValue><ssdm name="sub_ln575_156"/></StgValue>
</operation>

<operation id="9365" st_id="788" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8641" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:16  %icmp_ln581_156 = icmp sgt i12 %sub_ln575_156, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_156"/></StgValue>
</operation>

<operation id="9366" st_id="788" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8642" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:17  %add_ln581_156 = add i12 -4, %sub_ln575_156

]]></Node>
<StgValue><ssdm name="add_ln581_156"/></StgValue>
</operation>

<operation id="9367" st_id="788" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8643" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:18  %sub_ln581_156 = sub i12 4, %sub_ln575_156

]]></Node>
<StgValue><ssdm name="sub_ln581_156"/></StgValue>
</operation>

<operation id="9368" st_id="788" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8644" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:19  %select_ln581_156 = select i1 %icmp_ln581_156, i12 %add_ln581_156, i12 %sub_ln581_156

]]></Node>
<StgValue><ssdm name="select_ln581_156"/></StgValue>
</operation>

<operation id="9369" st_id="788" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8646" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:21  %icmp_ln582_156 = icmp eq i12 %sub_ln575_156, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_156"/></StgValue>
</operation>

<operation id="9370" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8647" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.0_ifconv:22  %trunc_ln583_156 = trunc i54 %select_ln570_156 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_156"/></StgValue>
</operation>

<operation id="9371" st_id="788" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8648" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:23  %icmp_ln585_156 = icmp ult i12 %select_ln581_156, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_156"/></StgValue>
</operation>

<operation id="9372" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8653" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.0_ifconv:28  %bitcast_ln696_313 = bitcast float %v_assign_2_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_313"/></StgValue>
</operation>

<operation id="9373" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.0_ifconv:29  %tmp_649 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_313, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="9374" st_id="788" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8655" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:30  %select_ln588_156 = select i1 %tmp_649, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_156"/></StgValue>
</operation>

<operation id="9375" st_id="788" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:32  %xor_ln571_156 = xor i1 %icmp_ln571_156, true

]]></Node>
<StgValue><ssdm name="xor_ln571_156"/></StgValue>
</operation>

<operation id="9376" st_id="788" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:33  %and_ln582_156 = and i1 %icmp_ln582_156, %xor_ln571_156

]]></Node>
<StgValue><ssdm name="and_ln582_156"/></StgValue>
</operation>

<operation id="9377" st_id="788" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8659" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:34  %select_ln582_156 = select i1 %and_ln582_156, i12 %trunc_ln583_156, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_156"/></StgValue>
</operation>

<operation id="9378" st_id="788" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:35  %or_ln582_156 = or i1 %icmp_ln571_156, %icmp_ln582_156

]]></Node>
<StgValue><ssdm name="or_ln582_156"/></StgValue>
</operation>

<operation id="9379" st_id="788" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:36  %xor_ln582_156 = xor i1 %or_ln582_156, true

]]></Node>
<StgValue><ssdm name="xor_ln582_156"/></StgValue>
</operation>

<operation id="9380" st_id="788" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:37  %and_ln581_156 = and i1 %icmp_ln581_156, %xor_ln582_156

]]></Node>
<StgValue><ssdm name="and_ln581_156"/></StgValue>
</operation>

<operation id="9381" st_id="788" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:38  %xor_ln585_156 = xor i1 %icmp_ln585_156, true

]]></Node>
<StgValue><ssdm name="xor_ln585_156"/></StgValue>
</operation>

<operation id="9382" st_id="788" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:39  %and_ln585_312 = and i1 %and_ln581_156, %xor_ln585_156

]]></Node>
<StgValue><ssdm name="and_ln585_312"/></StgValue>
</operation>

<operation id="9383" st_id="788" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8665" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:40  %select_ln585_312 = select i1 %and_ln585_312, i12 %select_ln588_156, i12 %select_ln582_156

]]></Node>
<StgValue><ssdm name="select_ln585_312"/></StgValue>
</operation>
</state>

<state id="789" st_id="789">

<operation id="9384" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8645" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:20  %sext_ln581_156 = sext i12 %select_ln581_156 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_156"/></StgValue>
</operation>

<operation id="9385" st_id="789" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8649" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:24  %icmp_ln603_156 = icmp ult i12 %select_ln581_156, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_156"/></StgValue>
</operation>

<operation id="9386" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8650" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.0_ifconv:25  %zext_ln586_156 = zext i32 %sext_ln581_156 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_156"/></StgValue>
</operation>

<operation id="9387" st_id="789" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8651" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.0_ifconv:26  %ashr_ln586_156 = ashr i54 %select_ln570_156, %zext_ln586_156

]]></Node>
<StgValue><ssdm name="ashr_ln586_156"/></StgValue>
</operation>

<operation id="9388" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8652" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.0_ifconv:27  %trunc_ln586_156 = trunc i54 %ashr_ln586_156 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_156"/></StgValue>
</operation>

<operation id="9389" st_id="789" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8656" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:31  %shl_ln604_156 = shl i12 %trunc_ln583_156, %select_ln581_156

]]></Node>
<StgValue><ssdm name="shl_ln604_156"/></StgValue>
</operation>

<operation id="9390" st_id="789" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:41  %and_ln585_313 = and i1 %and_ln581_156, %icmp_ln585_156

]]></Node>
<StgValue><ssdm name="and_ln585_313"/></StgValue>
</operation>

<operation id="9391" st_id="789" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8667" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:42  %select_ln585_313 = select i1 %and_ln585_313, i12 %trunc_ln586_156, i12 %select_ln585_312

]]></Node>
<StgValue><ssdm name="select_ln585_313"/></StgValue>
</operation>

<operation id="9392" st_id="789" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:43  %or_ln581_156 = or i1 %or_ln582_156, %icmp_ln581_156

]]></Node>
<StgValue><ssdm name="or_ln581_156"/></StgValue>
</operation>

<operation id="9393" st_id="789" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:44  %xor_ln581_156 = xor i1 %or_ln581_156, true

]]></Node>
<StgValue><ssdm name="xor_ln581_156"/></StgValue>
</operation>

<operation id="9394" st_id="789" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.0_ifconv:45  %and_ln603_156 = and i1 %icmp_ln603_156, %xor_ln581_156

]]></Node>
<StgValue><ssdm name="and_ln603_156"/></StgValue>
</operation>

<operation id="9395" st_id="789" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8671" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.0_ifconv:46  %select_ln603_156 = select i1 %and_ln603_156, i12 %shl_ln604_156, i12 %select_ln585_313

]]></Node>
<StgValue><ssdm name="select_ln603_156"/></StgValue>
</operation>

<operation id="9396" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.6.0_ifconv:47  br i1 %and_ln71_39, label %157, label %._crit_edge.2.6.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9397" st_id="789" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8674" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_6_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67_1, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_2_6_1"/></StgValue>
</operation>

<operation id="9398" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8675" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_650 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_6_1)

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="9399" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8676" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.6.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="790" st_id="790">

<operation id="9400" st_id="790" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8678" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.6.1_ifconv:0  %has_hit_0_2_6_1 = phi i1 [ %tmp_650, %157 ], [ false, %._crit_edge.2.6.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_6_1"/></StgValue>
</operation>

<operation id="9401" st_id="790" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8679" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:1  %zext_ln76_157 = zext i1 %has_hit_0_2_6_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_157"/></StgValue>
</operation>

<operation id="9402" st_id="790" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8680" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.1_ifconv:2  %v_assign_2_6_1 = uitofp i32 %zext_ln76_157 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6_1"/></StgValue>
</operation>
</state>

<state id="791" st_id="791">

<operation id="9403" st_id="791" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8680" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.1_ifconv:2  %v_assign_2_6_1 = uitofp i32 %zext_ln76_157 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6_1"/></StgValue>
</operation>
</state>

<state id="792" st_id="792">

<operation id="9404" st_id="792" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8681" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.1_ifconv:3  %d_assign_2_6_1 = fpext float %v_assign_2_6_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6_1"/></StgValue>
</operation>
</state>

<state id="793" st_id="793">

<operation id="9405" st_id="793" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8681" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.1_ifconv:3  %d_assign_2_6_1 = fpext float %v_assign_2_6_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6_1"/></StgValue>
</operation>

<operation id="9406" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8682" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.1_ifconv:4  %bitcast_ln696_314 = bitcast double %d_assign_2_6_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_314"/></StgValue>
</operation>

<operation id="9407" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8683" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.1_ifconv:5  %trunc_ln557_157 = trunc i64 %bitcast_ln696_314 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_157"/></StgValue>
</operation>

<operation id="9408" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8684" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.1_ifconv:6  %tmp_651 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_314, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="9409" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8685" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.6.1_ifconv:7  %p_Result_2_6_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_314, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_6_1"/></StgValue>
</operation>

<operation id="9410" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8686" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.6.1_ifconv:8  %zext_ln461_157 = zext i11 %p_Result_2_6_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_157"/></StgValue>
</operation>

<operation id="9411" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8687" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.1_ifconv:9  %trunc_ln565_157 = trunc i64 %bitcast_ln696_314 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_157"/></StgValue>
</operation>

<operation id="9412" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8688" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.6.1_ifconv:10  %tmp_314 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_157)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="9413" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8689" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.6.1_ifconv:11  %zext_ln569_157 = zext i53 %tmp_314 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_157"/></StgValue>
</operation>

<operation id="9414" st_id="793" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8690" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.1_ifconv:12  %sub_ln461_157 = sub i54 0, %zext_ln569_157

]]></Node>
<StgValue><ssdm name="sub_ln461_157"/></StgValue>
</operation>

<operation id="9415" st_id="793" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8691" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.6.1_ifconv:13  %select_ln570_157 = select i1 %tmp_651, i54 %sub_ln461_157, i54 %zext_ln569_157

]]></Node>
<StgValue><ssdm name="select_ln570_157"/></StgValue>
</operation>

<operation id="9416" st_id="793" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8692" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.6.1_ifconv:14  %icmp_ln571_157 = icmp eq i63 %trunc_ln557_157, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_157"/></StgValue>
</operation>

<operation id="9417" st_id="793" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:15  %sub_ln575_157 = sub i12 1075, %zext_ln461_157

]]></Node>
<StgValue><ssdm name="sub_ln575_157"/></StgValue>
</operation>

<operation id="9418" st_id="793" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8694" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:16  %icmp_ln581_157 = icmp sgt i12 %sub_ln575_157, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_157"/></StgValue>
</operation>

<operation id="9419" st_id="793" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:17  %add_ln581_157 = add i12 -4, %sub_ln575_157

]]></Node>
<StgValue><ssdm name="add_ln581_157"/></StgValue>
</operation>

<operation id="9420" st_id="793" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8696" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:18  %sub_ln581_157 = sub i12 4, %sub_ln575_157

]]></Node>
<StgValue><ssdm name="sub_ln581_157"/></StgValue>
</operation>

<operation id="9421" st_id="793" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8697" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:19  %select_ln581_157 = select i1 %icmp_ln581_157, i12 %add_ln581_157, i12 %sub_ln581_157

]]></Node>
<StgValue><ssdm name="select_ln581_157"/></StgValue>
</operation>

<operation id="9422" st_id="793" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8699" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:21  %icmp_ln582_157 = icmp eq i12 %sub_ln575_157, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_157"/></StgValue>
</operation>

<operation id="9423" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8700" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.1_ifconv:22  %trunc_ln583_157 = trunc i54 %select_ln570_157 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_157"/></StgValue>
</operation>

<operation id="9424" st_id="793" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8701" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:23  %icmp_ln585_157 = icmp ult i12 %select_ln581_157, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_157"/></StgValue>
</operation>

<operation id="9425" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8706" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.1_ifconv:28  %bitcast_ln696_315 = bitcast float %v_assign_2_6_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_315"/></StgValue>
</operation>

<operation id="9426" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8707" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.1_ifconv:29  %tmp_652 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_315, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="9427" st_id="793" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8708" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:30  %select_ln588_157 = select i1 %tmp_652, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_157"/></StgValue>
</operation>

<operation id="9428" st_id="793" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:32  %xor_ln571_157 = xor i1 %icmp_ln571_157, true

]]></Node>
<StgValue><ssdm name="xor_ln571_157"/></StgValue>
</operation>

<operation id="9429" st_id="793" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:33  %and_ln582_157 = and i1 %icmp_ln582_157, %xor_ln571_157

]]></Node>
<StgValue><ssdm name="and_ln582_157"/></StgValue>
</operation>

<operation id="9430" st_id="793" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8712" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:34  %select_ln582_157 = select i1 %and_ln582_157, i12 %trunc_ln583_157, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_157"/></StgValue>
</operation>

<operation id="9431" st_id="793" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:35  %or_ln582_157 = or i1 %icmp_ln571_157, %icmp_ln582_157

]]></Node>
<StgValue><ssdm name="or_ln582_157"/></StgValue>
</operation>

<operation id="9432" st_id="793" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:36  %xor_ln582_157 = xor i1 %or_ln582_157, true

]]></Node>
<StgValue><ssdm name="xor_ln582_157"/></StgValue>
</operation>

<operation id="9433" st_id="793" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:37  %and_ln581_157 = and i1 %icmp_ln581_157, %xor_ln582_157

]]></Node>
<StgValue><ssdm name="and_ln581_157"/></StgValue>
</operation>

<operation id="9434" st_id="793" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:38  %xor_ln585_157 = xor i1 %icmp_ln585_157, true

]]></Node>
<StgValue><ssdm name="xor_ln585_157"/></StgValue>
</operation>

<operation id="9435" st_id="793" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:39  %and_ln585_314 = and i1 %and_ln581_157, %xor_ln585_157

]]></Node>
<StgValue><ssdm name="and_ln585_314"/></StgValue>
</operation>

<operation id="9436" st_id="793" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8718" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:40  %select_ln585_314 = select i1 %and_ln585_314, i12 %select_ln588_157, i12 %select_ln582_157

]]></Node>
<StgValue><ssdm name="select_ln585_314"/></StgValue>
</operation>
</state>

<state id="794" st_id="794">

<operation id="9437" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8698" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:20  %sext_ln581_157 = sext i12 %select_ln581_157 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_157"/></StgValue>
</operation>

<operation id="9438" st_id="794" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8702" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:24  %icmp_ln603_157 = icmp ult i12 %select_ln581_157, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_157"/></StgValue>
</operation>

<operation id="9439" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8703" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.1_ifconv:25  %zext_ln586_157 = zext i32 %sext_ln581_157 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_157"/></StgValue>
</operation>

<operation id="9440" st_id="794" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8704" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.1_ifconv:26  %ashr_ln586_157 = ashr i54 %select_ln570_157, %zext_ln586_157

]]></Node>
<StgValue><ssdm name="ashr_ln586_157"/></StgValue>
</operation>

<operation id="9441" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8705" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.1_ifconv:27  %trunc_ln586_157 = trunc i54 %ashr_ln586_157 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_157"/></StgValue>
</operation>

<operation id="9442" st_id="794" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8709" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:31  %shl_ln604_157 = shl i12 %trunc_ln583_157, %select_ln581_157

]]></Node>
<StgValue><ssdm name="shl_ln604_157"/></StgValue>
</operation>

<operation id="9443" st_id="794" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:41  %and_ln585_315 = and i1 %and_ln581_157, %icmp_ln585_157

]]></Node>
<StgValue><ssdm name="and_ln585_315"/></StgValue>
</operation>

<operation id="9444" st_id="794" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8720" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:42  %select_ln585_315 = select i1 %and_ln585_315, i12 %trunc_ln586_157, i12 %select_ln585_314

]]></Node>
<StgValue><ssdm name="select_ln585_315"/></StgValue>
</operation>

<operation id="9445" st_id="794" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:43  %or_ln581_157 = or i1 %or_ln582_157, %icmp_ln581_157

]]></Node>
<StgValue><ssdm name="or_ln581_157"/></StgValue>
</operation>

<operation id="9446" st_id="794" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:44  %xor_ln581_157 = xor i1 %or_ln581_157, true

]]></Node>
<StgValue><ssdm name="xor_ln581_157"/></StgValue>
</operation>

<operation id="9447" st_id="794" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.1_ifconv:45  %and_ln603_157 = and i1 %icmp_ln603_157, %xor_ln581_157

]]></Node>
<StgValue><ssdm name="and_ln603_157"/></StgValue>
</operation>

<operation id="9448" st_id="794" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8724" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.1_ifconv:46  %select_ln603_157 = select i1 %and_ln603_157, i12 %shl_ln604_157, i12 %select_ln585_315

]]></Node>
<StgValue><ssdm name="select_ln603_157"/></StgValue>
</operation>

<operation id="9449" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8725" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.6.1_ifconv:47  br i1 %and_ln71_39, label %158, label %._crit_edge.2.6.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9450" st_id="794" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8727" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_6_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67_1, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_2_6_2"/></StgValue>
</operation>

<operation id="9451" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8728" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_653 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_6_2)

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="9452" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8729" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.6.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="795" st_id="795">

<operation id="9453" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8731" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.6.2_ifconv:0  %has_hit_0_2_6_2 = phi i1 [ %tmp_653, %158 ], [ false, %._crit_edge.2.6.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_6_2"/></StgValue>
</operation>

<operation id="9454" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8732" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:1  %zext_ln76_158 = zext i1 %has_hit_0_2_6_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_158"/></StgValue>
</operation>

<operation id="9455" st_id="795" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8733" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.2_ifconv:2  %v_assign_2_6_2 = uitofp i32 %zext_ln76_158 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6_2"/></StgValue>
</operation>
</state>

<state id="796" st_id="796">

<operation id="9456" st_id="796" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8733" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.2_ifconv:2  %v_assign_2_6_2 = uitofp i32 %zext_ln76_158 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6_2"/></StgValue>
</operation>
</state>

<state id="797" st_id="797">

<operation id="9457" st_id="797" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8734" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.2_ifconv:3  %d_assign_2_6_2 = fpext float %v_assign_2_6_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6_2"/></StgValue>
</operation>
</state>

<state id="798" st_id="798">

<operation id="9458" st_id="798" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8734" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.2_ifconv:3  %d_assign_2_6_2 = fpext float %v_assign_2_6_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6_2"/></StgValue>
</operation>

<operation id="9459" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8735" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.2_ifconv:4  %bitcast_ln696_316 = bitcast double %d_assign_2_6_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_316"/></StgValue>
</operation>

<operation id="9460" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8736" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.2_ifconv:5  %trunc_ln557_158 = trunc i64 %bitcast_ln696_316 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_158"/></StgValue>
</operation>

<operation id="9461" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8737" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.2_ifconv:6  %tmp_654 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_316, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="9462" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8738" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.6.2_ifconv:7  %p_Result_2_6_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_316, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_6_2"/></StgValue>
</operation>

<operation id="9463" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8739" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.6.2_ifconv:8  %zext_ln461_158 = zext i11 %p_Result_2_6_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_158"/></StgValue>
</operation>

<operation id="9464" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8740" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.2_ifconv:9  %trunc_ln565_158 = trunc i64 %bitcast_ln696_316 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_158"/></StgValue>
</operation>

<operation id="9465" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8741" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.6.2_ifconv:10  %tmp_316 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_158)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="9466" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8742" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.6.2_ifconv:11  %zext_ln569_158 = zext i53 %tmp_316 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_158"/></StgValue>
</operation>

<operation id="9467" st_id="798" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8743" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.2_ifconv:12  %sub_ln461_158 = sub i54 0, %zext_ln569_158

]]></Node>
<StgValue><ssdm name="sub_ln461_158"/></StgValue>
</operation>

<operation id="9468" st_id="798" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8744" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.6.2_ifconv:13  %select_ln570_158 = select i1 %tmp_654, i54 %sub_ln461_158, i54 %zext_ln569_158

]]></Node>
<StgValue><ssdm name="select_ln570_158"/></StgValue>
</operation>

<operation id="9469" st_id="798" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8745" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.6.2_ifconv:14  %icmp_ln571_158 = icmp eq i63 %trunc_ln557_158, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_158"/></StgValue>
</operation>

<operation id="9470" st_id="798" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8746" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:15  %sub_ln575_158 = sub i12 1075, %zext_ln461_158

]]></Node>
<StgValue><ssdm name="sub_ln575_158"/></StgValue>
</operation>

<operation id="9471" st_id="798" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8747" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:16  %icmp_ln581_158 = icmp sgt i12 %sub_ln575_158, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_158"/></StgValue>
</operation>

<operation id="9472" st_id="798" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8748" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:17  %add_ln581_158 = add i12 -4, %sub_ln575_158

]]></Node>
<StgValue><ssdm name="add_ln581_158"/></StgValue>
</operation>

<operation id="9473" st_id="798" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8749" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:18  %sub_ln581_158 = sub i12 4, %sub_ln575_158

]]></Node>
<StgValue><ssdm name="sub_ln581_158"/></StgValue>
</operation>

<operation id="9474" st_id="798" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8750" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:19  %select_ln581_158 = select i1 %icmp_ln581_158, i12 %add_ln581_158, i12 %sub_ln581_158

]]></Node>
<StgValue><ssdm name="select_ln581_158"/></StgValue>
</operation>

<operation id="9475" st_id="798" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8752" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:21  %icmp_ln582_158 = icmp eq i12 %sub_ln575_158, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_158"/></StgValue>
</operation>

<operation id="9476" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8753" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.2_ifconv:22  %trunc_ln583_158 = trunc i54 %select_ln570_158 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_158"/></StgValue>
</operation>

<operation id="9477" st_id="798" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8754" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:23  %icmp_ln585_158 = icmp ult i12 %select_ln581_158, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_158"/></StgValue>
</operation>

<operation id="9478" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8759" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.2_ifconv:28  %bitcast_ln696_317 = bitcast float %v_assign_2_6_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_317"/></StgValue>
</operation>

<operation id="9479" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.2_ifconv:29  %tmp_655 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_317, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="9480" st_id="798" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8761" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:30  %select_ln588_158 = select i1 %tmp_655, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_158"/></StgValue>
</operation>

<operation id="9481" st_id="798" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:32  %xor_ln571_158 = xor i1 %icmp_ln571_158, true

]]></Node>
<StgValue><ssdm name="xor_ln571_158"/></StgValue>
</operation>

<operation id="9482" st_id="798" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:33  %and_ln582_158 = and i1 %icmp_ln582_158, %xor_ln571_158

]]></Node>
<StgValue><ssdm name="and_ln582_158"/></StgValue>
</operation>

<operation id="9483" st_id="798" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8765" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:34  %select_ln582_158 = select i1 %and_ln582_158, i12 %trunc_ln583_158, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_158"/></StgValue>
</operation>

<operation id="9484" st_id="798" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:35  %or_ln582_158 = or i1 %icmp_ln571_158, %icmp_ln582_158

]]></Node>
<StgValue><ssdm name="or_ln582_158"/></StgValue>
</operation>

<operation id="9485" st_id="798" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:36  %xor_ln582_158 = xor i1 %or_ln582_158, true

]]></Node>
<StgValue><ssdm name="xor_ln582_158"/></StgValue>
</operation>

<operation id="9486" st_id="798" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:37  %and_ln581_158 = and i1 %icmp_ln581_158, %xor_ln582_158

]]></Node>
<StgValue><ssdm name="and_ln581_158"/></StgValue>
</operation>

<operation id="9487" st_id="798" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:38  %xor_ln585_158 = xor i1 %icmp_ln585_158, true

]]></Node>
<StgValue><ssdm name="xor_ln585_158"/></StgValue>
</operation>

<operation id="9488" st_id="798" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:39  %and_ln585_316 = and i1 %and_ln581_158, %xor_ln585_158

]]></Node>
<StgValue><ssdm name="and_ln585_316"/></StgValue>
</operation>

<operation id="9489" st_id="798" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8771" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:40  %select_ln585_316 = select i1 %and_ln585_316, i12 %select_ln588_158, i12 %select_ln582_158

]]></Node>
<StgValue><ssdm name="select_ln585_316"/></StgValue>
</operation>
</state>

<state id="799" st_id="799">

<operation id="9490" st_id="799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8751" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:20  %sext_ln581_158 = sext i12 %select_ln581_158 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_158"/></StgValue>
</operation>

<operation id="9491" st_id="799" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8755" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:24  %icmp_ln603_158 = icmp ult i12 %select_ln581_158, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_158"/></StgValue>
</operation>

<operation id="9492" st_id="799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8756" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.2_ifconv:25  %zext_ln586_158 = zext i32 %sext_ln581_158 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_158"/></StgValue>
</operation>

<operation id="9493" st_id="799" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8757" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.2_ifconv:26  %ashr_ln586_158 = ashr i54 %select_ln570_158, %zext_ln586_158

]]></Node>
<StgValue><ssdm name="ashr_ln586_158"/></StgValue>
</operation>

<operation id="9494" st_id="799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8758" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.2_ifconv:27  %trunc_ln586_158 = trunc i54 %ashr_ln586_158 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_158"/></StgValue>
</operation>

<operation id="9495" st_id="799" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8762" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:31  %shl_ln604_158 = shl i12 %trunc_ln583_158, %select_ln581_158

]]></Node>
<StgValue><ssdm name="shl_ln604_158"/></StgValue>
</operation>

<operation id="9496" st_id="799" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:41  %and_ln585_317 = and i1 %and_ln581_158, %icmp_ln585_158

]]></Node>
<StgValue><ssdm name="and_ln585_317"/></StgValue>
</operation>

<operation id="9497" st_id="799" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8773" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:42  %select_ln585_317 = select i1 %and_ln585_317, i12 %trunc_ln586_158, i12 %select_ln585_316

]]></Node>
<StgValue><ssdm name="select_ln585_317"/></StgValue>
</operation>

<operation id="9498" st_id="799" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:43  %or_ln581_158 = or i1 %or_ln582_158, %icmp_ln581_158

]]></Node>
<StgValue><ssdm name="or_ln581_158"/></StgValue>
</operation>

<operation id="9499" st_id="799" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:44  %xor_ln581_158 = xor i1 %or_ln581_158, true

]]></Node>
<StgValue><ssdm name="xor_ln581_158"/></StgValue>
</operation>

<operation id="9500" st_id="799" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.2_ifconv:45  %and_ln603_158 = and i1 %icmp_ln603_158, %xor_ln581_158

]]></Node>
<StgValue><ssdm name="and_ln603_158"/></StgValue>
</operation>

<operation id="9501" st_id="799" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8777" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.2_ifconv:46  %select_ln603_158 = select i1 %and_ln603_158, i12 %shl_ln604_158, i12 %select_ln585_317

]]></Node>
<StgValue><ssdm name="select_ln603_158"/></StgValue>
</operation>

<operation id="9502" st_id="799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8778" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.6.2_ifconv:47  br i1 %and_ln71_39, label %159, label %._crit_edge.2.6.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9503" st_id="799" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8780" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_6_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67_1, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_2_6_3"/></StgValue>
</operation>

<operation id="9504" st_id="799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8781" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_656 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_6_3)

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="9505" st_id="799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8782" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.6.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="800" st_id="800">

<operation id="9506" st_id="800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8784" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.6.3_ifconv:0  %has_hit_0_2_6_3 = phi i1 [ %tmp_656, %159 ], [ false, %._crit_edge.2.6.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_6_3"/></StgValue>
</operation>

<operation id="9507" st_id="800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8785" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:1  %zext_ln76_159 = zext i1 %has_hit_0_2_6_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_159"/></StgValue>
</operation>

<operation id="9508" st_id="800" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8786" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.3_ifconv:2  %v_assign_2_6_3 = uitofp i32 %zext_ln76_159 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6_3"/></StgValue>
</operation>
</state>

<state id="801" st_id="801">

<operation id="9509" st_id="801" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8786" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.3_ifconv:2  %v_assign_2_6_3 = uitofp i32 %zext_ln76_159 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6_3"/></StgValue>
</operation>
</state>

<state id="802" st_id="802">

<operation id="9510" st_id="802" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8787" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.3_ifconv:3  %d_assign_2_6_3 = fpext float %v_assign_2_6_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6_3"/></StgValue>
</operation>
</state>

<state id="803" st_id="803">

<operation id="9511" st_id="803" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8787" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.3_ifconv:3  %d_assign_2_6_3 = fpext float %v_assign_2_6_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6_3"/></StgValue>
</operation>

<operation id="9512" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8788" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.3_ifconv:4  %bitcast_ln696_318 = bitcast double %d_assign_2_6_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_318"/></StgValue>
</operation>

<operation id="9513" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8789" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.3_ifconv:5  %trunc_ln557_159 = trunc i64 %bitcast_ln696_318 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_159"/></StgValue>
</operation>

<operation id="9514" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8790" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.3_ifconv:6  %tmp_657 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_318, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="9515" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8791" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.6.3_ifconv:7  %p_Result_2_6_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_318, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_6_3"/></StgValue>
</operation>

<operation id="9516" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8792" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.6.3_ifconv:8  %zext_ln461_159 = zext i11 %p_Result_2_6_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_159"/></StgValue>
</operation>

<operation id="9517" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8793" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.3_ifconv:9  %trunc_ln565_159 = trunc i64 %bitcast_ln696_318 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_159"/></StgValue>
</operation>

<operation id="9518" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8794" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.6.3_ifconv:10  %tmp_318 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_159)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="9519" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8795" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.6.3_ifconv:11  %zext_ln569_159 = zext i53 %tmp_318 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_159"/></StgValue>
</operation>

<operation id="9520" st_id="803" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8796" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.3_ifconv:12  %sub_ln461_159 = sub i54 0, %zext_ln569_159

]]></Node>
<StgValue><ssdm name="sub_ln461_159"/></StgValue>
</operation>

<operation id="9521" st_id="803" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8797" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.6.3_ifconv:13  %select_ln570_159 = select i1 %tmp_657, i54 %sub_ln461_159, i54 %zext_ln569_159

]]></Node>
<StgValue><ssdm name="select_ln570_159"/></StgValue>
</operation>

<operation id="9522" st_id="803" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8798" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.6.3_ifconv:14  %icmp_ln571_159 = icmp eq i63 %trunc_ln557_159, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_159"/></StgValue>
</operation>

<operation id="9523" st_id="803" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8799" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:15  %sub_ln575_159 = sub i12 1075, %zext_ln461_159

]]></Node>
<StgValue><ssdm name="sub_ln575_159"/></StgValue>
</operation>

<operation id="9524" st_id="803" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8800" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:16  %icmp_ln581_159 = icmp sgt i12 %sub_ln575_159, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_159"/></StgValue>
</operation>

<operation id="9525" st_id="803" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8801" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:17  %add_ln581_159 = add i12 -4, %sub_ln575_159

]]></Node>
<StgValue><ssdm name="add_ln581_159"/></StgValue>
</operation>

<operation id="9526" st_id="803" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8802" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:18  %sub_ln581_159 = sub i12 4, %sub_ln575_159

]]></Node>
<StgValue><ssdm name="sub_ln581_159"/></StgValue>
</operation>

<operation id="9527" st_id="803" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8803" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:19  %select_ln581_159 = select i1 %icmp_ln581_159, i12 %add_ln581_159, i12 %sub_ln581_159

]]></Node>
<StgValue><ssdm name="select_ln581_159"/></StgValue>
</operation>

<operation id="9528" st_id="803" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8805" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:21  %icmp_ln582_159 = icmp eq i12 %sub_ln575_159, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_159"/></StgValue>
</operation>

<operation id="9529" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8806" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.3_ifconv:22  %trunc_ln583_159 = trunc i54 %select_ln570_159 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_159"/></StgValue>
</operation>

<operation id="9530" st_id="803" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8807" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:23  %icmp_ln585_159 = icmp ult i12 %select_ln581_159, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_159"/></StgValue>
</operation>

<operation id="9531" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8812" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.3_ifconv:28  %bitcast_ln696_319 = bitcast float %v_assign_2_6_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_319"/></StgValue>
</operation>

<operation id="9532" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8813" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.3_ifconv:29  %tmp_658 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_319, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="9533" st_id="803" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8814" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:30  %select_ln588_159 = select i1 %tmp_658, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_159"/></StgValue>
</operation>

<operation id="9534" st_id="803" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:32  %xor_ln571_159 = xor i1 %icmp_ln571_159, true

]]></Node>
<StgValue><ssdm name="xor_ln571_159"/></StgValue>
</operation>

<operation id="9535" st_id="803" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:33  %and_ln582_159 = and i1 %icmp_ln582_159, %xor_ln571_159

]]></Node>
<StgValue><ssdm name="and_ln582_159"/></StgValue>
</operation>

<operation id="9536" st_id="803" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8818" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:34  %select_ln582_159 = select i1 %and_ln582_159, i12 %trunc_ln583_159, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_159"/></StgValue>
</operation>

<operation id="9537" st_id="803" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:35  %or_ln582_159 = or i1 %icmp_ln571_159, %icmp_ln582_159

]]></Node>
<StgValue><ssdm name="or_ln582_159"/></StgValue>
</operation>

<operation id="9538" st_id="803" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:36  %xor_ln582_159 = xor i1 %or_ln582_159, true

]]></Node>
<StgValue><ssdm name="xor_ln582_159"/></StgValue>
</operation>

<operation id="9539" st_id="803" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:37  %and_ln581_159 = and i1 %icmp_ln581_159, %xor_ln582_159

]]></Node>
<StgValue><ssdm name="and_ln581_159"/></StgValue>
</operation>

<operation id="9540" st_id="803" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:38  %xor_ln585_159 = xor i1 %icmp_ln585_159, true

]]></Node>
<StgValue><ssdm name="xor_ln585_159"/></StgValue>
</operation>

<operation id="9541" st_id="803" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:39  %and_ln585_318 = and i1 %and_ln581_159, %xor_ln585_159

]]></Node>
<StgValue><ssdm name="and_ln585_318"/></StgValue>
</operation>

<operation id="9542" st_id="803" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8824" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:40  %select_ln585_318 = select i1 %and_ln585_318, i12 %select_ln588_159, i12 %select_ln582_159

]]></Node>
<StgValue><ssdm name="select_ln585_318"/></StgValue>
</operation>
</state>

<state id="804" st_id="804">

<operation id="9543" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8804" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:20  %sext_ln581_159 = sext i12 %select_ln581_159 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_159"/></StgValue>
</operation>

<operation id="9544" st_id="804" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8808" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:24  %icmp_ln603_159 = icmp ult i12 %select_ln581_159, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_159"/></StgValue>
</operation>

<operation id="9545" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8809" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.3_ifconv:25  %zext_ln586_159 = zext i32 %sext_ln581_159 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_159"/></StgValue>
</operation>

<operation id="9546" st_id="804" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8810" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.3_ifconv:26  %ashr_ln586_159 = ashr i54 %select_ln570_159, %zext_ln586_159

]]></Node>
<StgValue><ssdm name="ashr_ln586_159"/></StgValue>
</operation>

<operation id="9547" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8811" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.3_ifconv:27  %trunc_ln586_159 = trunc i54 %ashr_ln586_159 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_159"/></StgValue>
</operation>

<operation id="9548" st_id="804" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8815" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:31  %shl_ln604_159 = shl i12 %trunc_ln583_159, %select_ln581_159

]]></Node>
<StgValue><ssdm name="shl_ln604_159"/></StgValue>
</operation>

<operation id="9549" st_id="804" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:41  %and_ln585_319 = and i1 %and_ln581_159, %icmp_ln585_159

]]></Node>
<StgValue><ssdm name="and_ln585_319"/></StgValue>
</operation>

<operation id="9550" st_id="804" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8826" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:42  %select_ln585_319 = select i1 %and_ln585_319, i12 %trunc_ln586_159, i12 %select_ln585_318

]]></Node>
<StgValue><ssdm name="select_ln585_319"/></StgValue>
</operation>

<operation id="9551" st_id="804" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:43  %or_ln581_159 = or i1 %or_ln582_159, %icmp_ln581_159

]]></Node>
<StgValue><ssdm name="or_ln581_159"/></StgValue>
</operation>

<operation id="9552" st_id="804" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:44  %xor_ln581_159 = xor i1 %or_ln581_159, true

]]></Node>
<StgValue><ssdm name="xor_ln581_159"/></StgValue>
</operation>

<operation id="9553" st_id="804" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.3_ifconv:45  %and_ln603_159 = and i1 %icmp_ln603_159, %xor_ln581_159

]]></Node>
<StgValue><ssdm name="and_ln603_159"/></StgValue>
</operation>

<operation id="9554" st_id="804" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8830" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.3_ifconv:46  %select_ln603_159 = select i1 %and_ln603_159, i12 %shl_ln604_159, i12 %select_ln585_319

]]></Node>
<StgValue><ssdm name="select_ln603_159"/></StgValue>
</operation>

<operation id="9555" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8831" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.6.3_ifconv:47  br i1 %and_ln71_39, label %160, label %._crit_edge.2.6.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9556" st_id="804" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8833" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_6_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67_1, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_2_6_4"/></StgValue>
</operation>

<operation id="9557" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8834" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_659 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_6_4)

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="9558" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8835" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.6.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="805" st_id="805">

<operation id="9559" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8837" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.6.4_ifconv:0  %has_hit_0_2_6_4 = phi i1 [ %tmp_659, %160 ], [ false, %._crit_edge.2.6.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_6_4"/></StgValue>
</operation>

<operation id="9560" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8838" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:1  %zext_ln76_160 = zext i1 %has_hit_0_2_6_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_160"/></StgValue>
</operation>

<operation id="9561" st_id="805" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8839" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.4_ifconv:2  %v_assign_2_6_4 = uitofp i32 %zext_ln76_160 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6_4"/></StgValue>
</operation>
</state>

<state id="806" st_id="806">

<operation id="9562" st_id="806" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8839" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.4_ifconv:2  %v_assign_2_6_4 = uitofp i32 %zext_ln76_160 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6_4"/></StgValue>
</operation>
</state>

<state id="807" st_id="807">

<operation id="9563" st_id="807" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8840" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.4_ifconv:3  %d_assign_2_6_4 = fpext float %v_assign_2_6_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6_4"/></StgValue>
</operation>
</state>

<state id="808" st_id="808">

<operation id="9564" st_id="808" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8840" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.4_ifconv:3  %d_assign_2_6_4 = fpext float %v_assign_2_6_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6_4"/></StgValue>
</operation>

<operation id="9565" st_id="808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8841" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.4_ifconv:4  %bitcast_ln696_320 = bitcast double %d_assign_2_6_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_320"/></StgValue>
</operation>

<operation id="9566" st_id="808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8842" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.4_ifconv:5  %trunc_ln557_160 = trunc i64 %bitcast_ln696_320 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_160"/></StgValue>
</operation>

<operation id="9567" st_id="808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8843" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.4_ifconv:6  %tmp_660 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_320, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="9568" st_id="808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8844" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.6.4_ifconv:7  %p_Result_2_6_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_320, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_6_4"/></StgValue>
</operation>

<operation id="9569" st_id="808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8845" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.6.4_ifconv:8  %zext_ln461_160 = zext i11 %p_Result_2_6_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_160"/></StgValue>
</operation>

<operation id="9570" st_id="808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8846" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.4_ifconv:9  %trunc_ln565_160 = trunc i64 %bitcast_ln696_320 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_160"/></StgValue>
</operation>

<operation id="9571" st_id="808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8847" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.6.4_ifconv:10  %tmp_320 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_160)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="9572" st_id="808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8848" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.6.4_ifconv:11  %zext_ln569_160 = zext i53 %tmp_320 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_160"/></StgValue>
</operation>

<operation id="9573" st_id="808" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8849" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.4_ifconv:12  %sub_ln461_160 = sub i54 0, %zext_ln569_160

]]></Node>
<StgValue><ssdm name="sub_ln461_160"/></StgValue>
</operation>

<operation id="9574" st_id="808" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8850" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.6.4_ifconv:13  %select_ln570_160 = select i1 %tmp_660, i54 %sub_ln461_160, i54 %zext_ln569_160

]]></Node>
<StgValue><ssdm name="select_ln570_160"/></StgValue>
</operation>

<operation id="9575" st_id="808" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8851" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.6.4_ifconv:14  %icmp_ln571_160 = icmp eq i63 %trunc_ln557_160, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_160"/></StgValue>
</operation>

<operation id="9576" st_id="808" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8852" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:15  %sub_ln575_160 = sub i12 1075, %zext_ln461_160

]]></Node>
<StgValue><ssdm name="sub_ln575_160"/></StgValue>
</operation>

<operation id="9577" st_id="808" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8853" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:16  %icmp_ln581_160 = icmp sgt i12 %sub_ln575_160, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_160"/></StgValue>
</operation>

<operation id="9578" st_id="808" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8854" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:17  %add_ln581_160 = add i12 -4, %sub_ln575_160

]]></Node>
<StgValue><ssdm name="add_ln581_160"/></StgValue>
</operation>

<operation id="9579" st_id="808" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8855" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:18  %sub_ln581_160 = sub i12 4, %sub_ln575_160

]]></Node>
<StgValue><ssdm name="sub_ln581_160"/></StgValue>
</operation>

<operation id="9580" st_id="808" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8856" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:19  %select_ln581_160 = select i1 %icmp_ln581_160, i12 %add_ln581_160, i12 %sub_ln581_160

]]></Node>
<StgValue><ssdm name="select_ln581_160"/></StgValue>
</operation>

<operation id="9581" st_id="808" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8858" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:21  %icmp_ln582_160 = icmp eq i12 %sub_ln575_160, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_160"/></StgValue>
</operation>

<operation id="9582" st_id="808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8859" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.4_ifconv:22  %trunc_ln583_160 = trunc i54 %select_ln570_160 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_160"/></StgValue>
</operation>

<operation id="9583" st_id="808" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8860" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:23  %icmp_ln585_160 = icmp ult i12 %select_ln581_160, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_160"/></StgValue>
</operation>

<operation id="9584" st_id="808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8865" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.4_ifconv:28  %bitcast_ln696_321 = bitcast float %v_assign_2_6_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_321"/></StgValue>
</operation>

<operation id="9585" st_id="808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.4_ifconv:29  %tmp_661 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_321, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="9586" st_id="808" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8867" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:30  %select_ln588_160 = select i1 %tmp_661, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_160"/></StgValue>
</operation>

<operation id="9587" st_id="808" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:32  %xor_ln571_160 = xor i1 %icmp_ln571_160, true

]]></Node>
<StgValue><ssdm name="xor_ln571_160"/></StgValue>
</operation>

<operation id="9588" st_id="808" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:33  %and_ln582_160 = and i1 %icmp_ln582_160, %xor_ln571_160

]]></Node>
<StgValue><ssdm name="and_ln582_160"/></StgValue>
</operation>

<operation id="9589" st_id="808" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8871" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:34  %select_ln582_160 = select i1 %and_ln582_160, i12 %trunc_ln583_160, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_160"/></StgValue>
</operation>

<operation id="9590" st_id="808" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:35  %or_ln582_160 = or i1 %icmp_ln571_160, %icmp_ln582_160

]]></Node>
<StgValue><ssdm name="or_ln582_160"/></StgValue>
</operation>

<operation id="9591" st_id="808" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:36  %xor_ln582_160 = xor i1 %or_ln582_160, true

]]></Node>
<StgValue><ssdm name="xor_ln582_160"/></StgValue>
</operation>

<operation id="9592" st_id="808" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:37  %and_ln581_160 = and i1 %icmp_ln581_160, %xor_ln582_160

]]></Node>
<StgValue><ssdm name="and_ln581_160"/></StgValue>
</operation>

<operation id="9593" st_id="808" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:38  %xor_ln585_160 = xor i1 %icmp_ln585_160, true

]]></Node>
<StgValue><ssdm name="xor_ln585_160"/></StgValue>
</operation>

<operation id="9594" st_id="808" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:39  %and_ln585_320 = and i1 %and_ln581_160, %xor_ln585_160

]]></Node>
<StgValue><ssdm name="and_ln585_320"/></StgValue>
</operation>

<operation id="9595" st_id="808" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8877" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:40  %select_ln585_320 = select i1 %and_ln585_320, i12 %select_ln588_160, i12 %select_ln582_160

]]></Node>
<StgValue><ssdm name="select_ln585_320"/></StgValue>
</operation>
</state>

<state id="809" st_id="809">

<operation id="9596" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8857" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:20  %sext_ln581_160 = sext i12 %select_ln581_160 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_160"/></StgValue>
</operation>

<operation id="9597" st_id="809" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8861" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:24  %icmp_ln603_160 = icmp ult i12 %select_ln581_160, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_160"/></StgValue>
</operation>

<operation id="9598" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8862" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.4_ifconv:25  %zext_ln586_160 = zext i32 %sext_ln581_160 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_160"/></StgValue>
</operation>

<operation id="9599" st_id="809" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8863" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.4_ifconv:26  %ashr_ln586_160 = ashr i54 %select_ln570_160, %zext_ln586_160

]]></Node>
<StgValue><ssdm name="ashr_ln586_160"/></StgValue>
</operation>

<operation id="9600" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8864" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.4_ifconv:27  %trunc_ln586_160 = trunc i54 %ashr_ln586_160 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_160"/></StgValue>
</operation>

<operation id="9601" st_id="809" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8868" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:31  %shl_ln604_160 = shl i12 %trunc_ln583_160, %select_ln581_160

]]></Node>
<StgValue><ssdm name="shl_ln604_160"/></StgValue>
</operation>

<operation id="9602" st_id="809" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:41  %and_ln585_321 = and i1 %and_ln581_160, %icmp_ln585_160

]]></Node>
<StgValue><ssdm name="and_ln585_321"/></StgValue>
</operation>

<operation id="9603" st_id="809" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8879" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:42  %select_ln585_321 = select i1 %and_ln585_321, i12 %trunc_ln586_160, i12 %select_ln585_320

]]></Node>
<StgValue><ssdm name="select_ln585_321"/></StgValue>
</operation>

<operation id="9604" st_id="809" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:43  %or_ln581_160 = or i1 %or_ln582_160, %icmp_ln581_160

]]></Node>
<StgValue><ssdm name="or_ln581_160"/></StgValue>
</operation>

<operation id="9605" st_id="809" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:44  %xor_ln581_160 = xor i1 %or_ln581_160, true

]]></Node>
<StgValue><ssdm name="xor_ln581_160"/></StgValue>
</operation>

<operation id="9606" st_id="809" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.4_ifconv:45  %and_ln603_160 = and i1 %icmp_ln603_160, %xor_ln581_160

]]></Node>
<StgValue><ssdm name="and_ln603_160"/></StgValue>
</operation>

<operation id="9607" st_id="809" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8883" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.4_ifconv:46  %select_ln603_160 = select i1 %and_ln603_160, i12 %shl_ln604_160, i12 %select_ln585_321

]]></Node>
<StgValue><ssdm name="select_ln603_160"/></StgValue>
</operation>

<operation id="9608" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8884" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.6.4_ifconv:47  br i1 %and_ln71_39, label %161, label %._crit_edge.2.6.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9609" st_id="809" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8886" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_6_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67_1, i11 %add_ln68_5)

]]></Node>
<StgValue><ssdm name="index_2_6_5"/></StgValue>
</operation>

<operation id="9610" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8887" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_662 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_6_5)

]]></Node>
<StgValue><ssdm name="tmp_662"/></StgValue>
</operation>

<operation id="9611" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8888" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.6.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="810" st_id="810">

<operation id="9612" st_id="810" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8890" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.6.5_ifconv:0  %has_hit_0_2_6_5 = phi i1 [ %tmp_662, %161 ], [ false, %._crit_edge.2.6.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_6_5"/></StgValue>
</operation>

<operation id="9613" st_id="810" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8891" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:1  %zext_ln76_161 = zext i1 %has_hit_0_2_6_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_161"/></StgValue>
</operation>

<operation id="9614" st_id="810" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8892" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.5_ifconv:2  %v_assign_2_6_5 = uitofp i32 %zext_ln76_161 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6_5"/></StgValue>
</operation>

<operation id="9615" st_id="810" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:47  %and_ln71_40 = and i1 %and_ln71_15, %and_ln71_32

]]></Node>
<StgValue><ssdm name="and_ln71_40"/></StgValue>
</operation>
</state>

<state id="811" st_id="811">

<operation id="9616" st_id="811" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8892" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.5_ifconv:2  %v_assign_2_6_5 = uitofp i32 %zext_ln76_161 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_6_5"/></StgValue>
</operation>
</state>

<state id="812" st_id="812">

<operation id="9617" st_id="812" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8893" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.5_ifconv:3  %d_assign_2_6_5 = fpext float %v_assign_2_6_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6_5"/></StgValue>
</operation>
</state>

<state id="813" st_id="813">

<operation id="9618" st_id="813" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8893" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.5_ifconv:3  %d_assign_2_6_5 = fpext float %v_assign_2_6_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_6_5"/></StgValue>
</operation>

<operation id="9619" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8894" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.5_ifconv:4  %bitcast_ln696_322 = bitcast double %d_assign_2_6_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_322"/></StgValue>
</operation>

<operation id="9620" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8895" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.5_ifconv:5  %trunc_ln557_161 = trunc i64 %bitcast_ln696_322 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_161"/></StgValue>
</operation>

<operation id="9621" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8896" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.5_ifconv:6  %tmp_663 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_322, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="9622" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8897" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.6.5_ifconv:7  %p_Result_2_6_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_322, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_6_5"/></StgValue>
</operation>

<operation id="9623" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8898" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.6.5_ifconv:8  %zext_ln461_161 = zext i11 %p_Result_2_6_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_161"/></StgValue>
</operation>

<operation id="9624" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8899" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.6.5_ifconv:9  %trunc_ln565_161 = trunc i64 %bitcast_ln696_322 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_161"/></StgValue>
</operation>

<operation id="9625" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8900" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.6.5_ifconv:10  %tmp_322 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_161)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="9626" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8901" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.6.5_ifconv:11  %zext_ln569_161 = zext i53 %tmp_322 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_161"/></StgValue>
</operation>

<operation id="9627" st_id="813" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8902" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.5_ifconv:12  %sub_ln461_161 = sub i54 0, %zext_ln569_161

]]></Node>
<StgValue><ssdm name="sub_ln461_161"/></StgValue>
</operation>

<operation id="9628" st_id="813" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8903" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.6.5_ifconv:13  %select_ln570_161 = select i1 %tmp_663, i54 %sub_ln461_161, i54 %zext_ln569_161

]]></Node>
<StgValue><ssdm name="select_ln570_161"/></StgValue>
</operation>

<operation id="9629" st_id="813" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8904" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.6.5_ifconv:14  %icmp_ln571_161 = icmp eq i63 %trunc_ln557_161, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_161"/></StgValue>
</operation>

<operation id="9630" st_id="813" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8905" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:15  %sub_ln575_161 = sub i12 1075, %zext_ln461_161

]]></Node>
<StgValue><ssdm name="sub_ln575_161"/></StgValue>
</operation>

<operation id="9631" st_id="813" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8906" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:16  %icmp_ln581_161 = icmp sgt i12 %sub_ln575_161, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_161"/></StgValue>
</operation>

<operation id="9632" st_id="813" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8907" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:17  %add_ln581_161 = add i12 -4, %sub_ln575_161

]]></Node>
<StgValue><ssdm name="add_ln581_161"/></StgValue>
</operation>

<operation id="9633" st_id="813" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8908" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:18  %sub_ln581_161 = sub i12 4, %sub_ln575_161

]]></Node>
<StgValue><ssdm name="sub_ln581_161"/></StgValue>
</operation>

<operation id="9634" st_id="813" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8909" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:19  %select_ln581_161 = select i1 %icmp_ln581_161, i12 %add_ln581_161, i12 %sub_ln581_161

]]></Node>
<StgValue><ssdm name="select_ln581_161"/></StgValue>
</operation>

<operation id="9635" st_id="813" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8911" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:21  %icmp_ln582_161 = icmp eq i12 %sub_ln575_161, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_161"/></StgValue>
</operation>

<operation id="9636" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8912" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.5_ifconv:22  %trunc_ln583_161 = trunc i54 %select_ln570_161 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_161"/></StgValue>
</operation>

<operation id="9637" st_id="813" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8913" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:23  %icmp_ln585_161 = icmp ult i12 %select_ln581_161, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_161"/></StgValue>
</operation>

<operation id="9638" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8918" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.5_ifconv:28  %bitcast_ln696_323 = bitcast float %v_assign_2_6_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_323"/></StgValue>
</operation>

<operation id="9639" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.6.5_ifconv:29  %tmp_664 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_323, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_664"/></StgValue>
</operation>

<operation id="9640" st_id="813" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8920" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:30  %select_ln588_161 = select i1 %tmp_664, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_161"/></StgValue>
</operation>

<operation id="9641" st_id="813" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:32  %xor_ln571_161 = xor i1 %icmp_ln571_161, true

]]></Node>
<StgValue><ssdm name="xor_ln571_161"/></StgValue>
</operation>

<operation id="9642" st_id="813" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:33  %and_ln582_161 = and i1 %icmp_ln582_161, %xor_ln571_161

]]></Node>
<StgValue><ssdm name="and_ln582_161"/></StgValue>
</operation>

<operation id="9643" st_id="813" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8924" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:34  %select_ln582_161 = select i1 %and_ln582_161, i12 %trunc_ln583_161, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_161"/></StgValue>
</operation>

<operation id="9644" st_id="813" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:35  %or_ln582_161 = or i1 %icmp_ln571_161, %icmp_ln582_161

]]></Node>
<StgValue><ssdm name="or_ln582_161"/></StgValue>
</operation>

<operation id="9645" st_id="813" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:36  %xor_ln582_161 = xor i1 %or_ln582_161, true

]]></Node>
<StgValue><ssdm name="xor_ln582_161"/></StgValue>
</operation>

<operation id="9646" st_id="813" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:37  %and_ln581_161 = and i1 %icmp_ln581_161, %xor_ln582_161

]]></Node>
<StgValue><ssdm name="and_ln581_161"/></StgValue>
</operation>

<operation id="9647" st_id="813" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:38  %xor_ln585_161 = xor i1 %icmp_ln585_161, true

]]></Node>
<StgValue><ssdm name="xor_ln585_161"/></StgValue>
</operation>

<operation id="9648" st_id="813" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:39  %and_ln585_322 = and i1 %and_ln581_161, %xor_ln585_161

]]></Node>
<StgValue><ssdm name="and_ln585_322"/></StgValue>
</operation>

<operation id="9649" st_id="813" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8930" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:40  %select_ln585_322 = select i1 %and_ln585_322, i12 %select_ln588_161, i12 %select_ln582_161

]]></Node>
<StgValue><ssdm name="select_ln585_322"/></StgValue>
</operation>
</state>

<state id="814" st_id="814">

<operation id="9650" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8910" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:20  %sext_ln581_161 = sext i12 %select_ln581_161 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_161"/></StgValue>
</operation>

<operation id="9651" st_id="814" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8914" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:24  %icmp_ln603_161 = icmp ult i12 %select_ln581_161, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_161"/></StgValue>
</operation>

<operation id="9652" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8915" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.6.5_ifconv:25  %zext_ln586_161 = zext i32 %sext_ln581_161 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_161"/></StgValue>
</operation>

<operation id="9653" st_id="814" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8916" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.6.5_ifconv:26  %ashr_ln586_161 = ashr i54 %select_ln570_161, %zext_ln586_161

]]></Node>
<StgValue><ssdm name="ashr_ln586_161"/></StgValue>
</operation>

<operation id="9654" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8917" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.6.5_ifconv:27  %trunc_ln586_161 = trunc i54 %ashr_ln586_161 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_161"/></StgValue>
</operation>

<operation id="9655" st_id="814" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8921" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:31  %shl_ln604_161 = shl i12 %trunc_ln583_161, %select_ln581_161

]]></Node>
<StgValue><ssdm name="shl_ln604_161"/></StgValue>
</operation>

<operation id="9656" st_id="814" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:41  %and_ln585_323 = and i1 %and_ln581_161, %icmp_ln585_161

]]></Node>
<StgValue><ssdm name="and_ln585_323"/></StgValue>
</operation>

<operation id="9657" st_id="814" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8932" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:42  %select_ln585_323 = select i1 %and_ln585_323, i12 %trunc_ln586_161, i12 %select_ln585_322

]]></Node>
<StgValue><ssdm name="select_ln585_323"/></StgValue>
</operation>

<operation id="9658" st_id="814" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:43  %or_ln581_161 = or i1 %or_ln582_161, %icmp_ln581_161

]]></Node>
<StgValue><ssdm name="or_ln581_161"/></StgValue>
</operation>

<operation id="9659" st_id="814" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:44  %xor_ln581_161 = xor i1 %or_ln581_161, true

]]></Node>
<StgValue><ssdm name="xor_ln581_161"/></StgValue>
</operation>

<operation id="9660" st_id="814" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6.5_ifconv:45  %and_ln603_161 = and i1 %icmp_ln603_161, %xor_ln581_161

]]></Node>
<StgValue><ssdm name="and_ln603_161"/></StgValue>
</operation>

<operation id="9661" st_id="814" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8936" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.6.5_ifconv:46  %select_ln603_161 = select i1 %and_ln603_161, i12 %shl_ln604_161, i12 %select_ln585_323

]]></Node>
<StgValue><ssdm name="select_ln603_161"/></StgValue>
</operation>

<operation id="9662" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8938" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.6.5_ifconv:48  br i1 %and_ln71_40, label %162, label %._crit_edge.2.7.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9663" st_id="814" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8940" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_7 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67_1, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_2_7"/></StgValue>
</operation>

<operation id="9664" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8941" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_665 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_7)

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="9665" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8942" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.7.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="815" st_id="815">

<operation id="9666" st_id="815" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8944" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.7.0_ifconv:0  %has_hit_0_2_7_0 = phi i1 [ %tmp_665, %162 ], [ false, %._crit_edge.2.6.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_7_0"/></StgValue>
</operation>

<operation id="9667" st_id="815" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8945" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:1  %zext_ln76_162 = zext i1 %has_hit_0_2_7_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_162"/></StgValue>
</operation>

<operation id="9668" st_id="815" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8946" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.0_ifconv:2  %v_assign_2_7 = uitofp i32 %zext_ln76_162 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7"/></StgValue>
</operation>
</state>

<state id="816" st_id="816">

<operation id="9669" st_id="816" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8946" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.0_ifconv:2  %v_assign_2_7 = uitofp i32 %zext_ln76_162 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7"/></StgValue>
</operation>
</state>

<state id="817" st_id="817">

<operation id="9670" st_id="817" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8947" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.0_ifconv:3  %d_assign_2_7 = fpext float %v_assign_2_7 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7"/></StgValue>
</operation>
</state>

<state id="818" st_id="818">

<operation id="9671" st_id="818" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8947" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.0_ifconv:3  %d_assign_2_7 = fpext float %v_assign_2_7 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7"/></StgValue>
</operation>

<operation id="9672" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8948" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.0_ifconv:4  %bitcast_ln696_324 = bitcast double %d_assign_2_7 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_324"/></StgValue>
</operation>

<operation id="9673" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8949" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.0_ifconv:5  %trunc_ln557_162 = trunc i64 %bitcast_ln696_324 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_162"/></StgValue>
</operation>

<operation id="9674" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8950" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.0_ifconv:6  %tmp_666 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_324, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_666"/></StgValue>
</operation>

<operation id="9675" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8951" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.7.0_ifconv:7  %p_Result_2_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_324, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_7"/></StgValue>
</operation>

<operation id="9676" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8952" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.7.0_ifconv:8  %zext_ln461_162 = zext i11 %p_Result_2_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_162"/></StgValue>
</operation>

<operation id="9677" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8953" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.0_ifconv:9  %trunc_ln565_162 = trunc i64 %bitcast_ln696_324 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_162"/></StgValue>
</operation>

<operation id="9678" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8954" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.7.0_ifconv:10  %tmp_324 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_162)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="9679" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8955" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.7.0_ifconv:11  %zext_ln569_162 = zext i53 %tmp_324 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_162"/></StgValue>
</operation>

<operation id="9680" st_id="818" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8956" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.0_ifconv:12  %sub_ln461_162 = sub i54 0, %zext_ln569_162

]]></Node>
<StgValue><ssdm name="sub_ln461_162"/></StgValue>
</operation>

<operation id="9681" st_id="818" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8957" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.7.0_ifconv:13  %select_ln570_162 = select i1 %tmp_666, i54 %sub_ln461_162, i54 %zext_ln569_162

]]></Node>
<StgValue><ssdm name="select_ln570_162"/></StgValue>
</operation>

<operation id="9682" st_id="818" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8958" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.7.0_ifconv:14  %icmp_ln571_162 = icmp eq i63 %trunc_ln557_162, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_162"/></StgValue>
</operation>

<operation id="9683" st_id="818" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8959" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:15  %sub_ln575_162 = sub i12 1075, %zext_ln461_162

]]></Node>
<StgValue><ssdm name="sub_ln575_162"/></StgValue>
</operation>

<operation id="9684" st_id="818" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8960" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:16  %icmp_ln581_162 = icmp sgt i12 %sub_ln575_162, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_162"/></StgValue>
</operation>

<operation id="9685" st_id="818" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8961" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:17  %add_ln581_162 = add i12 -4, %sub_ln575_162

]]></Node>
<StgValue><ssdm name="add_ln581_162"/></StgValue>
</operation>

<operation id="9686" st_id="818" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8962" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:18  %sub_ln581_162 = sub i12 4, %sub_ln575_162

]]></Node>
<StgValue><ssdm name="sub_ln581_162"/></StgValue>
</operation>

<operation id="9687" st_id="818" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8963" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:19  %select_ln581_162 = select i1 %icmp_ln581_162, i12 %add_ln581_162, i12 %sub_ln581_162

]]></Node>
<StgValue><ssdm name="select_ln581_162"/></StgValue>
</operation>

<operation id="9688" st_id="818" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8965" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:21  %icmp_ln582_162 = icmp eq i12 %sub_ln575_162, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_162"/></StgValue>
</operation>

<operation id="9689" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8966" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.0_ifconv:22  %trunc_ln583_162 = trunc i54 %select_ln570_162 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_162"/></StgValue>
</operation>

<operation id="9690" st_id="818" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8967" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:23  %icmp_ln585_162 = icmp ult i12 %select_ln581_162, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_162"/></StgValue>
</operation>

<operation id="9691" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8972" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.0_ifconv:28  %bitcast_ln696_325 = bitcast float %v_assign_2_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_325"/></StgValue>
</operation>

<operation id="9692" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.0_ifconv:29  %tmp_667 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_325, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_667"/></StgValue>
</operation>

<operation id="9693" st_id="818" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8974" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:30  %select_ln588_162 = select i1 %tmp_667, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_162"/></StgValue>
</operation>

<operation id="9694" st_id="818" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:32  %xor_ln571_162 = xor i1 %icmp_ln571_162, true

]]></Node>
<StgValue><ssdm name="xor_ln571_162"/></StgValue>
</operation>

<operation id="9695" st_id="818" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:33  %and_ln582_162 = and i1 %icmp_ln582_162, %xor_ln571_162

]]></Node>
<StgValue><ssdm name="and_ln582_162"/></StgValue>
</operation>

<operation id="9696" st_id="818" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8978" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:34  %select_ln582_162 = select i1 %and_ln582_162, i12 %trunc_ln583_162, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_162"/></StgValue>
</operation>

<operation id="9697" st_id="818" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:35  %or_ln582_162 = or i1 %icmp_ln571_162, %icmp_ln582_162

]]></Node>
<StgValue><ssdm name="or_ln582_162"/></StgValue>
</operation>

<operation id="9698" st_id="818" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:36  %xor_ln582_162 = xor i1 %or_ln582_162, true

]]></Node>
<StgValue><ssdm name="xor_ln582_162"/></StgValue>
</operation>

<operation id="9699" st_id="818" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:37  %and_ln581_162 = and i1 %icmp_ln581_162, %xor_ln582_162

]]></Node>
<StgValue><ssdm name="and_ln581_162"/></StgValue>
</operation>

<operation id="9700" st_id="818" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:38  %xor_ln585_162 = xor i1 %icmp_ln585_162, true

]]></Node>
<StgValue><ssdm name="xor_ln585_162"/></StgValue>
</operation>

<operation id="9701" st_id="818" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:39  %and_ln585_324 = and i1 %and_ln581_162, %xor_ln585_162

]]></Node>
<StgValue><ssdm name="and_ln585_324"/></StgValue>
</operation>

<operation id="9702" st_id="818" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8984" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:40  %select_ln585_324 = select i1 %and_ln585_324, i12 %select_ln588_162, i12 %select_ln582_162

]]></Node>
<StgValue><ssdm name="select_ln585_324"/></StgValue>
</operation>
</state>

<state id="819" st_id="819">

<operation id="9703" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8964" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:20  %sext_ln581_162 = sext i12 %select_ln581_162 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_162"/></StgValue>
</operation>

<operation id="9704" st_id="819" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8968" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:24  %icmp_ln603_162 = icmp ult i12 %select_ln581_162, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_162"/></StgValue>
</operation>

<operation id="9705" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8969" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.0_ifconv:25  %zext_ln586_162 = zext i32 %sext_ln581_162 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_162"/></StgValue>
</operation>

<operation id="9706" st_id="819" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8970" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.0_ifconv:26  %ashr_ln586_162 = ashr i54 %select_ln570_162, %zext_ln586_162

]]></Node>
<StgValue><ssdm name="ashr_ln586_162"/></StgValue>
</operation>

<operation id="9707" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8971" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.0_ifconv:27  %trunc_ln586_162 = trunc i54 %ashr_ln586_162 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_162"/></StgValue>
</operation>

<operation id="9708" st_id="819" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8975" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:31  %shl_ln604_162 = shl i12 %trunc_ln583_162, %select_ln581_162

]]></Node>
<StgValue><ssdm name="shl_ln604_162"/></StgValue>
</operation>

<operation id="9709" st_id="819" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:41  %and_ln585_325 = and i1 %and_ln581_162, %icmp_ln585_162

]]></Node>
<StgValue><ssdm name="and_ln585_325"/></StgValue>
</operation>

<operation id="9710" st_id="819" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8986" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:42  %select_ln585_325 = select i1 %and_ln585_325, i12 %trunc_ln586_162, i12 %select_ln585_324

]]></Node>
<StgValue><ssdm name="select_ln585_325"/></StgValue>
</operation>

<operation id="9711" st_id="819" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:43  %or_ln581_162 = or i1 %or_ln582_162, %icmp_ln581_162

]]></Node>
<StgValue><ssdm name="or_ln581_162"/></StgValue>
</operation>

<operation id="9712" st_id="819" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:44  %xor_ln581_162 = xor i1 %or_ln581_162, true

]]></Node>
<StgValue><ssdm name="xor_ln581_162"/></StgValue>
</operation>

<operation id="9713" st_id="819" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.0_ifconv:45  %and_ln603_162 = and i1 %icmp_ln603_162, %xor_ln581_162

]]></Node>
<StgValue><ssdm name="and_ln603_162"/></StgValue>
</operation>

<operation id="9714" st_id="819" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8990" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.0_ifconv:46  %select_ln603_162 = select i1 %and_ln603_162, i12 %shl_ln604_162, i12 %select_ln585_325

]]></Node>
<StgValue><ssdm name="select_ln603_162"/></StgValue>
</operation>

<operation id="9715" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8991" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.7.0_ifconv:47  br i1 %and_ln71_40, label %163, label %._crit_edge.2.7.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9716" st_id="819" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8993" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_7_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67_1, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_2_7_1"/></StgValue>
</operation>

<operation id="9717" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8994" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_668 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_7_1)

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>

<operation id="9718" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8995" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.7.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="820" st_id="820">

<operation id="9719" st_id="820" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8997" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.7.1_ifconv:0  %has_hit_0_2_7_1 = phi i1 [ %tmp_668, %163 ], [ false, %._crit_edge.2.7.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_7_1"/></StgValue>
</operation>

<operation id="9720" st_id="820" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8998" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:1  %zext_ln76_163 = zext i1 %has_hit_0_2_7_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_163"/></StgValue>
</operation>

<operation id="9721" st_id="820" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8999" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.1_ifconv:2  %v_assign_2_7_1 = uitofp i32 %zext_ln76_163 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7_1"/></StgValue>
</operation>
</state>

<state id="821" st_id="821">

<operation id="9722" st_id="821" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8999" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.1_ifconv:2  %v_assign_2_7_1 = uitofp i32 %zext_ln76_163 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7_1"/></StgValue>
</operation>
</state>

<state id="822" st_id="822">

<operation id="9723" st_id="822" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9000" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.1_ifconv:3  %d_assign_2_7_1 = fpext float %v_assign_2_7_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7_1"/></StgValue>
</operation>
</state>

<state id="823" st_id="823">

<operation id="9724" st_id="823" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9000" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.1_ifconv:3  %d_assign_2_7_1 = fpext float %v_assign_2_7_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7_1"/></StgValue>
</operation>

<operation id="9725" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9001" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.1_ifconv:4  %bitcast_ln696_326 = bitcast double %d_assign_2_7_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_326"/></StgValue>
</operation>

<operation id="9726" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9002" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.1_ifconv:5  %trunc_ln557_163 = trunc i64 %bitcast_ln696_326 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_163"/></StgValue>
</operation>

<operation id="9727" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9003" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.1_ifconv:6  %tmp_669 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_326, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="9728" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9004" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.7.1_ifconv:7  %p_Result_2_7_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_326, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_7_1"/></StgValue>
</operation>

<operation id="9729" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9005" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.7.1_ifconv:8  %zext_ln461_163 = zext i11 %p_Result_2_7_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_163"/></StgValue>
</operation>

<operation id="9730" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9006" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.1_ifconv:9  %trunc_ln565_163 = trunc i64 %bitcast_ln696_326 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_163"/></StgValue>
</operation>

<operation id="9731" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9007" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.7.1_ifconv:10  %tmp_326 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_163)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="9732" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9008" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.7.1_ifconv:11  %zext_ln569_163 = zext i53 %tmp_326 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_163"/></StgValue>
</operation>

<operation id="9733" st_id="823" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9009" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.1_ifconv:12  %sub_ln461_163 = sub i54 0, %zext_ln569_163

]]></Node>
<StgValue><ssdm name="sub_ln461_163"/></StgValue>
</operation>

<operation id="9734" st_id="823" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9010" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.7.1_ifconv:13  %select_ln570_163 = select i1 %tmp_669, i54 %sub_ln461_163, i54 %zext_ln569_163

]]></Node>
<StgValue><ssdm name="select_ln570_163"/></StgValue>
</operation>

<operation id="9735" st_id="823" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9011" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.7.1_ifconv:14  %icmp_ln571_163 = icmp eq i63 %trunc_ln557_163, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_163"/></StgValue>
</operation>

<operation id="9736" st_id="823" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9012" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:15  %sub_ln575_163 = sub i12 1075, %zext_ln461_163

]]></Node>
<StgValue><ssdm name="sub_ln575_163"/></StgValue>
</operation>

<operation id="9737" st_id="823" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9013" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:16  %icmp_ln581_163 = icmp sgt i12 %sub_ln575_163, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_163"/></StgValue>
</operation>

<operation id="9738" st_id="823" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9014" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:17  %add_ln581_163 = add i12 -4, %sub_ln575_163

]]></Node>
<StgValue><ssdm name="add_ln581_163"/></StgValue>
</operation>

<operation id="9739" st_id="823" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9015" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:18  %sub_ln581_163 = sub i12 4, %sub_ln575_163

]]></Node>
<StgValue><ssdm name="sub_ln581_163"/></StgValue>
</operation>

<operation id="9740" st_id="823" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9016" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:19  %select_ln581_163 = select i1 %icmp_ln581_163, i12 %add_ln581_163, i12 %sub_ln581_163

]]></Node>
<StgValue><ssdm name="select_ln581_163"/></StgValue>
</operation>

<operation id="9741" st_id="823" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9018" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:21  %icmp_ln582_163 = icmp eq i12 %sub_ln575_163, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_163"/></StgValue>
</operation>

<operation id="9742" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9019" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.1_ifconv:22  %trunc_ln583_163 = trunc i54 %select_ln570_163 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_163"/></StgValue>
</operation>

<operation id="9743" st_id="823" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9020" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:23  %icmp_ln585_163 = icmp ult i12 %select_ln581_163, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_163"/></StgValue>
</operation>

<operation id="9744" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9025" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.1_ifconv:28  %bitcast_ln696_327 = bitcast float %v_assign_2_7_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_327"/></StgValue>
</operation>

<operation id="9745" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.1_ifconv:29  %tmp_670 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_327, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="9746" st_id="823" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9027" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:30  %select_ln588_163 = select i1 %tmp_670, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_163"/></StgValue>
</operation>

<operation id="9747" st_id="823" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:32  %xor_ln571_163 = xor i1 %icmp_ln571_163, true

]]></Node>
<StgValue><ssdm name="xor_ln571_163"/></StgValue>
</operation>

<operation id="9748" st_id="823" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:33  %and_ln582_163 = and i1 %icmp_ln582_163, %xor_ln571_163

]]></Node>
<StgValue><ssdm name="and_ln582_163"/></StgValue>
</operation>

<operation id="9749" st_id="823" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9031" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:34  %select_ln582_163 = select i1 %and_ln582_163, i12 %trunc_ln583_163, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_163"/></StgValue>
</operation>

<operation id="9750" st_id="823" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:35  %or_ln582_163 = or i1 %icmp_ln571_163, %icmp_ln582_163

]]></Node>
<StgValue><ssdm name="or_ln582_163"/></StgValue>
</operation>

<operation id="9751" st_id="823" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:36  %xor_ln582_163 = xor i1 %or_ln582_163, true

]]></Node>
<StgValue><ssdm name="xor_ln582_163"/></StgValue>
</operation>

<operation id="9752" st_id="823" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:37  %and_ln581_163 = and i1 %icmp_ln581_163, %xor_ln582_163

]]></Node>
<StgValue><ssdm name="and_ln581_163"/></StgValue>
</operation>

<operation id="9753" st_id="823" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:38  %xor_ln585_163 = xor i1 %icmp_ln585_163, true

]]></Node>
<StgValue><ssdm name="xor_ln585_163"/></StgValue>
</operation>

<operation id="9754" st_id="823" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:39  %and_ln585_326 = and i1 %and_ln581_163, %xor_ln585_163

]]></Node>
<StgValue><ssdm name="and_ln585_326"/></StgValue>
</operation>

<operation id="9755" st_id="823" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9037" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:40  %select_ln585_326 = select i1 %and_ln585_326, i12 %select_ln588_163, i12 %select_ln582_163

]]></Node>
<StgValue><ssdm name="select_ln585_326"/></StgValue>
</operation>
</state>

<state id="824" st_id="824">

<operation id="9756" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9017" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:20  %sext_ln581_163 = sext i12 %select_ln581_163 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_163"/></StgValue>
</operation>

<operation id="9757" st_id="824" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9021" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:24  %icmp_ln603_163 = icmp ult i12 %select_ln581_163, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_163"/></StgValue>
</operation>

<operation id="9758" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9022" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.1_ifconv:25  %zext_ln586_163 = zext i32 %sext_ln581_163 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_163"/></StgValue>
</operation>

<operation id="9759" st_id="824" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9023" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.1_ifconv:26  %ashr_ln586_163 = ashr i54 %select_ln570_163, %zext_ln586_163

]]></Node>
<StgValue><ssdm name="ashr_ln586_163"/></StgValue>
</operation>

<operation id="9760" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9024" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.1_ifconv:27  %trunc_ln586_163 = trunc i54 %ashr_ln586_163 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_163"/></StgValue>
</operation>

<operation id="9761" st_id="824" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9028" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:31  %shl_ln604_163 = shl i12 %trunc_ln583_163, %select_ln581_163

]]></Node>
<StgValue><ssdm name="shl_ln604_163"/></StgValue>
</operation>

<operation id="9762" st_id="824" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:41  %and_ln585_327 = and i1 %and_ln581_163, %icmp_ln585_163

]]></Node>
<StgValue><ssdm name="and_ln585_327"/></StgValue>
</operation>

<operation id="9763" st_id="824" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9039" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:42  %select_ln585_327 = select i1 %and_ln585_327, i12 %trunc_ln586_163, i12 %select_ln585_326

]]></Node>
<StgValue><ssdm name="select_ln585_327"/></StgValue>
</operation>

<operation id="9764" st_id="824" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:43  %or_ln581_163 = or i1 %or_ln582_163, %icmp_ln581_163

]]></Node>
<StgValue><ssdm name="or_ln581_163"/></StgValue>
</operation>

<operation id="9765" st_id="824" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:44  %xor_ln581_163 = xor i1 %or_ln581_163, true

]]></Node>
<StgValue><ssdm name="xor_ln581_163"/></StgValue>
</operation>

<operation id="9766" st_id="824" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.1_ifconv:45  %and_ln603_163 = and i1 %icmp_ln603_163, %xor_ln581_163

]]></Node>
<StgValue><ssdm name="and_ln603_163"/></StgValue>
</operation>

<operation id="9767" st_id="824" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9043" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.1_ifconv:46  %select_ln603_163 = select i1 %and_ln603_163, i12 %shl_ln604_163, i12 %select_ln585_327

]]></Node>
<StgValue><ssdm name="select_ln603_163"/></StgValue>
</operation>

<operation id="9768" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9044" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.7.1_ifconv:47  br i1 %and_ln71_40, label %164, label %._crit_edge.2.7.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9769" st_id="824" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9046" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_7_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67_1, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_2_7_2"/></StgValue>
</operation>

<operation id="9770" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9047" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_671 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_7_2)

]]></Node>
<StgValue><ssdm name="tmp_671"/></StgValue>
</operation>

<operation id="9771" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9048" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.7.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="825" st_id="825">

<operation id="9772" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9050" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.7.2_ifconv:0  %has_hit_0_2_7_2 = phi i1 [ %tmp_671, %164 ], [ false, %._crit_edge.2.7.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_7_2"/></StgValue>
</operation>

<operation id="9773" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9051" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:1  %zext_ln76_164 = zext i1 %has_hit_0_2_7_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_164"/></StgValue>
</operation>

<operation id="9774" st_id="825" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9052" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.2_ifconv:2  %v_assign_2_7_2 = uitofp i32 %zext_ln76_164 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7_2"/></StgValue>
</operation>
</state>

<state id="826" st_id="826">

<operation id="9775" st_id="826" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9052" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.2_ifconv:2  %v_assign_2_7_2 = uitofp i32 %zext_ln76_164 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7_2"/></StgValue>
</operation>
</state>

<state id="827" st_id="827">

<operation id="9776" st_id="827" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9053" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.2_ifconv:3  %d_assign_2_7_2 = fpext float %v_assign_2_7_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7_2"/></StgValue>
</operation>
</state>

<state id="828" st_id="828">

<operation id="9777" st_id="828" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9053" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.2_ifconv:3  %d_assign_2_7_2 = fpext float %v_assign_2_7_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7_2"/></StgValue>
</operation>

<operation id="9778" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9054" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.2_ifconv:4  %bitcast_ln696_328 = bitcast double %d_assign_2_7_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_328"/></StgValue>
</operation>

<operation id="9779" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9055" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.2_ifconv:5  %trunc_ln557_164 = trunc i64 %bitcast_ln696_328 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_164"/></StgValue>
</operation>

<operation id="9780" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9056" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.2_ifconv:6  %tmp_672 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_328, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="9781" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9057" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.7.2_ifconv:7  %p_Result_2_7_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_328, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_7_2"/></StgValue>
</operation>

<operation id="9782" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9058" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.7.2_ifconv:8  %zext_ln461_164 = zext i11 %p_Result_2_7_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_164"/></StgValue>
</operation>

<operation id="9783" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9059" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.2_ifconv:9  %trunc_ln565_164 = trunc i64 %bitcast_ln696_328 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_164"/></StgValue>
</operation>

<operation id="9784" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9060" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.7.2_ifconv:10  %tmp_328 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_164)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="9785" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9061" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.7.2_ifconv:11  %zext_ln569_164 = zext i53 %tmp_328 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_164"/></StgValue>
</operation>

<operation id="9786" st_id="828" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9062" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.2_ifconv:12  %sub_ln461_164 = sub i54 0, %zext_ln569_164

]]></Node>
<StgValue><ssdm name="sub_ln461_164"/></StgValue>
</operation>

<operation id="9787" st_id="828" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9063" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.7.2_ifconv:13  %select_ln570_164 = select i1 %tmp_672, i54 %sub_ln461_164, i54 %zext_ln569_164

]]></Node>
<StgValue><ssdm name="select_ln570_164"/></StgValue>
</operation>

<operation id="9788" st_id="828" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9064" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.7.2_ifconv:14  %icmp_ln571_164 = icmp eq i63 %trunc_ln557_164, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_164"/></StgValue>
</operation>

<operation id="9789" st_id="828" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9065" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:15  %sub_ln575_164 = sub i12 1075, %zext_ln461_164

]]></Node>
<StgValue><ssdm name="sub_ln575_164"/></StgValue>
</operation>

<operation id="9790" st_id="828" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9066" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:16  %icmp_ln581_164 = icmp sgt i12 %sub_ln575_164, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_164"/></StgValue>
</operation>

<operation id="9791" st_id="828" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9067" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:17  %add_ln581_164 = add i12 -4, %sub_ln575_164

]]></Node>
<StgValue><ssdm name="add_ln581_164"/></StgValue>
</operation>

<operation id="9792" st_id="828" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9068" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:18  %sub_ln581_164 = sub i12 4, %sub_ln575_164

]]></Node>
<StgValue><ssdm name="sub_ln581_164"/></StgValue>
</operation>

<operation id="9793" st_id="828" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9069" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:19  %select_ln581_164 = select i1 %icmp_ln581_164, i12 %add_ln581_164, i12 %sub_ln581_164

]]></Node>
<StgValue><ssdm name="select_ln581_164"/></StgValue>
</operation>

<operation id="9794" st_id="828" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9071" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:21  %icmp_ln582_164 = icmp eq i12 %sub_ln575_164, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_164"/></StgValue>
</operation>

<operation id="9795" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9072" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.2_ifconv:22  %trunc_ln583_164 = trunc i54 %select_ln570_164 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_164"/></StgValue>
</operation>

<operation id="9796" st_id="828" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9073" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:23  %icmp_ln585_164 = icmp ult i12 %select_ln581_164, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_164"/></StgValue>
</operation>

<operation id="9797" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9078" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.2_ifconv:28  %bitcast_ln696_329 = bitcast float %v_assign_2_7_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_329"/></StgValue>
</operation>

<operation id="9798" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.2_ifconv:29  %tmp_673 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_329, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_673"/></StgValue>
</operation>

<operation id="9799" st_id="828" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9080" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:30  %select_ln588_164 = select i1 %tmp_673, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_164"/></StgValue>
</operation>

<operation id="9800" st_id="828" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:32  %xor_ln571_164 = xor i1 %icmp_ln571_164, true

]]></Node>
<StgValue><ssdm name="xor_ln571_164"/></StgValue>
</operation>

<operation id="9801" st_id="828" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:33  %and_ln582_164 = and i1 %icmp_ln582_164, %xor_ln571_164

]]></Node>
<StgValue><ssdm name="and_ln582_164"/></StgValue>
</operation>

<operation id="9802" st_id="828" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9084" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:34  %select_ln582_164 = select i1 %and_ln582_164, i12 %trunc_ln583_164, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_164"/></StgValue>
</operation>

<operation id="9803" st_id="828" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:35  %or_ln582_164 = or i1 %icmp_ln571_164, %icmp_ln582_164

]]></Node>
<StgValue><ssdm name="or_ln582_164"/></StgValue>
</operation>

<operation id="9804" st_id="828" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:36  %xor_ln582_164 = xor i1 %or_ln582_164, true

]]></Node>
<StgValue><ssdm name="xor_ln582_164"/></StgValue>
</operation>

<operation id="9805" st_id="828" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:37  %and_ln581_164 = and i1 %icmp_ln581_164, %xor_ln582_164

]]></Node>
<StgValue><ssdm name="and_ln581_164"/></StgValue>
</operation>

<operation id="9806" st_id="828" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:38  %xor_ln585_164 = xor i1 %icmp_ln585_164, true

]]></Node>
<StgValue><ssdm name="xor_ln585_164"/></StgValue>
</operation>

<operation id="9807" st_id="828" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:39  %and_ln585_328 = and i1 %and_ln581_164, %xor_ln585_164

]]></Node>
<StgValue><ssdm name="and_ln585_328"/></StgValue>
</operation>

<operation id="9808" st_id="828" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9090" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:40  %select_ln585_328 = select i1 %and_ln585_328, i12 %select_ln588_164, i12 %select_ln582_164

]]></Node>
<StgValue><ssdm name="select_ln585_328"/></StgValue>
</operation>
</state>

<state id="829" st_id="829">

<operation id="9809" st_id="829" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9070" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:20  %sext_ln581_164 = sext i12 %select_ln581_164 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_164"/></StgValue>
</operation>

<operation id="9810" st_id="829" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9074" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:24  %icmp_ln603_164 = icmp ult i12 %select_ln581_164, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_164"/></StgValue>
</operation>

<operation id="9811" st_id="829" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9075" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.2_ifconv:25  %zext_ln586_164 = zext i32 %sext_ln581_164 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_164"/></StgValue>
</operation>

<operation id="9812" st_id="829" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9076" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.2_ifconv:26  %ashr_ln586_164 = ashr i54 %select_ln570_164, %zext_ln586_164

]]></Node>
<StgValue><ssdm name="ashr_ln586_164"/></StgValue>
</operation>

<operation id="9813" st_id="829" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9077" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.2_ifconv:27  %trunc_ln586_164 = trunc i54 %ashr_ln586_164 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_164"/></StgValue>
</operation>

<operation id="9814" st_id="829" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9081" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:31  %shl_ln604_164 = shl i12 %trunc_ln583_164, %select_ln581_164

]]></Node>
<StgValue><ssdm name="shl_ln604_164"/></StgValue>
</operation>

<operation id="9815" st_id="829" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:41  %and_ln585_329 = and i1 %and_ln581_164, %icmp_ln585_164

]]></Node>
<StgValue><ssdm name="and_ln585_329"/></StgValue>
</operation>

<operation id="9816" st_id="829" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9092" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:42  %select_ln585_329 = select i1 %and_ln585_329, i12 %trunc_ln586_164, i12 %select_ln585_328

]]></Node>
<StgValue><ssdm name="select_ln585_329"/></StgValue>
</operation>

<operation id="9817" st_id="829" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:43  %or_ln581_164 = or i1 %or_ln582_164, %icmp_ln581_164

]]></Node>
<StgValue><ssdm name="or_ln581_164"/></StgValue>
</operation>

<operation id="9818" st_id="829" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:44  %xor_ln581_164 = xor i1 %or_ln581_164, true

]]></Node>
<StgValue><ssdm name="xor_ln581_164"/></StgValue>
</operation>

<operation id="9819" st_id="829" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.2_ifconv:45  %and_ln603_164 = and i1 %icmp_ln603_164, %xor_ln581_164

]]></Node>
<StgValue><ssdm name="and_ln603_164"/></StgValue>
</operation>

<operation id="9820" st_id="829" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9096" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.2_ifconv:46  %select_ln603_164 = select i1 %and_ln603_164, i12 %shl_ln604_164, i12 %select_ln585_329

]]></Node>
<StgValue><ssdm name="select_ln603_164"/></StgValue>
</operation>

<operation id="9821" st_id="829" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9097" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.7.2_ifconv:47  br i1 %and_ln71_40, label %165, label %._crit_edge.2.7.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9822" st_id="829" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9099" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_7_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67_1, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_2_7_3"/></StgValue>
</operation>

<operation id="9823" st_id="829" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9100" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_674 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_7_3)

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="9824" st_id="829" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9101" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.7.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="830" st_id="830">

<operation id="9825" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9103" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.7.3_ifconv:0  %has_hit_0_2_7_3 = phi i1 [ %tmp_674, %165 ], [ false, %._crit_edge.2.7.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_7_3"/></StgValue>
</operation>

<operation id="9826" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9104" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:1  %zext_ln76_165 = zext i1 %has_hit_0_2_7_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_165"/></StgValue>
</operation>

<operation id="9827" st_id="830" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9105" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.3_ifconv:2  %v_assign_2_7_3 = uitofp i32 %zext_ln76_165 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7_3"/></StgValue>
</operation>
</state>

<state id="831" st_id="831">

<operation id="9828" st_id="831" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9105" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.3_ifconv:2  %v_assign_2_7_3 = uitofp i32 %zext_ln76_165 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7_3"/></StgValue>
</operation>
</state>

<state id="832" st_id="832">

<operation id="9829" st_id="832" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9106" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.3_ifconv:3  %d_assign_2_7_3 = fpext float %v_assign_2_7_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7_3"/></StgValue>
</operation>
</state>

<state id="833" st_id="833">

<operation id="9830" st_id="833" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9106" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.3_ifconv:3  %d_assign_2_7_3 = fpext float %v_assign_2_7_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7_3"/></StgValue>
</operation>

<operation id="9831" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9107" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.3_ifconv:4  %bitcast_ln696_330 = bitcast double %d_assign_2_7_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_330"/></StgValue>
</operation>

<operation id="9832" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9108" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.3_ifconv:5  %trunc_ln557_165 = trunc i64 %bitcast_ln696_330 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_165"/></StgValue>
</operation>

<operation id="9833" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.3_ifconv:6  %tmp_675 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_330, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>

<operation id="9834" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9110" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.7.3_ifconv:7  %p_Result_2_7_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_330, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_7_3"/></StgValue>
</operation>

<operation id="9835" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9111" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.7.3_ifconv:8  %zext_ln461_165 = zext i11 %p_Result_2_7_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_165"/></StgValue>
</operation>

<operation id="9836" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9112" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.3_ifconv:9  %trunc_ln565_165 = trunc i64 %bitcast_ln696_330 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_165"/></StgValue>
</operation>

<operation id="9837" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9113" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.7.3_ifconv:10  %tmp_330 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_165)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="9838" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9114" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.7.3_ifconv:11  %zext_ln569_165 = zext i53 %tmp_330 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_165"/></StgValue>
</operation>

<operation id="9839" st_id="833" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9115" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.3_ifconv:12  %sub_ln461_165 = sub i54 0, %zext_ln569_165

]]></Node>
<StgValue><ssdm name="sub_ln461_165"/></StgValue>
</operation>

<operation id="9840" st_id="833" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9116" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.7.3_ifconv:13  %select_ln570_165 = select i1 %tmp_675, i54 %sub_ln461_165, i54 %zext_ln569_165

]]></Node>
<StgValue><ssdm name="select_ln570_165"/></StgValue>
</operation>

<operation id="9841" st_id="833" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9117" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.7.3_ifconv:14  %icmp_ln571_165 = icmp eq i63 %trunc_ln557_165, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_165"/></StgValue>
</operation>

<operation id="9842" st_id="833" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:15  %sub_ln575_165 = sub i12 1075, %zext_ln461_165

]]></Node>
<StgValue><ssdm name="sub_ln575_165"/></StgValue>
</operation>

<operation id="9843" st_id="833" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9119" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:16  %icmp_ln581_165 = icmp sgt i12 %sub_ln575_165, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_165"/></StgValue>
</operation>

<operation id="9844" st_id="833" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:17  %add_ln581_165 = add i12 -4, %sub_ln575_165

]]></Node>
<StgValue><ssdm name="add_ln581_165"/></StgValue>
</operation>

<operation id="9845" st_id="833" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:18  %sub_ln581_165 = sub i12 4, %sub_ln575_165

]]></Node>
<StgValue><ssdm name="sub_ln581_165"/></StgValue>
</operation>

<operation id="9846" st_id="833" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9122" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:19  %select_ln581_165 = select i1 %icmp_ln581_165, i12 %add_ln581_165, i12 %sub_ln581_165

]]></Node>
<StgValue><ssdm name="select_ln581_165"/></StgValue>
</operation>

<operation id="9847" st_id="833" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9124" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:21  %icmp_ln582_165 = icmp eq i12 %sub_ln575_165, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_165"/></StgValue>
</operation>

<operation id="9848" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9125" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.3_ifconv:22  %trunc_ln583_165 = trunc i54 %select_ln570_165 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_165"/></StgValue>
</operation>

<operation id="9849" st_id="833" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9126" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:23  %icmp_ln585_165 = icmp ult i12 %select_ln581_165, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_165"/></StgValue>
</operation>

<operation id="9850" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9131" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.3_ifconv:28  %bitcast_ln696_331 = bitcast float %v_assign_2_7_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_331"/></StgValue>
</operation>

<operation id="9851" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.3_ifconv:29  %tmp_676 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_331, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="9852" st_id="833" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9133" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:30  %select_ln588_165 = select i1 %tmp_676, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_165"/></StgValue>
</operation>

<operation id="9853" st_id="833" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:32  %xor_ln571_165 = xor i1 %icmp_ln571_165, true

]]></Node>
<StgValue><ssdm name="xor_ln571_165"/></StgValue>
</operation>

<operation id="9854" st_id="833" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:33  %and_ln582_165 = and i1 %icmp_ln582_165, %xor_ln571_165

]]></Node>
<StgValue><ssdm name="and_ln582_165"/></StgValue>
</operation>

<operation id="9855" st_id="833" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9137" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:34  %select_ln582_165 = select i1 %and_ln582_165, i12 %trunc_ln583_165, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_165"/></StgValue>
</operation>

<operation id="9856" st_id="833" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:35  %or_ln582_165 = or i1 %icmp_ln571_165, %icmp_ln582_165

]]></Node>
<StgValue><ssdm name="or_ln582_165"/></StgValue>
</operation>

<operation id="9857" st_id="833" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:36  %xor_ln582_165 = xor i1 %or_ln582_165, true

]]></Node>
<StgValue><ssdm name="xor_ln582_165"/></StgValue>
</operation>

<operation id="9858" st_id="833" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:37  %and_ln581_165 = and i1 %icmp_ln581_165, %xor_ln582_165

]]></Node>
<StgValue><ssdm name="and_ln581_165"/></StgValue>
</operation>

<operation id="9859" st_id="833" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:38  %xor_ln585_165 = xor i1 %icmp_ln585_165, true

]]></Node>
<StgValue><ssdm name="xor_ln585_165"/></StgValue>
</operation>

<operation id="9860" st_id="833" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:39  %and_ln585_330 = and i1 %and_ln581_165, %xor_ln585_165

]]></Node>
<StgValue><ssdm name="and_ln585_330"/></StgValue>
</operation>

<operation id="9861" st_id="833" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9143" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:40  %select_ln585_330 = select i1 %and_ln585_330, i12 %select_ln588_165, i12 %select_ln582_165

]]></Node>
<StgValue><ssdm name="select_ln585_330"/></StgValue>
</operation>
</state>

<state id="834" st_id="834">

<operation id="9862" st_id="834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9123" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:20  %sext_ln581_165 = sext i12 %select_ln581_165 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_165"/></StgValue>
</operation>

<operation id="9863" st_id="834" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9127" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:24  %icmp_ln603_165 = icmp ult i12 %select_ln581_165, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_165"/></StgValue>
</operation>

<operation id="9864" st_id="834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9128" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.3_ifconv:25  %zext_ln586_165 = zext i32 %sext_ln581_165 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_165"/></StgValue>
</operation>

<operation id="9865" st_id="834" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9129" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.3_ifconv:26  %ashr_ln586_165 = ashr i54 %select_ln570_165, %zext_ln586_165

]]></Node>
<StgValue><ssdm name="ashr_ln586_165"/></StgValue>
</operation>

<operation id="9866" st_id="834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9130" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.3_ifconv:27  %trunc_ln586_165 = trunc i54 %ashr_ln586_165 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_165"/></StgValue>
</operation>

<operation id="9867" st_id="834" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:31  %shl_ln604_165 = shl i12 %trunc_ln583_165, %select_ln581_165

]]></Node>
<StgValue><ssdm name="shl_ln604_165"/></StgValue>
</operation>

<operation id="9868" st_id="834" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:41  %and_ln585_331 = and i1 %and_ln581_165, %icmp_ln585_165

]]></Node>
<StgValue><ssdm name="and_ln585_331"/></StgValue>
</operation>

<operation id="9869" st_id="834" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9145" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:42  %select_ln585_331 = select i1 %and_ln585_331, i12 %trunc_ln586_165, i12 %select_ln585_330

]]></Node>
<StgValue><ssdm name="select_ln585_331"/></StgValue>
</operation>

<operation id="9870" st_id="834" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:43  %or_ln581_165 = or i1 %or_ln582_165, %icmp_ln581_165

]]></Node>
<StgValue><ssdm name="or_ln581_165"/></StgValue>
</operation>

<operation id="9871" st_id="834" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:44  %xor_ln581_165 = xor i1 %or_ln581_165, true

]]></Node>
<StgValue><ssdm name="xor_ln581_165"/></StgValue>
</operation>

<operation id="9872" st_id="834" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.3_ifconv:45  %and_ln603_165 = and i1 %icmp_ln603_165, %xor_ln581_165

]]></Node>
<StgValue><ssdm name="and_ln603_165"/></StgValue>
</operation>

<operation id="9873" st_id="834" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9149" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.3_ifconv:46  %select_ln603_165 = select i1 %and_ln603_165, i12 %shl_ln604_165, i12 %select_ln585_331

]]></Node>
<StgValue><ssdm name="select_ln603_165"/></StgValue>
</operation>

<operation id="9874" st_id="834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.7.3_ifconv:47  br i1 %and_ln71_40, label %166, label %._crit_edge.2.7.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9875" st_id="834" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9152" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_7_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67_1, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_2_7_4"/></StgValue>
</operation>

<operation id="9876" st_id="834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9153" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_677 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_7_4)

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>

<operation id="9877" st_id="834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9154" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.7.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="835" st_id="835">

<operation id="9878" st_id="835" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9156" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.7.4_ifconv:0  %has_hit_0_2_7_4 = phi i1 [ %tmp_677, %166 ], [ false, %._crit_edge.2.7.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_7_4"/></StgValue>
</operation>

<operation id="9879" st_id="835" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9157" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:1  %zext_ln76_166 = zext i1 %has_hit_0_2_7_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_166"/></StgValue>
</operation>

<operation id="9880" st_id="835" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9158" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.4_ifconv:2  %v_assign_2_7_4 = uitofp i32 %zext_ln76_166 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7_4"/></StgValue>
</operation>
</state>

<state id="836" st_id="836">

<operation id="9881" st_id="836" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9158" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.4_ifconv:2  %v_assign_2_7_4 = uitofp i32 %zext_ln76_166 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7_4"/></StgValue>
</operation>
</state>

<state id="837" st_id="837">

<operation id="9882" st_id="837" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9159" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.4_ifconv:3  %d_assign_2_7_4 = fpext float %v_assign_2_7_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7_4"/></StgValue>
</operation>
</state>

<state id="838" st_id="838">

<operation id="9883" st_id="838" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9159" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.4_ifconv:3  %d_assign_2_7_4 = fpext float %v_assign_2_7_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7_4"/></StgValue>
</operation>

<operation id="9884" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9160" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.4_ifconv:4  %bitcast_ln696_332 = bitcast double %d_assign_2_7_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_332"/></StgValue>
</operation>

<operation id="9885" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9161" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.4_ifconv:5  %trunc_ln557_166 = trunc i64 %bitcast_ln696_332 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_166"/></StgValue>
</operation>

<operation id="9886" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.4_ifconv:6  %tmp_678 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_332, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_678"/></StgValue>
</operation>

<operation id="9887" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9163" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.7.4_ifconv:7  %p_Result_2_7_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_332, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_7_4"/></StgValue>
</operation>

<operation id="9888" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9164" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.7.4_ifconv:8  %zext_ln461_166 = zext i11 %p_Result_2_7_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_166"/></StgValue>
</operation>

<operation id="9889" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9165" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.4_ifconv:9  %trunc_ln565_166 = trunc i64 %bitcast_ln696_332 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_166"/></StgValue>
</operation>

<operation id="9890" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9166" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.7.4_ifconv:10  %tmp_332 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_166)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="9891" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9167" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.7.4_ifconv:11  %zext_ln569_166 = zext i53 %tmp_332 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_166"/></StgValue>
</operation>

<operation id="9892" st_id="838" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9168" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.4_ifconv:12  %sub_ln461_166 = sub i54 0, %zext_ln569_166

]]></Node>
<StgValue><ssdm name="sub_ln461_166"/></StgValue>
</operation>

<operation id="9893" st_id="838" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9169" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.7.4_ifconv:13  %select_ln570_166 = select i1 %tmp_678, i54 %sub_ln461_166, i54 %zext_ln569_166

]]></Node>
<StgValue><ssdm name="select_ln570_166"/></StgValue>
</operation>

<operation id="9894" st_id="838" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9170" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.7.4_ifconv:14  %icmp_ln571_166 = icmp eq i63 %trunc_ln557_166, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_166"/></StgValue>
</operation>

<operation id="9895" st_id="838" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9171" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:15  %sub_ln575_166 = sub i12 1075, %zext_ln461_166

]]></Node>
<StgValue><ssdm name="sub_ln575_166"/></StgValue>
</operation>

<operation id="9896" st_id="838" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9172" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:16  %icmp_ln581_166 = icmp sgt i12 %sub_ln575_166, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_166"/></StgValue>
</operation>

<operation id="9897" st_id="838" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:17  %add_ln581_166 = add i12 -4, %sub_ln575_166

]]></Node>
<StgValue><ssdm name="add_ln581_166"/></StgValue>
</operation>

<operation id="9898" st_id="838" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:18  %sub_ln581_166 = sub i12 4, %sub_ln575_166

]]></Node>
<StgValue><ssdm name="sub_ln581_166"/></StgValue>
</operation>

<operation id="9899" st_id="838" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9175" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:19  %select_ln581_166 = select i1 %icmp_ln581_166, i12 %add_ln581_166, i12 %sub_ln581_166

]]></Node>
<StgValue><ssdm name="select_ln581_166"/></StgValue>
</operation>

<operation id="9900" st_id="838" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9177" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:21  %icmp_ln582_166 = icmp eq i12 %sub_ln575_166, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_166"/></StgValue>
</operation>

<operation id="9901" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9178" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.4_ifconv:22  %trunc_ln583_166 = trunc i54 %select_ln570_166 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_166"/></StgValue>
</operation>

<operation id="9902" st_id="838" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9179" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:23  %icmp_ln585_166 = icmp ult i12 %select_ln581_166, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_166"/></StgValue>
</operation>

<operation id="9903" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9184" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.4_ifconv:28  %bitcast_ln696_333 = bitcast float %v_assign_2_7_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_333"/></StgValue>
</operation>

<operation id="9904" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.4_ifconv:29  %tmp_679 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_333, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="9905" st_id="838" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9186" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:30  %select_ln588_166 = select i1 %tmp_679, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_166"/></StgValue>
</operation>

<operation id="9906" st_id="838" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:32  %xor_ln571_166 = xor i1 %icmp_ln571_166, true

]]></Node>
<StgValue><ssdm name="xor_ln571_166"/></StgValue>
</operation>

<operation id="9907" st_id="838" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:33  %and_ln582_166 = and i1 %icmp_ln582_166, %xor_ln571_166

]]></Node>
<StgValue><ssdm name="and_ln582_166"/></StgValue>
</operation>

<operation id="9908" st_id="838" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9190" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:34  %select_ln582_166 = select i1 %and_ln582_166, i12 %trunc_ln583_166, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_166"/></StgValue>
</operation>

<operation id="9909" st_id="838" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:35  %or_ln582_166 = or i1 %icmp_ln571_166, %icmp_ln582_166

]]></Node>
<StgValue><ssdm name="or_ln582_166"/></StgValue>
</operation>

<operation id="9910" st_id="838" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:36  %xor_ln582_166 = xor i1 %or_ln582_166, true

]]></Node>
<StgValue><ssdm name="xor_ln582_166"/></StgValue>
</operation>

<operation id="9911" st_id="838" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:37  %and_ln581_166 = and i1 %icmp_ln581_166, %xor_ln582_166

]]></Node>
<StgValue><ssdm name="and_ln581_166"/></StgValue>
</operation>

<operation id="9912" st_id="838" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:38  %xor_ln585_166 = xor i1 %icmp_ln585_166, true

]]></Node>
<StgValue><ssdm name="xor_ln585_166"/></StgValue>
</operation>

<operation id="9913" st_id="838" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:39  %and_ln585_332 = and i1 %and_ln581_166, %xor_ln585_166

]]></Node>
<StgValue><ssdm name="and_ln585_332"/></StgValue>
</operation>

<operation id="9914" st_id="838" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9196" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:40  %select_ln585_332 = select i1 %and_ln585_332, i12 %select_ln588_166, i12 %select_ln582_166

]]></Node>
<StgValue><ssdm name="select_ln585_332"/></StgValue>
</operation>
</state>

<state id="839" st_id="839">

<operation id="9915" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9176" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:20  %sext_ln581_166 = sext i12 %select_ln581_166 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_166"/></StgValue>
</operation>

<operation id="9916" st_id="839" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9180" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:24  %icmp_ln603_166 = icmp ult i12 %select_ln581_166, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_166"/></StgValue>
</operation>

<operation id="9917" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9181" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.4_ifconv:25  %zext_ln586_166 = zext i32 %sext_ln581_166 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_166"/></StgValue>
</operation>

<operation id="9918" st_id="839" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9182" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.4_ifconv:26  %ashr_ln586_166 = ashr i54 %select_ln570_166, %zext_ln586_166

]]></Node>
<StgValue><ssdm name="ashr_ln586_166"/></StgValue>
</operation>

<operation id="9919" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9183" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.4_ifconv:27  %trunc_ln586_166 = trunc i54 %ashr_ln586_166 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_166"/></StgValue>
</operation>

<operation id="9920" st_id="839" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:31  %shl_ln604_166 = shl i12 %trunc_ln583_166, %select_ln581_166

]]></Node>
<StgValue><ssdm name="shl_ln604_166"/></StgValue>
</operation>

<operation id="9921" st_id="839" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:41  %and_ln585_333 = and i1 %and_ln581_166, %icmp_ln585_166

]]></Node>
<StgValue><ssdm name="and_ln585_333"/></StgValue>
</operation>

<operation id="9922" st_id="839" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9198" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:42  %select_ln585_333 = select i1 %and_ln585_333, i12 %trunc_ln586_166, i12 %select_ln585_332

]]></Node>
<StgValue><ssdm name="select_ln585_333"/></StgValue>
</operation>

<operation id="9923" st_id="839" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:43  %or_ln581_166 = or i1 %or_ln582_166, %icmp_ln581_166

]]></Node>
<StgValue><ssdm name="or_ln581_166"/></StgValue>
</operation>

<operation id="9924" st_id="839" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:44  %xor_ln581_166 = xor i1 %or_ln581_166, true

]]></Node>
<StgValue><ssdm name="xor_ln581_166"/></StgValue>
</operation>

<operation id="9925" st_id="839" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.4_ifconv:45  %and_ln603_166 = and i1 %icmp_ln603_166, %xor_ln581_166

]]></Node>
<StgValue><ssdm name="and_ln603_166"/></StgValue>
</operation>

<operation id="9926" st_id="839" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9202" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.4_ifconv:46  %select_ln603_166 = select i1 %and_ln603_166, i12 %shl_ln604_166, i12 %select_ln585_333

]]></Node>
<StgValue><ssdm name="select_ln603_166"/></StgValue>
</operation>

<operation id="9927" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.7.4_ifconv:47  br i1 %and_ln71_40, label %167, label %._crit_edge.2.7.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9928" st_id="839" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9205" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_7_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67_1, i11 %add_ln68_6)

]]></Node>
<StgValue><ssdm name="index_2_7_5"/></StgValue>
</operation>

<operation id="9929" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9206" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_680 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_7_5)

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="9930" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9207" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.7.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="840" st_id="840">

<operation id="9931" st_id="840" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9209" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.7.5_ifconv:0  %has_hit_0_2_7_5 = phi i1 [ %tmp_680, %167 ], [ false, %._crit_edge.2.7.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_7_5"/></StgValue>
</operation>

<operation id="9932" st_id="840" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9210" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:1  %zext_ln76_167 = zext i1 %has_hit_0_2_7_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_167"/></StgValue>
</operation>

<operation id="9933" st_id="840" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9211" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.5_ifconv:2  %v_assign_2_7_5 = uitofp i32 %zext_ln76_167 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7_5"/></StgValue>
</operation>
</state>

<state id="841" st_id="841">

<operation id="9934" st_id="841" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9211" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.5_ifconv:2  %v_assign_2_7_5 = uitofp i32 %zext_ln76_167 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_7_5"/></StgValue>
</operation>
</state>

<state id="842" st_id="842">

<operation id="9935" st_id="842" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9212" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.5_ifconv:3  %d_assign_2_7_5 = fpext float %v_assign_2_7_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7_5"/></StgValue>
</operation>
</state>

<state id="843" st_id="843">

<operation id="9936" st_id="843" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9212" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.5_ifconv:3  %d_assign_2_7_5 = fpext float %v_assign_2_7_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_7_5"/></StgValue>
</operation>

<operation id="9937" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9213" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.5_ifconv:4  %bitcast_ln696_334 = bitcast double %d_assign_2_7_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_334"/></StgValue>
</operation>

<operation id="9938" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9214" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.5_ifconv:5  %trunc_ln557_167 = trunc i64 %bitcast_ln696_334 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_167"/></StgValue>
</operation>

<operation id="9939" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9215" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.5_ifconv:6  %tmp_681 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_334, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="9940" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9216" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.7.5_ifconv:7  %p_Result_2_7_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_334, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_7_5"/></StgValue>
</operation>

<operation id="9941" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9217" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.7.5_ifconv:8  %zext_ln461_167 = zext i11 %p_Result_2_7_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_167"/></StgValue>
</operation>

<operation id="9942" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9218" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.7.5_ifconv:9  %trunc_ln565_167 = trunc i64 %bitcast_ln696_334 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_167"/></StgValue>
</operation>

<operation id="9943" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9219" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.7.5_ifconv:10  %tmp_334 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_167)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="9944" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9220" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.7.5_ifconv:11  %zext_ln569_167 = zext i53 %tmp_334 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_167"/></StgValue>
</operation>

<operation id="9945" st_id="843" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9221" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.5_ifconv:12  %sub_ln461_167 = sub i54 0, %zext_ln569_167

]]></Node>
<StgValue><ssdm name="sub_ln461_167"/></StgValue>
</operation>

<operation id="9946" st_id="843" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9222" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.7.5_ifconv:13  %select_ln570_167 = select i1 %tmp_681, i54 %sub_ln461_167, i54 %zext_ln569_167

]]></Node>
<StgValue><ssdm name="select_ln570_167"/></StgValue>
</operation>

<operation id="9947" st_id="843" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9223" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.7.5_ifconv:14  %icmp_ln571_167 = icmp eq i63 %trunc_ln557_167, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_167"/></StgValue>
</operation>

<operation id="9948" st_id="843" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:15  %sub_ln575_167 = sub i12 1075, %zext_ln461_167

]]></Node>
<StgValue><ssdm name="sub_ln575_167"/></StgValue>
</operation>

<operation id="9949" st_id="843" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9225" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:16  %icmp_ln581_167 = icmp sgt i12 %sub_ln575_167, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_167"/></StgValue>
</operation>

<operation id="9950" st_id="843" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:17  %add_ln581_167 = add i12 -4, %sub_ln575_167

]]></Node>
<StgValue><ssdm name="add_ln581_167"/></StgValue>
</operation>

<operation id="9951" st_id="843" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:18  %sub_ln581_167 = sub i12 4, %sub_ln575_167

]]></Node>
<StgValue><ssdm name="sub_ln581_167"/></StgValue>
</operation>

<operation id="9952" st_id="843" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9228" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:19  %select_ln581_167 = select i1 %icmp_ln581_167, i12 %add_ln581_167, i12 %sub_ln581_167

]]></Node>
<StgValue><ssdm name="select_ln581_167"/></StgValue>
</operation>

<operation id="9953" st_id="843" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9230" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:21  %icmp_ln582_167 = icmp eq i12 %sub_ln575_167, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_167"/></StgValue>
</operation>

<operation id="9954" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9231" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.5_ifconv:22  %trunc_ln583_167 = trunc i54 %select_ln570_167 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_167"/></StgValue>
</operation>

<operation id="9955" st_id="843" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9232" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:23  %icmp_ln585_167 = icmp ult i12 %select_ln581_167, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_167"/></StgValue>
</operation>

<operation id="9956" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9237" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.5_ifconv:28  %bitcast_ln696_335 = bitcast float %v_assign_2_7_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_335"/></StgValue>
</operation>

<operation id="9957" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.7.5_ifconv:29  %tmp_682 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_335, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="9958" st_id="843" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9239" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:30  %select_ln588_167 = select i1 %tmp_682, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_167"/></StgValue>
</operation>

<operation id="9959" st_id="843" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:32  %xor_ln571_167 = xor i1 %icmp_ln571_167, true

]]></Node>
<StgValue><ssdm name="xor_ln571_167"/></StgValue>
</operation>

<operation id="9960" st_id="843" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:33  %and_ln582_167 = and i1 %icmp_ln582_167, %xor_ln571_167

]]></Node>
<StgValue><ssdm name="and_ln582_167"/></StgValue>
</operation>

<operation id="9961" st_id="843" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9243" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:34  %select_ln582_167 = select i1 %and_ln582_167, i12 %trunc_ln583_167, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_167"/></StgValue>
</operation>

<operation id="9962" st_id="843" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:35  %or_ln582_167 = or i1 %icmp_ln571_167, %icmp_ln582_167

]]></Node>
<StgValue><ssdm name="or_ln582_167"/></StgValue>
</operation>

<operation id="9963" st_id="843" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:36  %xor_ln582_167 = xor i1 %or_ln582_167, true

]]></Node>
<StgValue><ssdm name="xor_ln582_167"/></StgValue>
</operation>

<operation id="9964" st_id="843" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:37  %and_ln581_167 = and i1 %icmp_ln581_167, %xor_ln582_167

]]></Node>
<StgValue><ssdm name="and_ln581_167"/></StgValue>
</operation>

<operation id="9965" st_id="843" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:38  %xor_ln585_167 = xor i1 %icmp_ln585_167, true

]]></Node>
<StgValue><ssdm name="xor_ln585_167"/></StgValue>
</operation>

<operation id="9966" st_id="843" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:39  %and_ln585_334 = and i1 %and_ln581_167, %xor_ln585_167

]]></Node>
<StgValue><ssdm name="and_ln585_334"/></StgValue>
</operation>

<operation id="9967" st_id="843" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9249" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:40  %select_ln585_334 = select i1 %and_ln585_334, i12 %select_ln588_167, i12 %select_ln582_167

]]></Node>
<StgValue><ssdm name="select_ln585_334"/></StgValue>
</operation>
</state>

<state id="844" st_id="844">

<operation id="9968" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9229" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:20  %sext_ln581_167 = sext i12 %select_ln581_167 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_167"/></StgValue>
</operation>

<operation id="9969" st_id="844" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9233" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:24  %icmp_ln603_167 = icmp ult i12 %select_ln581_167, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_167"/></StgValue>
</operation>

<operation id="9970" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9234" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.7.5_ifconv:25  %zext_ln586_167 = zext i32 %sext_ln581_167 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_167"/></StgValue>
</operation>

<operation id="9971" st_id="844" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9235" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.7.5_ifconv:26  %ashr_ln586_167 = ashr i54 %select_ln570_167, %zext_ln586_167

]]></Node>
<StgValue><ssdm name="ashr_ln586_167"/></StgValue>
</operation>

<operation id="9972" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9236" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.7.5_ifconv:27  %trunc_ln586_167 = trunc i54 %ashr_ln586_167 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_167"/></StgValue>
</operation>

<operation id="9973" st_id="844" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:31  %shl_ln604_167 = shl i12 %trunc_ln583_167, %select_ln581_167

]]></Node>
<StgValue><ssdm name="shl_ln604_167"/></StgValue>
</operation>

<operation id="9974" st_id="844" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:41  %and_ln585_335 = and i1 %and_ln581_167, %icmp_ln585_167

]]></Node>
<StgValue><ssdm name="and_ln585_335"/></StgValue>
</operation>

<operation id="9975" st_id="844" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9251" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:42  %select_ln585_335 = select i1 %and_ln585_335, i12 %trunc_ln586_167, i12 %select_ln585_334

]]></Node>
<StgValue><ssdm name="select_ln585_335"/></StgValue>
</operation>

<operation id="9976" st_id="844" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:43  %or_ln581_167 = or i1 %or_ln582_167, %icmp_ln581_167

]]></Node>
<StgValue><ssdm name="or_ln581_167"/></StgValue>
</operation>

<operation id="9977" st_id="844" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:44  %xor_ln581_167 = xor i1 %or_ln581_167, true

]]></Node>
<StgValue><ssdm name="xor_ln581_167"/></StgValue>
</operation>

<operation id="9978" st_id="844" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:45  %and_ln603_167 = and i1 %icmp_ln603_167, %xor_ln581_167

]]></Node>
<StgValue><ssdm name="and_ln603_167"/></StgValue>
</operation>

<operation id="9979" st_id="844" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9255" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.7.5_ifconv:46  %select_ln603_167 = select i1 %and_ln603_167, i12 %shl_ln604_167, i12 %select_ln585_335

]]></Node>
<StgValue><ssdm name="select_ln603_167"/></StgValue>
</operation>

<operation id="9980" st_id="844" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7.5_ifconv:47  %and_ln71_41 = and i1 %and_ln71_17, %and_ln71_32

]]></Node>
<StgValue><ssdm name="and_ln71_41"/></StgValue>
</operation>

<operation id="9981" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.7.5_ifconv:48  br i1 %and_ln71_41, label %168, label %._crit_edge.2.8.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="9982" st_id="844" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9259" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_8 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67_1, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_2_8"/></StgValue>
</operation>

<operation id="9983" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9260" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_683 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_8)

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="9984" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9261" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.8.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="845" st_id="845">

<operation id="9985" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9263" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.8.0_ifconv:0  %has_hit_0_2_8_0 = phi i1 [ %tmp_683, %168 ], [ false, %._crit_edge.2.7.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_8_0"/></StgValue>
</operation>

<operation id="9986" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9264" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:1  %zext_ln76_168 = zext i1 %has_hit_0_2_8_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_168"/></StgValue>
</operation>

<operation id="9987" st_id="845" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9265" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.0_ifconv:2  %v_assign_2_8 = uitofp i32 %zext_ln76_168 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8"/></StgValue>
</operation>
</state>

<state id="846" st_id="846">

<operation id="9988" st_id="846" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9265" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.0_ifconv:2  %v_assign_2_8 = uitofp i32 %zext_ln76_168 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8"/></StgValue>
</operation>
</state>

<state id="847" st_id="847">

<operation id="9989" st_id="847" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9266" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.0_ifconv:3  %d_assign_2_8 = fpext float %v_assign_2_8 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8"/></StgValue>
</operation>
</state>

<state id="848" st_id="848">

<operation id="9990" st_id="848" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9266" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.0_ifconv:3  %d_assign_2_8 = fpext float %v_assign_2_8 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8"/></StgValue>
</operation>

<operation id="9991" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9267" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.0_ifconv:4  %bitcast_ln696_336 = bitcast double %d_assign_2_8 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_336"/></StgValue>
</operation>

<operation id="9992" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9268" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.0_ifconv:5  %trunc_ln557_168 = trunc i64 %bitcast_ln696_336 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_168"/></StgValue>
</operation>

<operation id="9993" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9269" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.0_ifconv:6  %tmp_684 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_336, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>

<operation id="9994" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9270" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.8.0_ifconv:7  %p_Result_2_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_336, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_8"/></StgValue>
</operation>

<operation id="9995" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9271" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.8.0_ifconv:8  %zext_ln461_168 = zext i11 %p_Result_2_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_168"/></StgValue>
</operation>

<operation id="9996" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9272" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.0_ifconv:9  %trunc_ln565_168 = trunc i64 %bitcast_ln696_336 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_168"/></StgValue>
</operation>

<operation id="9997" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9273" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.8.0_ifconv:10  %tmp_336 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_168)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="9998" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9274" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.8.0_ifconv:11  %zext_ln569_168 = zext i53 %tmp_336 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_168"/></StgValue>
</operation>

<operation id="9999" st_id="848" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9275" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.0_ifconv:12  %sub_ln461_168 = sub i54 0, %zext_ln569_168

]]></Node>
<StgValue><ssdm name="sub_ln461_168"/></StgValue>
</operation>

<operation id="10000" st_id="848" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9276" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.8.0_ifconv:13  %select_ln570_168 = select i1 %tmp_684, i54 %sub_ln461_168, i54 %zext_ln569_168

]]></Node>
<StgValue><ssdm name="select_ln570_168"/></StgValue>
</operation>

<operation id="10001" st_id="848" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9277" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.8.0_ifconv:14  %icmp_ln571_168 = icmp eq i63 %trunc_ln557_168, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_168"/></StgValue>
</operation>

<operation id="10002" st_id="848" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9278" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:15  %sub_ln575_168 = sub i12 1075, %zext_ln461_168

]]></Node>
<StgValue><ssdm name="sub_ln575_168"/></StgValue>
</operation>

<operation id="10003" st_id="848" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9279" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:16  %icmp_ln581_168 = icmp sgt i12 %sub_ln575_168, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_168"/></StgValue>
</operation>

<operation id="10004" st_id="848" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:17  %add_ln581_168 = add i12 -4, %sub_ln575_168

]]></Node>
<StgValue><ssdm name="add_ln581_168"/></StgValue>
</operation>

<operation id="10005" st_id="848" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9281" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:18  %sub_ln581_168 = sub i12 4, %sub_ln575_168

]]></Node>
<StgValue><ssdm name="sub_ln581_168"/></StgValue>
</operation>

<operation id="10006" st_id="848" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9282" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:19  %select_ln581_168 = select i1 %icmp_ln581_168, i12 %add_ln581_168, i12 %sub_ln581_168

]]></Node>
<StgValue><ssdm name="select_ln581_168"/></StgValue>
</operation>

<operation id="10007" st_id="848" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9284" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:21  %icmp_ln582_168 = icmp eq i12 %sub_ln575_168, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_168"/></StgValue>
</operation>

<operation id="10008" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9285" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.0_ifconv:22  %trunc_ln583_168 = trunc i54 %select_ln570_168 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_168"/></StgValue>
</operation>

<operation id="10009" st_id="848" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9286" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:23  %icmp_ln585_168 = icmp ult i12 %select_ln581_168, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_168"/></StgValue>
</operation>

<operation id="10010" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9291" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.0_ifconv:28  %bitcast_ln696_337 = bitcast float %v_assign_2_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_337"/></StgValue>
</operation>

<operation id="10011" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.0_ifconv:29  %tmp_685 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_337, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="10012" st_id="848" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9293" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:30  %select_ln588_168 = select i1 %tmp_685, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_168"/></StgValue>
</operation>

<operation id="10013" st_id="848" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:32  %xor_ln571_168 = xor i1 %icmp_ln571_168, true

]]></Node>
<StgValue><ssdm name="xor_ln571_168"/></StgValue>
</operation>

<operation id="10014" st_id="848" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:33  %and_ln582_168 = and i1 %icmp_ln582_168, %xor_ln571_168

]]></Node>
<StgValue><ssdm name="and_ln582_168"/></StgValue>
</operation>

<operation id="10015" st_id="848" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9297" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:34  %select_ln582_168 = select i1 %and_ln582_168, i12 %trunc_ln583_168, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_168"/></StgValue>
</operation>

<operation id="10016" st_id="848" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:35  %or_ln582_168 = or i1 %icmp_ln571_168, %icmp_ln582_168

]]></Node>
<StgValue><ssdm name="or_ln582_168"/></StgValue>
</operation>

<operation id="10017" st_id="848" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:36  %xor_ln582_168 = xor i1 %or_ln582_168, true

]]></Node>
<StgValue><ssdm name="xor_ln582_168"/></StgValue>
</operation>

<operation id="10018" st_id="848" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:37  %and_ln581_168 = and i1 %icmp_ln581_168, %xor_ln582_168

]]></Node>
<StgValue><ssdm name="and_ln581_168"/></StgValue>
</operation>

<operation id="10019" st_id="848" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:38  %xor_ln585_168 = xor i1 %icmp_ln585_168, true

]]></Node>
<StgValue><ssdm name="xor_ln585_168"/></StgValue>
</operation>

<operation id="10020" st_id="848" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:39  %and_ln585_336 = and i1 %and_ln581_168, %xor_ln585_168

]]></Node>
<StgValue><ssdm name="and_ln585_336"/></StgValue>
</operation>

<operation id="10021" st_id="848" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9303" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:40  %select_ln585_336 = select i1 %and_ln585_336, i12 %select_ln588_168, i12 %select_ln582_168

]]></Node>
<StgValue><ssdm name="select_ln585_336"/></StgValue>
</operation>
</state>

<state id="849" st_id="849">

<operation id="10022" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9283" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:20  %sext_ln581_168 = sext i12 %select_ln581_168 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_168"/></StgValue>
</operation>

<operation id="10023" st_id="849" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9287" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:24  %icmp_ln603_168 = icmp ult i12 %select_ln581_168, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_168"/></StgValue>
</operation>

<operation id="10024" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9288" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.0_ifconv:25  %zext_ln586_168 = zext i32 %sext_ln581_168 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_168"/></StgValue>
</operation>

<operation id="10025" st_id="849" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9289" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.0_ifconv:26  %ashr_ln586_168 = ashr i54 %select_ln570_168, %zext_ln586_168

]]></Node>
<StgValue><ssdm name="ashr_ln586_168"/></StgValue>
</operation>

<operation id="10026" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9290" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.0_ifconv:27  %trunc_ln586_168 = trunc i54 %ashr_ln586_168 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_168"/></StgValue>
</operation>

<operation id="10027" st_id="849" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:31  %shl_ln604_168 = shl i12 %trunc_ln583_168, %select_ln581_168

]]></Node>
<StgValue><ssdm name="shl_ln604_168"/></StgValue>
</operation>

<operation id="10028" st_id="849" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:41  %and_ln585_337 = and i1 %and_ln581_168, %icmp_ln585_168

]]></Node>
<StgValue><ssdm name="and_ln585_337"/></StgValue>
</operation>

<operation id="10029" st_id="849" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9305" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:42  %select_ln585_337 = select i1 %and_ln585_337, i12 %trunc_ln586_168, i12 %select_ln585_336

]]></Node>
<StgValue><ssdm name="select_ln585_337"/></StgValue>
</operation>

<operation id="10030" st_id="849" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:43  %or_ln581_168 = or i1 %or_ln582_168, %icmp_ln581_168

]]></Node>
<StgValue><ssdm name="or_ln581_168"/></StgValue>
</operation>

<operation id="10031" st_id="849" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:44  %xor_ln581_168 = xor i1 %or_ln581_168, true

]]></Node>
<StgValue><ssdm name="xor_ln581_168"/></StgValue>
</operation>

<operation id="10032" st_id="849" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.0_ifconv:45  %and_ln603_168 = and i1 %icmp_ln603_168, %xor_ln581_168

]]></Node>
<StgValue><ssdm name="and_ln603_168"/></StgValue>
</operation>

<operation id="10033" st_id="849" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9309" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.0_ifconv:46  %select_ln603_168 = select i1 %and_ln603_168, i12 %shl_ln604_168, i12 %select_ln585_337

]]></Node>
<StgValue><ssdm name="select_ln603_168"/></StgValue>
</operation>

<operation id="10034" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.8.0_ifconv:47  br i1 %and_ln71_41, label %169, label %._crit_edge.2.8.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="10035" st_id="849" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9312" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_8_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67_1, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_2_8_1"/></StgValue>
</operation>

<operation id="10036" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9313" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_686 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_8_1)

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="10037" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9314" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.8.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="850" st_id="850">

<operation id="10038" st_id="850" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9316" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.8.1_ifconv:0  %has_hit_0_2_8_1 = phi i1 [ %tmp_686, %169 ], [ false, %._crit_edge.2.8.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_8_1"/></StgValue>
</operation>

<operation id="10039" st_id="850" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9317" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:1  %zext_ln76_169 = zext i1 %has_hit_0_2_8_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_169"/></StgValue>
</operation>

<operation id="10040" st_id="850" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9318" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.1_ifconv:2  %v_assign_2_8_1 = uitofp i32 %zext_ln76_169 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8_1"/></StgValue>
</operation>
</state>

<state id="851" st_id="851">

<operation id="10041" st_id="851" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9318" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.1_ifconv:2  %v_assign_2_8_1 = uitofp i32 %zext_ln76_169 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8_1"/></StgValue>
</operation>
</state>

<state id="852" st_id="852">

<operation id="10042" st_id="852" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9319" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.1_ifconv:3  %d_assign_2_8_1 = fpext float %v_assign_2_8_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8_1"/></StgValue>
</operation>
</state>

<state id="853" st_id="853">

<operation id="10043" st_id="853" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9319" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.1_ifconv:3  %d_assign_2_8_1 = fpext float %v_assign_2_8_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8_1"/></StgValue>
</operation>

<operation id="10044" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9320" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.1_ifconv:4  %bitcast_ln696_338 = bitcast double %d_assign_2_8_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_338"/></StgValue>
</operation>

<operation id="10045" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9321" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.1_ifconv:5  %trunc_ln557_169 = trunc i64 %bitcast_ln696_338 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_169"/></StgValue>
</operation>

<operation id="10046" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9322" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.1_ifconv:6  %tmp_687 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_338, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="10047" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9323" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.8.1_ifconv:7  %p_Result_2_8_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_338, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_8_1"/></StgValue>
</operation>

<operation id="10048" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9324" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.8.1_ifconv:8  %zext_ln461_169 = zext i11 %p_Result_2_8_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_169"/></StgValue>
</operation>

<operation id="10049" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9325" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.1_ifconv:9  %trunc_ln565_169 = trunc i64 %bitcast_ln696_338 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_169"/></StgValue>
</operation>

<operation id="10050" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9326" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.8.1_ifconv:10  %tmp_338 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_169)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="10051" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9327" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.8.1_ifconv:11  %zext_ln569_169 = zext i53 %tmp_338 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_169"/></StgValue>
</operation>

<operation id="10052" st_id="853" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9328" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.1_ifconv:12  %sub_ln461_169 = sub i54 0, %zext_ln569_169

]]></Node>
<StgValue><ssdm name="sub_ln461_169"/></StgValue>
</operation>

<operation id="10053" st_id="853" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9329" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.8.1_ifconv:13  %select_ln570_169 = select i1 %tmp_687, i54 %sub_ln461_169, i54 %zext_ln569_169

]]></Node>
<StgValue><ssdm name="select_ln570_169"/></StgValue>
</operation>

<operation id="10054" st_id="853" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9330" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.8.1_ifconv:14  %icmp_ln571_169 = icmp eq i63 %trunc_ln557_169, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_169"/></StgValue>
</operation>

<operation id="10055" st_id="853" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9331" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:15  %sub_ln575_169 = sub i12 1075, %zext_ln461_169

]]></Node>
<StgValue><ssdm name="sub_ln575_169"/></StgValue>
</operation>

<operation id="10056" st_id="853" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9332" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:16  %icmp_ln581_169 = icmp sgt i12 %sub_ln575_169, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_169"/></StgValue>
</operation>

<operation id="10057" st_id="853" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:17  %add_ln581_169 = add i12 -4, %sub_ln575_169

]]></Node>
<StgValue><ssdm name="add_ln581_169"/></StgValue>
</operation>

<operation id="10058" st_id="853" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:18  %sub_ln581_169 = sub i12 4, %sub_ln575_169

]]></Node>
<StgValue><ssdm name="sub_ln581_169"/></StgValue>
</operation>

<operation id="10059" st_id="853" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9335" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:19  %select_ln581_169 = select i1 %icmp_ln581_169, i12 %add_ln581_169, i12 %sub_ln581_169

]]></Node>
<StgValue><ssdm name="select_ln581_169"/></StgValue>
</operation>

<operation id="10060" st_id="853" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9337" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:21  %icmp_ln582_169 = icmp eq i12 %sub_ln575_169, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_169"/></StgValue>
</operation>

<operation id="10061" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9338" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.1_ifconv:22  %trunc_ln583_169 = trunc i54 %select_ln570_169 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_169"/></StgValue>
</operation>

<operation id="10062" st_id="853" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9339" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:23  %icmp_ln585_169 = icmp ult i12 %select_ln581_169, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_169"/></StgValue>
</operation>

<operation id="10063" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9344" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.1_ifconv:28  %bitcast_ln696_339 = bitcast float %v_assign_2_8_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_339"/></StgValue>
</operation>

<operation id="10064" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.1_ifconv:29  %tmp_688 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_339, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="10065" st_id="853" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9346" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:30  %select_ln588_169 = select i1 %tmp_688, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_169"/></StgValue>
</operation>

<operation id="10066" st_id="853" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:32  %xor_ln571_169 = xor i1 %icmp_ln571_169, true

]]></Node>
<StgValue><ssdm name="xor_ln571_169"/></StgValue>
</operation>

<operation id="10067" st_id="853" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:33  %and_ln582_169 = and i1 %icmp_ln582_169, %xor_ln571_169

]]></Node>
<StgValue><ssdm name="and_ln582_169"/></StgValue>
</operation>

<operation id="10068" st_id="853" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9350" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:34  %select_ln582_169 = select i1 %and_ln582_169, i12 %trunc_ln583_169, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_169"/></StgValue>
</operation>

<operation id="10069" st_id="853" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:35  %or_ln582_169 = or i1 %icmp_ln571_169, %icmp_ln582_169

]]></Node>
<StgValue><ssdm name="or_ln582_169"/></StgValue>
</operation>

<operation id="10070" st_id="853" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:36  %xor_ln582_169 = xor i1 %or_ln582_169, true

]]></Node>
<StgValue><ssdm name="xor_ln582_169"/></StgValue>
</operation>

<operation id="10071" st_id="853" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:37  %and_ln581_169 = and i1 %icmp_ln581_169, %xor_ln582_169

]]></Node>
<StgValue><ssdm name="and_ln581_169"/></StgValue>
</operation>

<operation id="10072" st_id="853" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:38  %xor_ln585_169 = xor i1 %icmp_ln585_169, true

]]></Node>
<StgValue><ssdm name="xor_ln585_169"/></StgValue>
</operation>

<operation id="10073" st_id="853" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:39  %and_ln585_338 = and i1 %and_ln581_169, %xor_ln585_169

]]></Node>
<StgValue><ssdm name="and_ln585_338"/></StgValue>
</operation>

<operation id="10074" st_id="853" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9356" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:40  %select_ln585_338 = select i1 %and_ln585_338, i12 %select_ln588_169, i12 %select_ln582_169

]]></Node>
<StgValue><ssdm name="select_ln585_338"/></StgValue>
</operation>
</state>

<state id="854" st_id="854">

<operation id="10075" st_id="854" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9336" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:20  %sext_ln581_169 = sext i12 %select_ln581_169 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_169"/></StgValue>
</operation>

<operation id="10076" st_id="854" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9340" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:24  %icmp_ln603_169 = icmp ult i12 %select_ln581_169, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_169"/></StgValue>
</operation>

<operation id="10077" st_id="854" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9341" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.1_ifconv:25  %zext_ln586_169 = zext i32 %sext_ln581_169 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_169"/></StgValue>
</operation>

<operation id="10078" st_id="854" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9342" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.1_ifconv:26  %ashr_ln586_169 = ashr i54 %select_ln570_169, %zext_ln586_169

]]></Node>
<StgValue><ssdm name="ashr_ln586_169"/></StgValue>
</operation>

<operation id="10079" st_id="854" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9343" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.1_ifconv:27  %trunc_ln586_169 = trunc i54 %ashr_ln586_169 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_169"/></StgValue>
</operation>

<operation id="10080" st_id="854" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9347" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:31  %shl_ln604_169 = shl i12 %trunc_ln583_169, %select_ln581_169

]]></Node>
<StgValue><ssdm name="shl_ln604_169"/></StgValue>
</operation>

<operation id="10081" st_id="854" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:41  %and_ln585_339 = and i1 %and_ln581_169, %icmp_ln585_169

]]></Node>
<StgValue><ssdm name="and_ln585_339"/></StgValue>
</operation>

<operation id="10082" st_id="854" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9358" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:42  %select_ln585_339 = select i1 %and_ln585_339, i12 %trunc_ln586_169, i12 %select_ln585_338

]]></Node>
<StgValue><ssdm name="select_ln585_339"/></StgValue>
</operation>

<operation id="10083" st_id="854" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:43  %or_ln581_169 = or i1 %or_ln582_169, %icmp_ln581_169

]]></Node>
<StgValue><ssdm name="or_ln581_169"/></StgValue>
</operation>

<operation id="10084" st_id="854" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:44  %xor_ln581_169 = xor i1 %or_ln581_169, true

]]></Node>
<StgValue><ssdm name="xor_ln581_169"/></StgValue>
</operation>

<operation id="10085" st_id="854" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.1_ifconv:45  %and_ln603_169 = and i1 %icmp_ln603_169, %xor_ln581_169

]]></Node>
<StgValue><ssdm name="and_ln603_169"/></StgValue>
</operation>

<operation id="10086" st_id="854" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9362" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.1_ifconv:46  %select_ln603_169 = select i1 %and_ln603_169, i12 %shl_ln604_169, i12 %select_ln585_339

]]></Node>
<StgValue><ssdm name="select_ln603_169"/></StgValue>
</operation>

<operation id="10087" st_id="854" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.8.1_ifconv:47  br i1 %and_ln71_41, label %170, label %._crit_edge.2.8.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="10088" st_id="854" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9365" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_8_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67_1, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_2_8_2"/></StgValue>
</operation>

<operation id="10089" st_id="854" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9366" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_689 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_8_2)

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="10090" st_id="854" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9367" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.8.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="855" st_id="855">

<operation id="10091" st_id="855" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9369" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.8.2_ifconv:0  %has_hit_0_2_8_2 = phi i1 [ %tmp_689, %170 ], [ false, %._crit_edge.2.8.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_8_2"/></StgValue>
</operation>

<operation id="10092" st_id="855" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9370" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:1  %zext_ln76_170 = zext i1 %has_hit_0_2_8_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_170"/></StgValue>
</operation>

<operation id="10093" st_id="855" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9371" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.2_ifconv:2  %v_assign_2_8_2 = uitofp i32 %zext_ln76_170 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8_2"/></StgValue>
</operation>
</state>

<state id="856" st_id="856">

<operation id="10094" st_id="856" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9371" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.2_ifconv:2  %v_assign_2_8_2 = uitofp i32 %zext_ln76_170 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8_2"/></StgValue>
</operation>
</state>

<state id="857" st_id="857">

<operation id="10095" st_id="857" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9372" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.2_ifconv:3  %d_assign_2_8_2 = fpext float %v_assign_2_8_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8_2"/></StgValue>
</operation>
</state>

<state id="858" st_id="858">

<operation id="10096" st_id="858" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9372" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.2_ifconv:3  %d_assign_2_8_2 = fpext float %v_assign_2_8_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8_2"/></StgValue>
</operation>

<operation id="10097" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9373" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.2_ifconv:4  %bitcast_ln696_340 = bitcast double %d_assign_2_8_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_340"/></StgValue>
</operation>

<operation id="10098" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9374" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.2_ifconv:5  %trunc_ln557_170 = trunc i64 %bitcast_ln696_340 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_170"/></StgValue>
</operation>

<operation id="10099" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9375" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.2_ifconv:6  %tmp_690 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_340, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="10100" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9376" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.8.2_ifconv:7  %p_Result_2_8_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_340, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_8_2"/></StgValue>
</operation>

<operation id="10101" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9377" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.8.2_ifconv:8  %zext_ln461_170 = zext i11 %p_Result_2_8_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_170"/></StgValue>
</operation>

<operation id="10102" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9378" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.2_ifconv:9  %trunc_ln565_170 = trunc i64 %bitcast_ln696_340 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_170"/></StgValue>
</operation>

<operation id="10103" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9379" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.8.2_ifconv:10  %tmp_340 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_170)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="10104" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9380" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.8.2_ifconv:11  %zext_ln569_170 = zext i53 %tmp_340 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_170"/></StgValue>
</operation>

<operation id="10105" st_id="858" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9381" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.2_ifconv:12  %sub_ln461_170 = sub i54 0, %zext_ln569_170

]]></Node>
<StgValue><ssdm name="sub_ln461_170"/></StgValue>
</operation>

<operation id="10106" st_id="858" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9382" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.8.2_ifconv:13  %select_ln570_170 = select i1 %tmp_690, i54 %sub_ln461_170, i54 %zext_ln569_170

]]></Node>
<StgValue><ssdm name="select_ln570_170"/></StgValue>
</operation>

<operation id="10107" st_id="858" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9383" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.8.2_ifconv:14  %icmp_ln571_170 = icmp eq i63 %trunc_ln557_170, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_170"/></StgValue>
</operation>

<operation id="10108" st_id="858" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9384" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:15  %sub_ln575_170 = sub i12 1075, %zext_ln461_170

]]></Node>
<StgValue><ssdm name="sub_ln575_170"/></StgValue>
</operation>

<operation id="10109" st_id="858" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9385" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:16  %icmp_ln581_170 = icmp sgt i12 %sub_ln575_170, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_170"/></StgValue>
</operation>

<operation id="10110" st_id="858" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:17  %add_ln581_170 = add i12 -4, %sub_ln575_170

]]></Node>
<StgValue><ssdm name="add_ln581_170"/></StgValue>
</operation>

<operation id="10111" st_id="858" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9387" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:18  %sub_ln581_170 = sub i12 4, %sub_ln575_170

]]></Node>
<StgValue><ssdm name="sub_ln581_170"/></StgValue>
</operation>

<operation id="10112" st_id="858" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9388" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:19  %select_ln581_170 = select i1 %icmp_ln581_170, i12 %add_ln581_170, i12 %sub_ln581_170

]]></Node>
<StgValue><ssdm name="select_ln581_170"/></StgValue>
</operation>

<operation id="10113" st_id="858" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9390" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:21  %icmp_ln582_170 = icmp eq i12 %sub_ln575_170, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_170"/></StgValue>
</operation>

<operation id="10114" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9391" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.2_ifconv:22  %trunc_ln583_170 = trunc i54 %select_ln570_170 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_170"/></StgValue>
</operation>

<operation id="10115" st_id="858" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9392" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:23  %icmp_ln585_170 = icmp ult i12 %select_ln581_170, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_170"/></StgValue>
</operation>

<operation id="10116" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9397" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.2_ifconv:28  %bitcast_ln696_341 = bitcast float %v_assign_2_8_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_341"/></StgValue>
</operation>

<operation id="10117" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.2_ifconv:29  %tmp_691 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_341, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="10118" st_id="858" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9399" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:30  %select_ln588_170 = select i1 %tmp_691, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_170"/></StgValue>
</operation>

<operation id="10119" st_id="858" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:32  %xor_ln571_170 = xor i1 %icmp_ln571_170, true

]]></Node>
<StgValue><ssdm name="xor_ln571_170"/></StgValue>
</operation>

<operation id="10120" st_id="858" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:33  %and_ln582_170 = and i1 %icmp_ln582_170, %xor_ln571_170

]]></Node>
<StgValue><ssdm name="and_ln582_170"/></StgValue>
</operation>

<operation id="10121" st_id="858" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9403" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:34  %select_ln582_170 = select i1 %and_ln582_170, i12 %trunc_ln583_170, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_170"/></StgValue>
</operation>

<operation id="10122" st_id="858" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:35  %or_ln582_170 = or i1 %icmp_ln571_170, %icmp_ln582_170

]]></Node>
<StgValue><ssdm name="or_ln582_170"/></StgValue>
</operation>

<operation id="10123" st_id="858" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:36  %xor_ln582_170 = xor i1 %or_ln582_170, true

]]></Node>
<StgValue><ssdm name="xor_ln582_170"/></StgValue>
</operation>

<operation id="10124" st_id="858" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:37  %and_ln581_170 = and i1 %icmp_ln581_170, %xor_ln582_170

]]></Node>
<StgValue><ssdm name="and_ln581_170"/></StgValue>
</operation>

<operation id="10125" st_id="858" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:38  %xor_ln585_170 = xor i1 %icmp_ln585_170, true

]]></Node>
<StgValue><ssdm name="xor_ln585_170"/></StgValue>
</operation>

<operation id="10126" st_id="858" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:39  %and_ln585_340 = and i1 %and_ln581_170, %xor_ln585_170

]]></Node>
<StgValue><ssdm name="and_ln585_340"/></StgValue>
</operation>

<operation id="10127" st_id="858" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9409" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:40  %select_ln585_340 = select i1 %and_ln585_340, i12 %select_ln588_170, i12 %select_ln582_170

]]></Node>
<StgValue><ssdm name="select_ln585_340"/></StgValue>
</operation>
</state>

<state id="859" st_id="859">

<operation id="10128" st_id="859" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9389" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:20  %sext_ln581_170 = sext i12 %select_ln581_170 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_170"/></StgValue>
</operation>

<operation id="10129" st_id="859" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9393" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:24  %icmp_ln603_170 = icmp ult i12 %select_ln581_170, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_170"/></StgValue>
</operation>

<operation id="10130" st_id="859" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9394" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.2_ifconv:25  %zext_ln586_170 = zext i32 %sext_ln581_170 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_170"/></StgValue>
</operation>

<operation id="10131" st_id="859" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9395" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.2_ifconv:26  %ashr_ln586_170 = ashr i54 %select_ln570_170, %zext_ln586_170

]]></Node>
<StgValue><ssdm name="ashr_ln586_170"/></StgValue>
</operation>

<operation id="10132" st_id="859" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9396" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.2_ifconv:27  %trunc_ln586_170 = trunc i54 %ashr_ln586_170 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_170"/></StgValue>
</operation>

<operation id="10133" st_id="859" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:31  %shl_ln604_170 = shl i12 %trunc_ln583_170, %select_ln581_170

]]></Node>
<StgValue><ssdm name="shl_ln604_170"/></StgValue>
</operation>

<operation id="10134" st_id="859" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:41  %and_ln585_341 = and i1 %and_ln581_170, %icmp_ln585_170

]]></Node>
<StgValue><ssdm name="and_ln585_341"/></StgValue>
</operation>

<operation id="10135" st_id="859" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9411" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:42  %select_ln585_341 = select i1 %and_ln585_341, i12 %trunc_ln586_170, i12 %select_ln585_340

]]></Node>
<StgValue><ssdm name="select_ln585_341"/></StgValue>
</operation>

<operation id="10136" st_id="859" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:43  %or_ln581_170 = or i1 %or_ln582_170, %icmp_ln581_170

]]></Node>
<StgValue><ssdm name="or_ln581_170"/></StgValue>
</operation>

<operation id="10137" st_id="859" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:44  %xor_ln581_170 = xor i1 %or_ln581_170, true

]]></Node>
<StgValue><ssdm name="xor_ln581_170"/></StgValue>
</operation>

<operation id="10138" st_id="859" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.2_ifconv:45  %and_ln603_170 = and i1 %icmp_ln603_170, %xor_ln581_170

]]></Node>
<StgValue><ssdm name="and_ln603_170"/></StgValue>
</operation>

<operation id="10139" st_id="859" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9415" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.2_ifconv:46  %select_ln603_170 = select i1 %and_ln603_170, i12 %shl_ln604_170, i12 %select_ln585_341

]]></Node>
<StgValue><ssdm name="select_ln603_170"/></StgValue>
</operation>

<operation id="10140" st_id="859" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.8.2_ifconv:47  br i1 %and_ln71_41, label %171, label %._crit_edge.2.8.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="10141" st_id="859" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9418" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_8_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67_1, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_2_8_3"/></StgValue>
</operation>

<operation id="10142" st_id="859" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9419" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_692 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_8_3)

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="10143" st_id="859" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9420" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.8.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="860" st_id="860">

<operation id="10144" st_id="860" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9422" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.8.3_ifconv:0  %has_hit_0_2_8_3 = phi i1 [ %tmp_692, %171 ], [ false, %._crit_edge.2.8.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_8_3"/></StgValue>
</operation>

<operation id="10145" st_id="860" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9423" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:1  %zext_ln76_171 = zext i1 %has_hit_0_2_8_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_171"/></StgValue>
</operation>

<operation id="10146" st_id="860" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9424" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.3_ifconv:2  %v_assign_2_8_3 = uitofp i32 %zext_ln76_171 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8_3"/></StgValue>
</operation>
</state>

<state id="861" st_id="861">

<operation id="10147" st_id="861" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9424" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.3_ifconv:2  %v_assign_2_8_3 = uitofp i32 %zext_ln76_171 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8_3"/></StgValue>
</operation>
</state>

<state id="862" st_id="862">

<operation id="10148" st_id="862" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9425" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.3_ifconv:3  %d_assign_2_8_3 = fpext float %v_assign_2_8_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8_3"/></StgValue>
</operation>
</state>

<state id="863" st_id="863">

<operation id="10149" st_id="863" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9425" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.3_ifconv:3  %d_assign_2_8_3 = fpext float %v_assign_2_8_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8_3"/></StgValue>
</operation>

<operation id="10150" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9426" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.3_ifconv:4  %bitcast_ln696_342 = bitcast double %d_assign_2_8_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_342"/></StgValue>
</operation>

<operation id="10151" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9427" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.3_ifconv:5  %trunc_ln557_171 = trunc i64 %bitcast_ln696_342 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_171"/></StgValue>
</operation>

<operation id="10152" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9428" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.3_ifconv:6  %tmp_693 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_342, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="10153" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9429" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.8.3_ifconv:7  %p_Result_2_8_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_342, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_8_3"/></StgValue>
</operation>

<operation id="10154" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9430" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.8.3_ifconv:8  %zext_ln461_171 = zext i11 %p_Result_2_8_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_171"/></StgValue>
</operation>

<operation id="10155" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9431" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.3_ifconv:9  %trunc_ln565_171 = trunc i64 %bitcast_ln696_342 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_171"/></StgValue>
</operation>

<operation id="10156" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9432" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.8.3_ifconv:10  %tmp_342 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_171)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="10157" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9433" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.8.3_ifconv:11  %zext_ln569_171 = zext i53 %tmp_342 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_171"/></StgValue>
</operation>

<operation id="10158" st_id="863" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9434" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.3_ifconv:12  %sub_ln461_171 = sub i54 0, %zext_ln569_171

]]></Node>
<StgValue><ssdm name="sub_ln461_171"/></StgValue>
</operation>

<operation id="10159" st_id="863" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9435" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.8.3_ifconv:13  %select_ln570_171 = select i1 %tmp_693, i54 %sub_ln461_171, i54 %zext_ln569_171

]]></Node>
<StgValue><ssdm name="select_ln570_171"/></StgValue>
</operation>

<operation id="10160" st_id="863" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9436" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.8.3_ifconv:14  %icmp_ln571_171 = icmp eq i63 %trunc_ln557_171, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_171"/></StgValue>
</operation>

<operation id="10161" st_id="863" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9437" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:15  %sub_ln575_171 = sub i12 1075, %zext_ln461_171

]]></Node>
<StgValue><ssdm name="sub_ln575_171"/></StgValue>
</operation>

<operation id="10162" st_id="863" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9438" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:16  %icmp_ln581_171 = icmp sgt i12 %sub_ln575_171, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_171"/></StgValue>
</operation>

<operation id="10163" st_id="863" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9439" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:17  %add_ln581_171 = add i12 -4, %sub_ln575_171

]]></Node>
<StgValue><ssdm name="add_ln581_171"/></StgValue>
</operation>

<operation id="10164" st_id="863" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9440" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:18  %sub_ln581_171 = sub i12 4, %sub_ln575_171

]]></Node>
<StgValue><ssdm name="sub_ln581_171"/></StgValue>
</operation>

<operation id="10165" st_id="863" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9441" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:19  %select_ln581_171 = select i1 %icmp_ln581_171, i12 %add_ln581_171, i12 %sub_ln581_171

]]></Node>
<StgValue><ssdm name="select_ln581_171"/></StgValue>
</operation>

<operation id="10166" st_id="863" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9443" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:21  %icmp_ln582_171 = icmp eq i12 %sub_ln575_171, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_171"/></StgValue>
</operation>

<operation id="10167" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9444" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.3_ifconv:22  %trunc_ln583_171 = trunc i54 %select_ln570_171 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_171"/></StgValue>
</operation>

<operation id="10168" st_id="863" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9445" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:23  %icmp_ln585_171 = icmp ult i12 %select_ln581_171, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_171"/></StgValue>
</operation>

<operation id="10169" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9450" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.3_ifconv:28  %bitcast_ln696_343 = bitcast float %v_assign_2_8_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_343"/></StgValue>
</operation>

<operation id="10170" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9451" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.3_ifconv:29  %tmp_694 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_343, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="10171" st_id="863" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9452" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:30  %select_ln588_171 = select i1 %tmp_694, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_171"/></StgValue>
</operation>

<operation id="10172" st_id="863" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:32  %xor_ln571_171 = xor i1 %icmp_ln571_171, true

]]></Node>
<StgValue><ssdm name="xor_ln571_171"/></StgValue>
</operation>

<operation id="10173" st_id="863" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:33  %and_ln582_171 = and i1 %icmp_ln582_171, %xor_ln571_171

]]></Node>
<StgValue><ssdm name="and_ln582_171"/></StgValue>
</operation>

<operation id="10174" st_id="863" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9456" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:34  %select_ln582_171 = select i1 %and_ln582_171, i12 %trunc_ln583_171, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_171"/></StgValue>
</operation>

<operation id="10175" st_id="863" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:35  %or_ln582_171 = or i1 %icmp_ln571_171, %icmp_ln582_171

]]></Node>
<StgValue><ssdm name="or_ln582_171"/></StgValue>
</operation>

<operation id="10176" st_id="863" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:36  %xor_ln582_171 = xor i1 %or_ln582_171, true

]]></Node>
<StgValue><ssdm name="xor_ln582_171"/></StgValue>
</operation>

<operation id="10177" st_id="863" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:37  %and_ln581_171 = and i1 %icmp_ln581_171, %xor_ln582_171

]]></Node>
<StgValue><ssdm name="and_ln581_171"/></StgValue>
</operation>

<operation id="10178" st_id="863" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:38  %xor_ln585_171 = xor i1 %icmp_ln585_171, true

]]></Node>
<StgValue><ssdm name="xor_ln585_171"/></StgValue>
</operation>

<operation id="10179" st_id="863" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:39  %and_ln585_342 = and i1 %and_ln581_171, %xor_ln585_171

]]></Node>
<StgValue><ssdm name="and_ln585_342"/></StgValue>
</operation>

<operation id="10180" st_id="863" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9462" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:40  %select_ln585_342 = select i1 %and_ln585_342, i12 %select_ln588_171, i12 %select_ln582_171

]]></Node>
<StgValue><ssdm name="select_ln585_342"/></StgValue>
</operation>
</state>

<state id="864" st_id="864">

<operation id="10181" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9442" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:20  %sext_ln581_171 = sext i12 %select_ln581_171 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_171"/></StgValue>
</operation>

<operation id="10182" st_id="864" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9446" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:24  %icmp_ln603_171 = icmp ult i12 %select_ln581_171, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_171"/></StgValue>
</operation>

<operation id="10183" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9447" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.3_ifconv:25  %zext_ln586_171 = zext i32 %sext_ln581_171 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_171"/></StgValue>
</operation>

<operation id="10184" st_id="864" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9448" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.3_ifconv:26  %ashr_ln586_171 = ashr i54 %select_ln570_171, %zext_ln586_171

]]></Node>
<StgValue><ssdm name="ashr_ln586_171"/></StgValue>
</operation>

<operation id="10185" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9449" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.3_ifconv:27  %trunc_ln586_171 = trunc i54 %ashr_ln586_171 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_171"/></StgValue>
</operation>

<operation id="10186" st_id="864" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:31  %shl_ln604_171 = shl i12 %trunc_ln583_171, %select_ln581_171

]]></Node>
<StgValue><ssdm name="shl_ln604_171"/></StgValue>
</operation>

<operation id="10187" st_id="864" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:41  %and_ln585_343 = and i1 %and_ln581_171, %icmp_ln585_171

]]></Node>
<StgValue><ssdm name="and_ln585_343"/></StgValue>
</operation>

<operation id="10188" st_id="864" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9464" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:42  %select_ln585_343 = select i1 %and_ln585_343, i12 %trunc_ln586_171, i12 %select_ln585_342

]]></Node>
<StgValue><ssdm name="select_ln585_343"/></StgValue>
</operation>

<operation id="10189" st_id="864" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:43  %or_ln581_171 = or i1 %or_ln582_171, %icmp_ln581_171

]]></Node>
<StgValue><ssdm name="or_ln581_171"/></StgValue>
</operation>

<operation id="10190" st_id="864" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:44  %xor_ln581_171 = xor i1 %or_ln581_171, true

]]></Node>
<StgValue><ssdm name="xor_ln581_171"/></StgValue>
</operation>

<operation id="10191" st_id="864" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.3_ifconv:45  %and_ln603_171 = and i1 %icmp_ln603_171, %xor_ln581_171

]]></Node>
<StgValue><ssdm name="and_ln603_171"/></StgValue>
</operation>

<operation id="10192" st_id="864" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9468" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.3_ifconv:46  %select_ln603_171 = select i1 %and_ln603_171, i12 %shl_ln604_171, i12 %select_ln585_343

]]></Node>
<StgValue><ssdm name="select_ln603_171"/></StgValue>
</operation>

<operation id="10193" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.8.3_ifconv:47  br i1 %and_ln71_41, label %172, label %._crit_edge.2.8.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="10194" st_id="864" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9471" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_8_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67_1, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_2_8_4"/></StgValue>
</operation>

<operation id="10195" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9472" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_695 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_8_4)

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="10196" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9473" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.8.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="865" st_id="865">

<operation id="10197" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9475" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.8.4_ifconv:0  %has_hit_0_2_8_4 = phi i1 [ %tmp_695, %172 ], [ false, %._crit_edge.2.8.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_8_4"/></StgValue>
</operation>

<operation id="10198" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9476" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:1  %zext_ln76_172 = zext i1 %has_hit_0_2_8_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_172"/></StgValue>
</operation>

<operation id="10199" st_id="865" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9477" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.4_ifconv:2  %v_assign_2_8_4 = uitofp i32 %zext_ln76_172 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8_4"/></StgValue>
</operation>
</state>

<state id="866" st_id="866">

<operation id="10200" st_id="866" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9477" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.4_ifconv:2  %v_assign_2_8_4 = uitofp i32 %zext_ln76_172 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8_4"/></StgValue>
</operation>
</state>

<state id="867" st_id="867">

<operation id="10201" st_id="867" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9478" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.4_ifconv:3  %d_assign_2_8_4 = fpext float %v_assign_2_8_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8_4"/></StgValue>
</operation>
</state>

<state id="868" st_id="868">

<operation id="10202" st_id="868" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9478" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.4_ifconv:3  %d_assign_2_8_4 = fpext float %v_assign_2_8_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8_4"/></StgValue>
</operation>

<operation id="10203" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9479" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.4_ifconv:4  %bitcast_ln696_344 = bitcast double %d_assign_2_8_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_344"/></StgValue>
</operation>

<operation id="10204" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9480" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.4_ifconv:5  %trunc_ln557_172 = trunc i64 %bitcast_ln696_344 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_172"/></StgValue>
</operation>

<operation id="10205" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9481" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.4_ifconv:6  %tmp_696 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_344, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="10206" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9482" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.8.4_ifconv:7  %p_Result_2_8_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_344, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_8_4"/></StgValue>
</operation>

<operation id="10207" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9483" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.8.4_ifconv:8  %zext_ln461_172 = zext i11 %p_Result_2_8_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_172"/></StgValue>
</operation>

<operation id="10208" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9484" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.4_ifconv:9  %trunc_ln565_172 = trunc i64 %bitcast_ln696_344 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_172"/></StgValue>
</operation>

<operation id="10209" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9485" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.8.4_ifconv:10  %tmp_344 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_172)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="10210" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9486" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.8.4_ifconv:11  %zext_ln569_172 = zext i53 %tmp_344 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_172"/></StgValue>
</operation>

<operation id="10211" st_id="868" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9487" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.4_ifconv:12  %sub_ln461_172 = sub i54 0, %zext_ln569_172

]]></Node>
<StgValue><ssdm name="sub_ln461_172"/></StgValue>
</operation>

<operation id="10212" st_id="868" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9488" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.8.4_ifconv:13  %select_ln570_172 = select i1 %tmp_696, i54 %sub_ln461_172, i54 %zext_ln569_172

]]></Node>
<StgValue><ssdm name="select_ln570_172"/></StgValue>
</operation>

<operation id="10213" st_id="868" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9489" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.8.4_ifconv:14  %icmp_ln571_172 = icmp eq i63 %trunc_ln557_172, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_172"/></StgValue>
</operation>

<operation id="10214" st_id="868" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9490" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:15  %sub_ln575_172 = sub i12 1075, %zext_ln461_172

]]></Node>
<StgValue><ssdm name="sub_ln575_172"/></StgValue>
</operation>

<operation id="10215" st_id="868" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9491" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:16  %icmp_ln581_172 = icmp sgt i12 %sub_ln575_172, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_172"/></StgValue>
</operation>

<operation id="10216" st_id="868" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9492" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:17  %add_ln581_172 = add i12 -4, %sub_ln575_172

]]></Node>
<StgValue><ssdm name="add_ln581_172"/></StgValue>
</operation>

<operation id="10217" st_id="868" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9493" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:18  %sub_ln581_172 = sub i12 4, %sub_ln575_172

]]></Node>
<StgValue><ssdm name="sub_ln581_172"/></StgValue>
</operation>

<operation id="10218" st_id="868" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9494" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:19  %select_ln581_172 = select i1 %icmp_ln581_172, i12 %add_ln581_172, i12 %sub_ln581_172

]]></Node>
<StgValue><ssdm name="select_ln581_172"/></StgValue>
</operation>

<operation id="10219" st_id="868" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9496" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:21  %icmp_ln582_172 = icmp eq i12 %sub_ln575_172, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_172"/></StgValue>
</operation>

<operation id="10220" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9497" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.4_ifconv:22  %trunc_ln583_172 = trunc i54 %select_ln570_172 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_172"/></StgValue>
</operation>

<operation id="10221" st_id="868" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9498" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:23  %icmp_ln585_172 = icmp ult i12 %select_ln581_172, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_172"/></StgValue>
</operation>

<operation id="10222" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9503" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.4_ifconv:28  %bitcast_ln696_345 = bitcast float %v_assign_2_8_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_345"/></StgValue>
</operation>

<operation id="10223" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9504" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.4_ifconv:29  %tmp_697 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_345, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="10224" st_id="868" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9505" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:30  %select_ln588_172 = select i1 %tmp_697, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_172"/></StgValue>
</operation>

<operation id="10225" st_id="868" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:32  %xor_ln571_172 = xor i1 %icmp_ln571_172, true

]]></Node>
<StgValue><ssdm name="xor_ln571_172"/></StgValue>
</operation>

<operation id="10226" st_id="868" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:33  %and_ln582_172 = and i1 %icmp_ln582_172, %xor_ln571_172

]]></Node>
<StgValue><ssdm name="and_ln582_172"/></StgValue>
</operation>

<operation id="10227" st_id="868" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9509" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:34  %select_ln582_172 = select i1 %and_ln582_172, i12 %trunc_ln583_172, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_172"/></StgValue>
</operation>

<operation id="10228" st_id="868" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:35  %or_ln582_172 = or i1 %icmp_ln571_172, %icmp_ln582_172

]]></Node>
<StgValue><ssdm name="or_ln582_172"/></StgValue>
</operation>

<operation id="10229" st_id="868" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:36  %xor_ln582_172 = xor i1 %or_ln582_172, true

]]></Node>
<StgValue><ssdm name="xor_ln582_172"/></StgValue>
</operation>

<operation id="10230" st_id="868" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:37  %and_ln581_172 = and i1 %icmp_ln581_172, %xor_ln582_172

]]></Node>
<StgValue><ssdm name="and_ln581_172"/></StgValue>
</operation>

<operation id="10231" st_id="868" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:38  %xor_ln585_172 = xor i1 %icmp_ln585_172, true

]]></Node>
<StgValue><ssdm name="xor_ln585_172"/></StgValue>
</operation>

<operation id="10232" st_id="868" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:39  %and_ln585_344 = and i1 %and_ln581_172, %xor_ln585_172

]]></Node>
<StgValue><ssdm name="and_ln585_344"/></StgValue>
</operation>

<operation id="10233" st_id="868" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9515" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:40  %select_ln585_344 = select i1 %and_ln585_344, i12 %select_ln588_172, i12 %select_ln582_172

]]></Node>
<StgValue><ssdm name="select_ln585_344"/></StgValue>
</operation>
</state>

<state id="869" st_id="869">

<operation id="10234" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9495" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:20  %sext_ln581_172 = sext i12 %select_ln581_172 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_172"/></StgValue>
</operation>

<operation id="10235" st_id="869" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9499" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:24  %icmp_ln603_172 = icmp ult i12 %select_ln581_172, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_172"/></StgValue>
</operation>

<operation id="10236" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9500" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.4_ifconv:25  %zext_ln586_172 = zext i32 %sext_ln581_172 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_172"/></StgValue>
</operation>

<operation id="10237" st_id="869" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9501" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.4_ifconv:26  %ashr_ln586_172 = ashr i54 %select_ln570_172, %zext_ln586_172

]]></Node>
<StgValue><ssdm name="ashr_ln586_172"/></StgValue>
</operation>

<operation id="10238" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9502" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.4_ifconv:27  %trunc_ln586_172 = trunc i54 %ashr_ln586_172 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_172"/></StgValue>
</operation>

<operation id="10239" st_id="869" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:31  %shl_ln604_172 = shl i12 %trunc_ln583_172, %select_ln581_172

]]></Node>
<StgValue><ssdm name="shl_ln604_172"/></StgValue>
</operation>

<operation id="10240" st_id="869" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:41  %and_ln585_345 = and i1 %and_ln581_172, %icmp_ln585_172

]]></Node>
<StgValue><ssdm name="and_ln585_345"/></StgValue>
</operation>

<operation id="10241" st_id="869" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9517" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:42  %select_ln585_345 = select i1 %and_ln585_345, i12 %trunc_ln586_172, i12 %select_ln585_344

]]></Node>
<StgValue><ssdm name="select_ln585_345"/></StgValue>
</operation>

<operation id="10242" st_id="869" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:43  %or_ln581_172 = or i1 %or_ln582_172, %icmp_ln581_172

]]></Node>
<StgValue><ssdm name="or_ln581_172"/></StgValue>
</operation>

<operation id="10243" st_id="869" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:44  %xor_ln581_172 = xor i1 %or_ln581_172, true

]]></Node>
<StgValue><ssdm name="xor_ln581_172"/></StgValue>
</operation>

<operation id="10244" st_id="869" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.4_ifconv:45  %and_ln603_172 = and i1 %icmp_ln603_172, %xor_ln581_172

]]></Node>
<StgValue><ssdm name="and_ln603_172"/></StgValue>
</operation>

<operation id="10245" st_id="869" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9521" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.4_ifconv:46  %select_ln603_172 = select i1 %and_ln603_172, i12 %shl_ln604_172, i12 %select_ln585_345

]]></Node>
<StgValue><ssdm name="select_ln603_172"/></StgValue>
</operation>

<operation id="10246" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9522" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.8.4_ifconv:47  br i1 %and_ln71_41, label %173, label %._crit_edge.2.8.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="10247" st_id="869" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9524" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_8_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67_1, i11 %add_ln68_7)

]]></Node>
<StgValue><ssdm name="index_2_8_5"/></StgValue>
</operation>

<operation id="10248" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9525" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_698 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_8_5)

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="10249" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9526" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.8.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="870" st_id="870">

<operation id="10250" st_id="870" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9528" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.8.5_ifconv:0  %has_hit_0_2_8_5 = phi i1 [ %tmp_698, %173 ], [ false, %._crit_edge.2.8.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_8_5"/></StgValue>
</operation>

<operation id="10251" st_id="870" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9529" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:1  %zext_ln76_173 = zext i1 %has_hit_0_2_8_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_173"/></StgValue>
</operation>

<operation id="10252" st_id="870" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9530" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.5_ifconv:2  %v_assign_2_8_5 = uitofp i32 %zext_ln76_173 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8_5"/></StgValue>
</operation>
</state>

<state id="871" st_id="871">

<operation id="10253" st_id="871" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9530" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.5_ifconv:2  %v_assign_2_8_5 = uitofp i32 %zext_ln76_173 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_8_5"/></StgValue>
</operation>
</state>

<state id="872" st_id="872">

<operation id="10254" st_id="872" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9531" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.5_ifconv:3  %d_assign_2_8_5 = fpext float %v_assign_2_8_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8_5"/></StgValue>
</operation>
</state>

<state id="873" st_id="873">

<operation id="10255" st_id="873" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9531" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.5_ifconv:3  %d_assign_2_8_5 = fpext float %v_assign_2_8_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_8_5"/></StgValue>
</operation>

<operation id="10256" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9532" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.5_ifconv:4  %bitcast_ln696_346 = bitcast double %d_assign_2_8_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_346"/></StgValue>
</operation>

<operation id="10257" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9533" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.5_ifconv:5  %trunc_ln557_173 = trunc i64 %bitcast_ln696_346 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_173"/></StgValue>
</operation>

<operation id="10258" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9534" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.5_ifconv:6  %tmp_699 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_346, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>

<operation id="10259" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9535" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.8.5_ifconv:7  %p_Result_2_8_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_346, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_8_5"/></StgValue>
</operation>

<operation id="10260" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9536" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.8.5_ifconv:8  %zext_ln461_173 = zext i11 %p_Result_2_8_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_173"/></StgValue>
</operation>

<operation id="10261" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9537" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.8.5_ifconv:9  %trunc_ln565_173 = trunc i64 %bitcast_ln696_346 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_173"/></StgValue>
</operation>

<operation id="10262" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9538" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.8.5_ifconv:10  %tmp_346 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_173)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="10263" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9539" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.8.5_ifconv:11  %zext_ln569_173 = zext i53 %tmp_346 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_173"/></StgValue>
</operation>

<operation id="10264" st_id="873" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9540" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.5_ifconv:12  %sub_ln461_173 = sub i54 0, %zext_ln569_173

]]></Node>
<StgValue><ssdm name="sub_ln461_173"/></StgValue>
</operation>

<operation id="10265" st_id="873" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9541" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.8.5_ifconv:13  %select_ln570_173 = select i1 %tmp_699, i54 %sub_ln461_173, i54 %zext_ln569_173

]]></Node>
<StgValue><ssdm name="select_ln570_173"/></StgValue>
</operation>

<operation id="10266" st_id="873" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9542" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.8.5_ifconv:14  %icmp_ln571_173 = icmp eq i63 %trunc_ln557_173, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_173"/></StgValue>
</operation>

<operation id="10267" st_id="873" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:15  %sub_ln575_173 = sub i12 1075, %zext_ln461_173

]]></Node>
<StgValue><ssdm name="sub_ln575_173"/></StgValue>
</operation>

<operation id="10268" st_id="873" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9544" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:16  %icmp_ln581_173 = icmp sgt i12 %sub_ln575_173, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_173"/></StgValue>
</operation>

<operation id="10269" st_id="873" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9545" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:17  %add_ln581_173 = add i12 -4, %sub_ln575_173

]]></Node>
<StgValue><ssdm name="add_ln581_173"/></StgValue>
</operation>

<operation id="10270" st_id="873" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9546" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:18  %sub_ln581_173 = sub i12 4, %sub_ln575_173

]]></Node>
<StgValue><ssdm name="sub_ln581_173"/></StgValue>
</operation>

<operation id="10271" st_id="873" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9547" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:19  %select_ln581_173 = select i1 %icmp_ln581_173, i12 %add_ln581_173, i12 %sub_ln581_173

]]></Node>
<StgValue><ssdm name="select_ln581_173"/></StgValue>
</operation>

<operation id="10272" st_id="873" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9549" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:21  %icmp_ln582_173 = icmp eq i12 %sub_ln575_173, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_173"/></StgValue>
</operation>

<operation id="10273" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9550" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.5_ifconv:22  %trunc_ln583_173 = trunc i54 %select_ln570_173 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_173"/></StgValue>
</operation>

<operation id="10274" st_id="873" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9551" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:23  %icmp_ln585_173 = icmp ult i12 %select_ln581_173, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_173"/></StgValue>
</operation>

<operation id="10275" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9556" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.5_ifconv:28  %bitcast_ln696_347 = bitcast float %v_assign_2_8_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_347"/></StgValue>
</operation>

<operation id="10276" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.8.5_ifconv:29  %tmp_700 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_347, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="10277" st_id="873" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9558" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:30  %select_ln588_173 = select i1 %tmp_700, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_173"/></StgValue>
</operation>

<operation id="10278" st_id="873" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:32  %xor_ln571_173 = xor i1 %icmp_ln571_173, true

]]></Node>
<StgValue><ssdm name="xor_ln571_173"/></StgValue>
</operation>

<operation id="10279" st_id="873" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:33  %and_ln582_173 = and i1 %icmp_ln582_173, %xor_ln571_173

]]></Node>
<StgValue><ssdm name="and_ln582_173"/></StgValue>
</operation>

<operation id="10280" st_id="873" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9562" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:34  %select_ln582_173 = select i1 %and_ln582_173, i12 %trunc_ln583_173, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_173"/></StgValue>
</operation>

<operation id="10281" st_id="873" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:35  %or_ln582_173 = or i1 %icmp_ln571_173, %icmp_ln582_173

]]></Node>
<StgValue><ssdm name="or_ln582_173"/></StgValue>
</operation>

<operation id="10282" st_id="873" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:36  %xor_ln582_173 = xor i1 %or_ln582_173, true

]]></Node>
<StgValue><ssdm name="xor_ln582_173"/></StgValue>
</operation>

<operation id="10283" st_id="873" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:37  %and_ln581_173 = and i1 %icmp_ln581_173, %xor_ln582_173

]]></Node>
<StgValue><ssdm name="and_ln581_173"/></StgValue>
</operation>

<operation id="10284" st_id="873" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:38  %xor_ln585_173 = xor i1 %icmp_ln585_173, true

]]></Node>
<StgValue><ssdm name="xor_ln585_173"/></StgValue>
</operation>

<operation id="10285" st_id="873" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:39  %and_ln585_346 = and i1 %and_ln581_173, %xor_ln585_173

]]></Node>
<StgValue><ssdm name="and_ln585_346"/></StgValue>
</operation>

<operation id="10286" st_id="873" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9568" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:40  %select_ln585_346 = select i1 %and_ln585_346, i12 %select_ln588_173, i12 %select_ln582_173

]]></Node>
<StgValue><ssdm name="select_ln585_346"/></StgValue>
</operation>
</state>

<state id="874" st_id="874">

<operation id="10287" st_id="874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9548" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:20  %sext_ln581_173 = sext i12 %select_ln581_173 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_173"/></StgValue>
</operation>

<operation id="10288" st_id="874" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9552" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:24  %icmp_ln603_173 = icmp ult i12 %select_ln581_173, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_173"/></StgValue>
</operation>

<operation id="10289" st_id="874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9553" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.8.5_ifconv:25  %zext_ln586_173 = zext i32 %sext_ln581_173 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_173"/></StgValue>
</operation>

<operation id="10290" st_id="874" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9554" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.8.5_ifconv:26  %ashr_ln586_173 = ashr i54 %select_ln570_173, %zext_ln586_173

]]></Node>
<StgValue><ssdm name="ashr_ln586_173"/></StgValue>
</operation>

<operation id="10291" st_id="874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9555" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.8.5_ifconv:27  %trunc_ln586_173 = trunc i54 %ashr_ln586_173 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_173"/></StgValue>
</operation>

<operation id="10292" st_id="874" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9559" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:31  %shl_ln604_173 = shl i12 %trunc_ln583_173, %select_ln581_173

]]></Node>
<StgValue><ssdm name="shl_ln604_173"/></StgValue>
</operation>

<operation id="10293" st_id="874" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:41  %and_ln585_347 = and i1 %and_ln581_173, %icmp_ln585_173

]]></Node>
<StgValue><ssdm name="and_ln585_347"/></StgValue>
</operation>

<operation id="10294" st_id="874" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9570" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:42  %select_ln585_347 = select i1 %and_ln585_347, i12 %trunc_ln586_173, i12 %select_ln585_346

]]></Node>
<StgValue><ssdm name="select_ln585_347"/></StgValue>
</operation>

<operation id="10295" st_id="874" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:43  %or_ln581_173 = or i1 %or_ln582_173, %icmp_ln581_173

]]></Node>
<StgValue><ssdm name="or_ln581_173"/></StgValue>
</operation>

<operation id="10296" st_id="874" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:44  %xor_ln581_173 = xor i1 %or_ln581_173, true

]]></Node>
<StgValue><ssdm name="xor_ln581_173"/></StgValue>
</operation>

<operation id="10297" st_id="874" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:45  %and_ln603_173 = and i1 %icmp_ln603_173, %xor_ln581_173

]]></Node>
<StgValue><ssdm name="and_ln603_173"/></StgValue>
</operation>

<operation id="10298" st_id="874" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9574" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.8.5_ifconv:46  %select_ln603_173 = select i1 %and_ln603_173, i12 %shl_ln604_173, i12 %select_ln585_347

]]></Node>
<StgValue><ssdm name="select_ln603_173"/></StgValue>
</operation>

<operation id="10299" st_id="874" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8.5_ifconv:47  %and_ln71_42 = and i1 %and_ln71_19, %and_ln71_32

]]></Node>
<StgValue><ssdm name="and_ln71_42"/></StgValue>
</operation>

<operation id="10300" st_id="874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.8.5_ifconv:48  br i1 %and_ln71_42, label %174, label %._crit_edge.2.9.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="10301" st_id="874" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9578" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_9 = call fastcc i16 @get3DImageIndex(i4 1, i11 %add_ln67_1, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_2_9"/></StgValue>
</operation>

<operation id="10302" st_id="874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9579" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_701 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_9)

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="10303" st_id="874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9580" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.9.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="875" st_id="875">

<operation id="10304" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9582" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.9.0_ifconv:0  %has_hit_0_2_9_0 = phi i1 [ %tmp_701, %174 ], [ false, %._crit_edge.2.8.5_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_9_0"/></StgValue>
</operation>

<operation id="10305" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9583" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:1  %zext_ln76_174 = zext i1 %has_hit_0_2_9_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_174"/></StgValue>
</operation>

<operation id="10306" st_id="875" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9584" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.0_ifconv:2  %v_assign_2_9 = uitofp i32 %zext_ln76_174 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9"/></StgValue>
</operation>
</state>

<state id="876" st_id="876">

<operation id="10307" st_id="876" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9584" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.0_ifconv:2  %v_assign_2_9 = uitofp i32 %zext_ln76_174 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9"/></StgValue>
</operation>
</state>

<state id="877" st_id="877">

<operation id="10308" st_id="877" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9585" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.0_ifconv:3  %d_assign_2_9 = fpext float %v_assign_2_9 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9"/></StgValue>
</operation>
</state>

<state id="878" st_id="878">

<operation id="10309" st_id="878" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9585" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.0_ifconv:3  %d_assign_2_9 = fpext float %v_assign_2_9 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9"/></StgValue>
</operation>

<operation id="10310" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9586" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.0_ifconv:4  %bitcast_ln696_348 = bitcast double %d_assign_2_9 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_348"/></StgValue>
</operation>

<operation id="10311" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9587" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.0_ifconv:5  %trunc_ln557_174 = trunc i64 %bitcast_ln696_348 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_174"/></StgValue>
</operation>

<operation id="10312" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9588" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.0_ifconv:6  %tmp_702 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_348, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="10313" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9589" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.9.0_ifconv:7  %p_Result_2_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_348, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_9"/></StgValue>
</operation>

<operation id="10314" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9590" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.9.0_ifconv:8  %zext_ln461_174 = zext i11 %p_Result_2_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_174"/></StgValue>
</operation>

<operation id="10315" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9591" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.0_ifconv:9  %trunc_ln565_174 = trunc i64 %bitcast_ln696_348 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_174"/></StgValue>
</operation>

<operation id="10316" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9592" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.9.0_ifconv:10  %tmp_348 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_174)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="10317" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9593" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.9.0_ifconv:11  %zext_ln569_174 = zext i53 %tmp_348 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_174"/></StgValue>
</operation>

<operation id="10318" st_id="878" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9594" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.0_ifconv:12  %sub_ln461_174 = sub i54 0, %zext_ln569_174

]]></Node>
<StgValue><ssdm name="sub_ln461_174"/></StgValue>
</operation>

<operation id="10319" st_id="878" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9595" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.9.0_ifconv:13  %select_ln570_174 = select i1 %tmp_702, i54 %sub_ln461_174, i54 %zext_ln569_174

]]></Node>
<StgValue><ssdm name="select_ln570_174"/></StgValue>
</operation>

<operation id="10320" st_id="878" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9596" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.9.0_ifconv:14  %icmp_ln571_174 = icmp eq i63 %trunc_ln557_174, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_174"/></StgValue>
</operation>

<operation id="10321" st_id="878" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9597" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:15  %sub_ln575_174 = sub i12 1075, %zext_ln461_174

]]></Node>
<StgValue><ssdm name="sub_ln575_174"/></StgValue>
</operation>

<operation id="10322" st_id="878" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9598" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:16  %icmp_ln581_174 = icmp sgt i12 %sub_ln575_174, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_174"/></StgValue>
</operation>

<operation id="10323" st_id="878" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9599" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:17  %add_ln581_174 = add i12 -4, %sub_ln575_174

]]></Node>
<StgValue><ssdm name="add_ln581_174"/></StgValue>
</operation>

<operation id="10324" st_id="878" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9600" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:18  %sub_ln581_174 = sub i12 4, %sub_ln575_174

]]></Node>
<StgValue><ssdm name="sub_ln581_174"/></StgValue>
</operation>

<operation id="10325" st_id="878" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9601" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:19  %select_ln581_174 = select i1 %icmp_ln581_174, i12 %add_ln581_174, i12 %sub_ln581_174

]]></Node>
<StgValue><ssdm name="select_ln581_174"/></StgValue>
</operation>

<operation id="10326" st_id="878" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9603" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:21  %icmp_ln582_174 = icmp eq i12 %sub_ln575_174, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_174"/></StgValue>
</operation>

<operation id="10327" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9604" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.0_ifconv:22  %trunc_ln583_174 = trunc i54 %select_ln570_174 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_174"/></StgValue>
</operation>

<operation id="10328" st_id="878" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9605" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:23  %icmp_ln585_174 = icmp ult i12 %select_ln581_174, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_174"/></StgValue>
</operation>

<operation id="10329" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9610" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.0_ifconv:28  %bitcast_ln696_349 = bitcast float %v_assign_2_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_349"/></StgValue>
</operation>

<operation id="10330" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.0_ifconv:29  %tmp_703 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_349, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="10331" st_id="878" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9612" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:30  %select_ln588_174 = select i1 %tmp_703, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_174"/></StgValue>
</operation>

<operation id="10332" st_id="878" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:32  %xor_ln571_174 = xor i1 %icmp_ln571_174, true

]]></Node>
<StgValue><ssdm name="xor_ln571_174"/></StgValue>
</operation>

<operation id="10333" st_id="878" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:33  %and_ln582_174 = and i1 %icmp_ln582_174, %xor_ln571_174

]]></Node>
<StgValue><ssdm name="and_ln582_174"/></StgValue>
</operation>

<operation id="10334" st_id="878" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9616" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:34  %select_ln582_174 = select i1 %and_ln582_174, i12 %trunc_ln583_174, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_174"/></StgValue>
</operation>

<operation id="10335" st_id="878" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:35  %or_ln582_174 = or i1 %icmp_ln571_174, %icmp_ln582_174

]]></Node>
<StgValue><ssdm name="or_ln582_174"/></StgValue>
</operation>

<operation id="10336" st_id="878" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:36  %xor_ln582_174 = xor i1 %or_ln582_174, true

]]></Node>
<StgValue><ssdm name="xor_ln582_174"/></StgValue>
</operation>

<operation id="10337" st_id="878" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:37  %and_ln581_174 = and i1 %icmp_ln581_174, %xor_ln582_174

]]></Node>
<StgValue><ssdm name="and_ln581_174"/></StgValue>
</operation>

<operation id="10338" st_id="878" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:38  %xor_ln585_174 = xor i1 %icmp_ln585_174, true

]]></Node>
<StgValue><ssdm name="xor_ln585_174"/></StgValue>
</operation>

<operation id="10339" st_id="878" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:39  %and_ln585_348 = and i1 %and_ln581_174, %xor_ln585_174

]]></Node>
<StgValue><ssdm name="and_ln585_348"/></StgValue>
</operation>

<operation id="10340" st_id="878" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9622" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:40  %select_ln585_348 = select i1 %and_ln585_348, i12 %select_ln588_174, i12 %select_ln582_174

]]></Node>
<StgValue><ssdm name="select_ln585_348"/></StgValue>
</operation>
</state>

<state id="879" st_id="879">

<operation id="10341" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9602" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:20  %sext_ln581_174 = sext i12 %select_ln581_174 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_174"/></StgValue>
</operation>

<operation id="10342" st_id="879" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9606" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:24  %icmp_ln603_174 = icmp ult i12 %select_ln581_174, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_174"/></StgValue>
</operation>

<operation id="10343" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9607" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.0_ifconv:25  %zext_ln586_174 = zext i32 %sext_ln581_174 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_174"/></StgValue>
</operation>

<operation id="10344" st_id="879" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9608" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.0_ifconv:26  %ashr_ln586_174 = ashr i54 %select_ln570_174, %zext_ln586_174

]]></Node>
<StgValue><ssdm name="ashr_ln586_174"/></StgValue>
</operation>

<operation id="10345" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9609" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.0_ifconv:27  %trunc_ln586_174 = trunc i54 %ashr_ln586_174 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_174"/></StgValue>
</operation>

<operation id="10346" st_id="879" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:31  %shl_ln604_174 = shl i12 %trunc_ln583_174, %select_ln581_174

]]></Node>
<StgValue><ssdm name="shl_ln604_174"/></StgValue>
</operation>

<operation id="10347" st_id="879" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:41  %and_ln585_349 = and i1 %and_ln581_174, %icmp_ln585_174

]]></Node>
<StgValue><ssdm name="and_ln585_349"/></StgValue>
</operation>

<operation id="10348" st_id="879" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9624" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:42  %select_ln585_349 = select i1 %and_ln585_349, i12 %trunc_ln586_174, i12 %select_ln585_348

]]></Node>
<StgValue><ssdm name="select_ln585_349"/></StgValue>
</operation>

<operation id="10349" st_id="879" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:43  %or_ln581_174 = or i1 %or_ln582_174, %icmp_ln581_174

]]></Node>
<StgValue><ssdm name="or_ln581_174"/></StgValue>
</operation>

<operation id="10350" st_id="879" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:44  %xor_ln581_174 = xor i1 %or_ln581_174, true

]]></Node>
<StgValue><ssdm name="xor_ln581_174"/></StgValue>
</operation>

<operation id="10351" st_id="879" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.0_ifconv:45  %and_ln603_174 = and i1 %icmp_ln603_174, %xor_ln581_174

]]></Node>
<StgValue><ssdm name="and_ln603_174"/></StgValue>
</operation>

<operation id="10352" st_id="879" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9628" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.0_ifconv:46  %select_ln603_174 = select i1 %and_ln603_174, i12 %shl_ln604_174, i12 %select_ln585_349

]]></Node>
<StgValue><ssdm name="select_ln603_174"/></StgValue>
</operation>

<operation id="10353" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9629" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.9.0_ifconv:47  br i1 %and_ln71_42, label %175, label %._crit_edge.2.9.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="10354" st_id="879" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9631" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_9_1 = call fastcc i16 @get3DImageIndex(i4 2, i11 %add_ln67_1, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_2_9_1"/></StgValue>
</operation>

<operation id="10355" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9632" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_704 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_9_1)

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="10356" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9633" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.9.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="880" st_id="880">

<operation id="10357" st_id="880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9635" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.9.1_ifconv:0  %has_hit_0_2_9_1 = phi i1 [ %tmp_704, %175 ], [ false, %._crit_edge.2.9.0_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_9_1"/></StgValue>
</operation>

<operation id="10358" st_id="880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9636" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:1  %zext_ln76_175 = zext i1 %has_hit_0_2_9_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_175"/></StgValue>
</operation>

<operation id="10359" st_id="880" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9637" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.1_ifconv:2  %v_assign_2_9_1 = uitofp i32 %zext_ln76_175 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9_1"/></StgValue>
</operation>
</state>

<state id="881" st_id="881">

<operation id="10360" st_id="881" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9637" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.1_ifconv:2  %v_assign_2_9_1 = uitofp i32 %zext_ln76_175 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9_1"/></StgValue>
</operation>
</state>

<state id="882" st_id="882">

<operation id="10361" st_id="882" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9638" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.1_ifconv:3  %d_assign_2_9_1 = fpext float %v_assign_2_9_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9_1"/></StgValue>
</operation>
</state>

<state id="883" st_id="883">

<operation id="10362" st_id="883" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9638" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.1_ifconv:3  %d_assign_2_9_1 = fpext float %v_assign_2_9_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9_1"/></StgValue>
</operation>

<operation id="10363" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9639" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.1_ifconv:4  %bitcast_ln696_350 = bitcast double %d_assign_2_9_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_350"/></StgValue>
</operation>

<operation id="10364" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9640" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.1_ifconv:5  %trunc_ln557_175 = trunc i64 %bitcast_ln696_350 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_175"/></StgValue>
</operation>

<operation id="10365" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9641" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.1_ifconv:6  %tmp_705 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_350, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="10366" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9642" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.9.1_ifconv:7  %p_Result_2_9_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_350, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_9_1"/></StgValue>
</operation>

<operation id="10367" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9643" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.9.1_ifconv:8  %zext_ln461_175 = zext i11 %p_Result_2_9_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_175"/></StgValue>
</operation>

<operation id="10368" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9644" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.1_ifconv:9  %trunc_ln565_175 = trunc i64 %bitcast_ln696_350 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_175"/></StgValue>
</operation>

<operation id="10369" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9645" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.9.1_ifconv:10  %tmp_350 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_175)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="10370" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9646" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.9.1_ifconv:11  %zext_ln569_175 = zext i53 %tmp_350 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_175"/></StgValue>
</operation>

<operation id="10371" st_id="883" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9647" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.1_ifconv:12  %sub_ln461_175 = sub i54 0, %zext_ln569_175

]]></Node>
<StgValue><ssdm name="sub_ln461_175"/></StgValue>
</operation>

<operation id="10372" st_id="883" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9648" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.9.1_ifconv:13  %select_ln570_175 = select i1 %tmp_705, i54 %sub_ln461_175, i54 %zext_ln569_175

]]></Node>
<StgValue><ssdm name="select_ln570_175"/></StgValue>
</operation>

<operation id="10373" st_id="883" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9649" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.9.1_ifconv:14  %icmp_ln571_175 = icmp eq i63 %trunc_ln557_175, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_175"/></StgValue>
</operation>

<operation id="10374" st_id="883" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9650" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:15  %sub_ln575_175 = sub i12 1075, %zext_ln461_175

]]></Node>
<StgValue><ssdm name="sub_ln575_175"/></StgValue>
</operation>

<operation id="10375" st_id="883" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9651" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:16  %icmp_ln581_175 = icmp sgt i12 %sub_ln575_175, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_175"/></StgValue>
</operation>

<operation id="10376" st_id="883" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:17  %add_ln581_175 = add i12 -4, %sub_ln575_175

]]></Node>
<StgValue><ssdm name="add_ln581_175"/></StgValue>
</operation>

<operation id="10377" st_id="883" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9653" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:18  %sub_ln581_175 = sub i12 4, %sub_ln575_175

]]></Node>
<StgValue><ssdm name="sub_ln581_175"/></StgValue>
</operation>

<operation id="10378" st_id="883" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9654" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:19  %select_ln581_175 = select i1 %icmp_ln581_175, i12 %add_ln581_175, i12 %sub_ln581_175

]]></Node>
<StgValue><ssdm name="select_ln581_175"/></StgValue>
</operation>

<operation id="10379" st_id="883" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9656" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:21  %icmp_ln582_175 = icmp eq i12 %sub_ln575_175, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_175"/></StgValue>
</operation>

<operation id="10380" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9657" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.1_ifconv:22  %trunc_ln583_175 = trunc i54 %select_ln570_175 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_175"/></StgValue>
</operation>

<operation id="10381" st_id="883" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9658" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:23  %icmp_ln585_175 = icmp ult i12 %select_ln581_175, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_175"/></StgValue>
</operation>

<operation id="10382" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9663" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.1_ifconv:28  %bitcast_ln696_351 = bitcast float %v_assign_2_9_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_351"/></StgValue>
</operation>

<operation id="10383" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.1_ifconv:29  %tmp_706 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_351, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="10384" st_id="883" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9665" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:30  %select_ln588_175 = select i1 %tmp_706, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_175"/></StgValue>
</operation>

<operation id="10385" st_id="883" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:32  %xor_ln571_175 = xor i1 %icmp_ln571_175, true

]]></Node>
<StgValue><ssdm name="xor_ln571_175"/></StgValue>
</operation>

<operation id="10386" st_id="883" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:33  %and_ln582_175 = and i1 %icmp_ln582_175, %xor_ln571_175

]]></Node>
<StgValue><ssdm name="and_ln582_175"/></StgValue>
</operation>

<operation id="10387" st_id="883" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9669" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:34  %select_ln582_175 = select i1 %and_ln582_175, i12 %trunc_ln583_175, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_175"/></StgValue>
</operation>

<operation id="10388" st_id="883" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:35  %or_ln582_175 = or i1 %icmp_ln571_175, %icmp_ln582_175

]]></Node>
<StgValue><ssdm name="or_ln582_175"/></StgValue>
</operation>

<operation id="10389" st_id="883" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:36  %xor_ln582_175 = xor i1 %or_ln582_175, true

]]></Node>
<StgValue><ssdm name="xor_ln582_175"/></StgValue>
</operation>

<operation id="10390" st_id="883" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:37  %and_ln581_175 = and i1 %icmp_ln581_175, %xor_ln582_175

]]></Node>
<StgValue><ssdm name="and_ln581_175"/></StgValue>
</operation>

<operation id="10391" st_id="883" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:38  %xor_ln585_175 = xor i1 %icmp_ln585_175, true

]]></Node>
<StgValue><ssdm name="xor_ln585_175"/></StgValue>
</operation>

<operation id="10392" st_id="883" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:39  %and_ln585_350 = and i1 %and_ln581_175, %xor_ln585_175

]]></Node>
<StgValue><ssdm name="and_ln585_350"/></StgValue>
</operation>

<operation id="10393" st_id="883" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9675" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:40  %select_ln585_350 = select i1 %and_ln585_350, i12 %select_ln588_175, i12 %select_ln582_175

]]></Node>
<StgValue><ssdm name="select_ln585_350"/></StgValue>
</operation>
</state>

<state id="884" st_id="884">

<operation id="10394" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9655" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:20  %sext_ln581_175 = sext i12 %select_ln581_175 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_175"/></StgValue>
</operation>

<operation id="10395" st_id="884" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9659" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:24  %icmp_ln603_175 = icmp ult i12 %select_ln581_175, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_175"/></StgValue>
</operation>

<operation id="10396" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9660" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.1_ifconv:25  %zext_ln586_175 = zext i32 %sext_ln581_175 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_175"/></StgValue>
</operation>

<operation id="10397" st_id="884" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9661" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.1_ifconv:26  %ashr_ln586_175 = ashr i54 %select_ln570_175, %zext_ln586_175

]]></Node>
<StgValue><ssdm name="ashr_ln586_175"/></StgValue>
</operation>

<operation id="10398" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9662" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.1_ifconv:27  %trunc_ln586_175 = trunc i54 %ashr_ln586_175 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_175"/></StgValue>
</operation>

<operation id="10399" st_id="884" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9666" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:31  %shl_ln604_175 = shl i12 %trunc_ln583_175, %select_ln581_175

]]></Node>
<StgValue><ssdm name="shl_ln604_175"/></StgValue>
</operation>

<operation id="10400" st_id="884" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:41  %and_ln585_351 = and i1 %and_ln581_175, %icmp_ln585_175

]]></Node>
<StgValue><ssdm name="and_ln585_351"/></StgValue>
</operation>

<operation id="10401" st_id="884" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9677" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:42  %select_ln585_351 = select i1 %and_ln585_351, i12 %trunc_ln586_175, i12 %select_ln585_350

]]></Node>
<StgValue><ssdm name="select_ln585_351"/></StgValue>
</operation>

<operation id="10402" st_id="884" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:43  %or_ln581_175 = or i1 %or_ln582_175, %icmp_ln581_175

]]></Node>
<StgValue><ssdm name="or_ln581_175"/></StgValue>
</operation>

<operation id="10403" st_id="884" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:44  %xor_ln581_175 = xor i1 %or_ln581_175, true

]]></Node>
<StgValue><ssdm name="xor_ln581_175"/></StgValue>
</operation>

<operation id="10404" st_id="884" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.1_ifconv:45  %and_ln603_175 = and i1 %icmp_ln603_175, %xor_ln581_175

]]></Node>
<StgValue><ssdm name="and_ln603_175"/></StgValue>
</operation>

<operation id="10405" st_id="884" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9681" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.1_ifconv:46  %select_ln603_175 = select i1 %and_ln603_175, i12 %shl_ln604_175, i12 %select_ln585_351

]]></Node>
<StgValue><ssdm name="select_ln603_175"/></StgValue>
</operation>

<operation id="10406" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.9.1_ifconv:47  br i1 %and_ln71_42, label %176, label %._crit_edge.2.9.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="10407" st_id="884" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9684" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_9_2 = call fastcc i16 @get3DImageIndex(i4 3, i11 %add_ln67_1, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_2_9_2"/></StgValue>
</operation>

<operation id="10408" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9685" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_707 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_9_2)

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="10409" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9686" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.9.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="885" st_id="885">

<operation id="10410" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9688" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.9.2_ifconv:0  %has_hit_0_2_9_2 = phi i1 [ %tmp_707, %176 ], [ false, %._crit_edge.2.9.1_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_9_2"/></StgValue>
</operation>

<operation id="10411" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9689" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:1  %zext_ln76_176 = zext i1 %has_hit_0_2_9_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_176"/></StgValue>
</operation>

<operation id="10412" st_id="885" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9690" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.2_ifconv:2  %v_assign_2_9_2 = uitofp i32 %zext_ln76_176 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9_2"/></StgValue>
</operation>
</state>

<state id="886" st_id="886">

<operation id="10413" st_id="886" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9690" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.2_ifconv:2  %v_assign_2_9_2 = uitofp i32 %zext_ln76_176 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9_2"/></StgValue>
</operation>
</state>

<state id="887" st_id="887">

<operation id="10414" st_id="887" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9691" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.2_ifconv:3  %d_assign_2_9_2 = fpext float %v_assign_2_9_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9_2"/></StgValue>
</operation>
</state>

<state id="888" st_id="888">

<operation id="10415" st_id="888" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9691" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.2_ifconv:3  %d_assign_2_9_2 = fpext float %v_assign_2_9_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9_2"/></StgValue>
</operation>

<operation id="10416" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9692" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.2_ifconv:4  %bitcast_ln696_352 = bitcast double %d_assign_2_9_2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_352"/></StgValue>
</operation>

<operation id="10417" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9693" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.2_ifconv:5  %trunc_ln557_176 = trunc i64 %bitcast_ln696_352 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_176"/></StgValue>
</operation>

<operation id="10418" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9694" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.2_ifconv:6  %tmp_708 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_352, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="10419" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9695" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.9.2_ifconv:7  %p_Result_2_9_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_352, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_9_2"/></StgValue>
</operation>

<operation id="10420" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9696" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.9.2_ifconv:8  %zext_ln461_176 = zext i11 %p_Result_2_9_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_176"/></StgValue>
</operation>

<operation id="10421" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9697" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.2_ifconv:9  %trunc_ln565_176 = trunc i64 %bitcast_ln696_352 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_176"/></StgValue>
</operation>

<operation id="10422" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9698" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.9.2_ifconv:10  %tmp_352 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_176)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="10423" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9699" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.9.2_ifconv:11  %zext_ln569_176 = zext i53 %tmp_352 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_176"/></StgValue>
</operation>

<operation id="10424" st_id="888" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9700" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.2_ifconv:12  %sub_ln461_176 = sub i54 0, %zext_ln569_176

]]></Node>
<StgValue><ssdm name="sub_ln461_176"/></StgValue>
</operation>

<operation id="10425" st_id="888" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9701" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.9.2_ifconv:13  %select_ln570_176 = select i1 %tmp_708, i54 %sub_ln461_176, i54 %zext_ln569_176

]]></Node>
<StgValue><ssdm name="select_ln570_176"/></StgValue>
</operation>

<operation id="10426" st_id="888" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9702" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.9.2_ifconv:14  %icmp_ln571_176 = icmp eq i63 %trunc_ln557_176, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_176"/></StgValue>
</operation>

<operation id="10427" st_id="888" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9703" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:15  %sub_ln575_176 = sub i12 1075, %zext_ln461_176

]]></Node>
<StgValue><ssdm name="sub_ln575_176"/></StgValue>
</operation>

<operation id="10428" st_id="888" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9704" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:16  %icmp_ln581_176 = icmp sgt i12 %sub_ln575_176, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_176"/></StgValue>
</operation>

<operation id="10429" st_id="888" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:17  %add_ln581_176 = add i12 -4, %sub_ln575_176

]]></Node>
<StgValue><ssdm name="add_ln581_176"/></StgValue>
</operation>

<operation id="10430" st_id="888" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9706" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:18  %sub_ln581_176 = sub i12 4, %sub_ln575_176

]]></Node>
<StgValue><ssdm name="sub_ln581_176"/></StgValue>
</operation>

<operation id="10431" st_id="888" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9707" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:19  %select_ln581_176 = select i1 %icmp_ln581_176, i12 %add_ln581_176, i12 %sub_ln581_176

]]></Node>
<StgValue><ssdm name="select_ln581_176"/></StgValue>
</operation>

<operation id="10432" st_id="888" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9709" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:21  %icmp_ln582_176 = icmp eq i12 %sub_ln575_176, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_176"/></StgValue>
</operation>

<operation id="10433" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9710" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.2_ifconv:22  %trunc_ln583_176 = trunc i54 %select_ln570_176 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_176"/></StgValue>
</operation>

<operation id="10434" st_id="888" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9711" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:23  %icmp_ln585_176 = icmp ult i12 %select_ln581_176, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_176"/></StgValue>
</operation>

<operation id="10435" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9716" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.2_ifconv:28  %bitcast_ln696_353 = bitcast float %v_assign_2_9_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_353"/></StgValue>
</operation>

<operation id="10436" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.2_ifconv:29  %tmp_709 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_353, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="10437" st_id="888" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9718" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:30  %select_ln588_176 = select i1 %tmp_709, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_176"/></StgValue>
</operation>

<operation id="10438" st_id="888" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:32  %xor_ln571_176 = xor i1 %icmp_ln571_176, true

]]></Node>
<StgValue><ssdm name="xor_ln571_176"/></StgValue>
</operation>

<operation id="10439" st_id="888" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:33  %and_ln582_176 = and i1 %icmp_ln582_176, %xor_ln571_176

]]></Node>
<StgValue><ssdm name="and_ln582_176"/></StgValue>
</operation>

<operation id="10440" st_id="888" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9722" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:34  %select_ln582_176 = select i1 %and_ln582_176, i12 %trunc_ln583_176, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_176"/></StgValue>
</operation>

<operation id="10441" st_id="888" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:35  %or_ln582_176 = or i1 %icmp_ln571_176, %icmp_ln582_176

]]></Node>
<StgValue><ssdm name="or_ln582_176"/></StgValue>
</operation>

<operation id="10442" st_id="888" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:36  %xor_ln582_176 = xor i1 %or_ln582_176, true

]]></Node>
<StgValue><ssdm name="xor_ln582_176"/></StgValue>
</operation>

<operation id="10443" st_id="888" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:37  %and_ln581_176 = and i1 %icmp_ln581_176, %xor_ln582_176

]]></Node>
<StgValue><ssdm name="and_ln581_176"/></StgValue>
</operation>

<operation id="10444" st_id="888" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:38  %xor_ln585_176 = xor i1 %icmp_ln585_176, true

]]></Node>
<StgValue><ssdm name="xor_ln585_176"/></StgValue>
</operation>

<operation id="10445" st_id="888" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:39  %and_ln585_352 = and i1 %and_ln581_176, %xor_ln585_176

]]></Node>
<StgValue><ssdm name="and_ln585_352"/></StgValue>
</operation>

<operation id="10446" st_id="888" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9728" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:40  %select_ln585_352 = select i1 %and_ln585_352, i12 %select_ln588_176, i12 %select_ln582_176

]]></Node>
<StgValue><ssdm name="select_ln585_352"/></StgValue>
</operation>
</state>

<state id="889" st_id="889">

<operation id="10447" st_id="889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9708" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:20  %sext_ln581_176 = sext i12 %select_ln581_176 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_176"/></StgValue>
</operation>

<operation id="10448" st_id="889" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9712" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:24  %icmp_ln603_176 = icmp ult i12 %select_ln581_176, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_176"/></StgValue>
</operation>

<operation id="10449" st_id="889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9713" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.2_ifconv:25  %zext_ln586_176 = zext i32 %sext_ln581_176 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_176"/></StgValue>
</operation>

<operation id="10450" st_id="889" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9714" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.2_ifconv:26  %ashr_ln586_176 = ashr i54 %select_ln570_176, %zext_ln586_176

]]></Node>
<StgValue><ssdm name="ashr_ln586_176"/></StgValue>
</operation>

<operation id="10451" st_id="889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9715" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.2_ifconv:27  %trunc_ln586_176 = trunc i54 %ashr_ln586_176 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_176"/></StgValue>
</operation>

<operation id="10452" st_id="889" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9719" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:31  %shl_ln604_176 = shl i12 %trunc_ln583_176, %select_ln581_176

]]></Node>
<StgValue><ssdm name="shl_ln604_176"/></StgValue>
</operation>

<operation id="10453" st_id="889" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:41  %and_ln585_353 = and i1 %and_ln581_176, %icmp_ln585_176

]]></Node>
<StgValue><ssdm name="and_ln585_353"/></StgValue>
</operation>

<operation id="10454" st_id="889" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9730" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:42  %select_ln585_353 = select i1 %and_ln585_353, i12 %trunc_ln586_176, i12 %select_ln585_352

]]></Node>
<StgValue><ssdm name="select_ln585_353"/></StgValue>
</operation>

<operation id="10455" st_id="889" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:43  %or_ln581_176 = or i1 %or_ln582_176, %icmp_ln581_176

]]></Node>
<StgValue><ssdm name="or_ln581_176"/></StgValue>
</operation>

<operation id="10456" st_id="889" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:44  %xor_ln581_176 = xor i1 %or_ln581_176, true

]]></Node>
<StgValue><ssdm name="xor_ln581_176"/></StgValue>
</operation>

<operation id="10457" st_id="889" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.2_ifconv:45  %and_ln603_176 = and i1 %icmp_ln603_176, %xor_ln581_176

]]></Node>
<StgValue><ssdm name="and_ln603_176"/></StgValue>
</operation>

<operation id="10458" st_id="889" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9734" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.2_ifconv:46  %select_ln603_176 = select i1 %and_ln603_176, i12 %shl_ln604_176, i12 %select_ln585_353

]]></Node>
<StgValue><ssdm name="select_ln603_176"/></StgValue>
</operation>

<operation id="10459" st_id="889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.9.2_ifconv:47  br i1 %and_ln71_42, label %177, label %._crit_edge.2.9.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="10460" st_id="889" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9737" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_9_3 = call fastcc i16 @get3DImageIndex(i4 4, i11 %add_ln67_1, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_2_9_3"/></StgValue>
</operation>

<operation id="10461" st_id="889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9738" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_710 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_9_3)

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="10462" st_id="889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9739" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.9.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="890" st_id="890">

<operation id="10463" st_id="890" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9741" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.9.3_ifconv:0  %has_hit_0_2_9_3 = phi i1 [ %tmp_710, %177 ], [ false, %._crit_edge.2.9.2_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_9_3"/></StgValue>
</operation>

<operation id="10464" st_id="890" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9742" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:1  %zext_ln76_177 = zext i1 %has_hit_0_2_9_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_177"/></StgValue>
</operation>

<operation id="10465" st_id="890" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9743" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.3_ifconv:2  %v_assign_2_9_3 = uitofp i32 %zext_ln76_177 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9_3"/></StgValue>
</operation>
</state>

<state id="891" st_id="891">

<operation id="10466" st_id="891" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9743" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.3_ifconv:2  %v_assign_2_9_3 = uitofp i32 %zext_ln76_177 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9_3"/></StgValue>
</operation>
</state>

<state id="892" st_id="892">

<operation id="10467" st_id="892" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9744" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.3_ifconv:3  %d_assign_2_9_3 = fpext float %v_assign_2_9_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9_3"/></StgValue>
</operation>
</state>

<state id="893" st_id="893">

<operation id="10468" st_id="893" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9744" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.3_ifconv:3  %d_assign_2_9_3 = fpext float %v_assign_2_9_3 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9_3"/></StgValue>
</operation>

<operation id="10469" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9745" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.3_ifconv:4  %bitcast_ln696_354 = bitcast double %d_assign_2_9_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_354"/></StgValue>
</operation>

<operation id="10470" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9746" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.3_ifconv:5  %trunc_ln557_177 = trunc i64 %bitcast_ln696_354 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_177"/></StgValue>
</operation>

<operation id="10471" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9747" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.3_ifconv:6  %tmp_711 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_354, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="10472" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9748" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.9.3_ifconv:7  %p_Result_2_9_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_354, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_9_3"/></StgValue>
</operation>

<operation id="10473" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9749" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.9.3_ifconv:8  %zext_ln461_177 = zext i11 %p_Result_2_9_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_177"/></StgValue>
</operation>

<operation id="10474" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9750" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.3_ifconv:9  %trunc_ln565_177 = trunc i64 %bitcast_ln696_354 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_177"/></StgValue>
</operation>

<operation id="10475" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9751" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.9.3_ifconv:10  %tmp_354 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_177)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="10476" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9752" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.9.3_ifconv:11  %zext_ln569_177 = zext i53 %tmp_354 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_177"/></StgValue>
</operation>

<operation id="10477" st_id="893" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9753" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.3_ifconv:12  %sub_ln461_177 = sub i54 0, %zext_ln569_177

]]></Node>
<StgValue><ssdm name="sub_ln461_177"/></StgValue>
</operation>

<operation id="10478" st_id="893" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9754" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.9.3_ifconv:13  %select_ln570_177 = select i1 %tmp_711, i54 %sub_ln461_177, i54 %zext_ln569_177

]]></Node>
<StgValue><ssdm name="select_ln570_177"/></StgValue>
</operation>

<operation id="10479" st_id="893" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9755" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.9.3_ifconv:14  %icmp_ln571_177 = icmp eq i63 %trunc_ln557_177, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_177"/></StgValue>
</operation>

<operation id="10480" st_id="893" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9756" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:15  %sub_ln575_177 = sub i12 1075, %zext_ln461_177

]]></Node>
<StgValue><ssdm name="sub_ln575_177"/></StgValue>
</operation>

<operation id="10481" st_id="893" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9757" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:16  %icmp_ln581_177 = icmp sgt i12 %sub_ln575_177, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_177"/></StgValue>
</operation>

<operation id="10482" st_id="893" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9758" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:17  %add_ln581_177 = add i12 -4, %sub_ln575_177

]]></Node>
<StgValue><ssdm name="add_ln581_177"/></StgValue>
</operation>

<operation id="10483" st_id="893" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9759" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:18  %sub_ln581_177 = sub i12 4, %sub_ln575_177

]]></Node>
<StgValue><ssdm name="sub_ln581_177"/></StgValue>
</operation>

<operation id="10484" st_id="893" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9760" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:19  %select_ln581_177 = select i1 %icmp_ln581_177, i12 %add_ln581_177, i12 %sub_ln581_177

]]></Node>
<StgValue><ssdm name="select_ln581_177"/></StgValue>
</operation>

<operation id="10485" st_id="893" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9762" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:21  %icmp_ln582_177 = icmp eq i12 %sub_ln575_177, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_177"/></StgValue>
</operation>

<operation id="10486" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9763" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.3_ifconv:22  %trunc_ln583_177 = trunc i54 %select_ln570_177 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_177"/></StgValue>
</operation>

<operation id="10487" st_id="893" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9764" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:23  %icmp_ln585_177 = icmp ult i12 %select_ln581_177, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_177"/></StgValue>
</operation>

<operation id="10488" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9769" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.3_ifconv:28  %bitcast_ln696_355 = bitcast float %v_assign_2_9_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_355"/></StgValue>
</operation>

<operation id="10489" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.3_ifconv:29  %tmp_712 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_355, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="10490" st_id="893" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9771" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:30  %select_ln588_177 = select i1 %tmp_712, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_177"/></StgValue>
</operation>

<operation id="10491" st_id="893" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:32  %xor_ln571_177 = xor i1 %icmp_ln571_177, true

]]></Node>
<StgValue><ssdm name="xor_ln571_177"/></StgValue>
</operation>

<operation id="10492" st_id="893" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:33  %and_ln582_177 = and i1 %icmp_ln582_177, %xor_ln571_177

]]></Node>
<StgValue><ssdm name="and_ln582_177"/></StgValue>
</operation>

<operation id="10493" st_id="893" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9775" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:34  %select_ln582_177 = select i1 %and_ln582_177, i12 %trunc_ln583_177, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_177"/></StgValue>
</operation>

<operation id="10494" st_id="893" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:35  %or_ln582_177 = or i1 %icmp_ln571_177, %icmp_ln582_177

]]></Node>
<StgValue><ssdm name="or_ln582_177"/></StgValue>
</operation>

<operation id="10495" st_id="893" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:36  %xor_ln582_177 = xor i1 %or_ln582_177, true

]]></Node>
<StgValue><ssdm name="xor_ln582_177"/></StgValue>
</operation>

<operation id="10496" st_id="893" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:37  %and_ln581_177 = and i1 %icmp_ln581_177, %xor_ln582_177

]]></Node>
<StgValue><ssdm name="and_ln581_177"/></StgValue>
</operation>

<operation id="10497" st_id="893" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:38  %xor_ln585_177 = xor i1 %icmp_ln585_177, true

]]></Node>
<StgValue><ssdm name="xor_ln585_177"/></StgValue>
</operation>

<operation id="10498" st_id="893" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:39  %and_ln585_354 = and i1 %and_ln581_177, %xor_ln585_177

]]></Node>
<StgValue><ssdm name="and_ln585_354"/></StgValue>
</operation>

<operation id="10499" st_id="893" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9781" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:40  %select_ln585_354 = select i1 %and_ln585_354, i12 %select_ln588_177, i12 %select_ln582_177

]]></Node>
<StgValue><ssdm name="select_ln585_354"/></StgValue>
</operation>
</state>

<state id="894" st_id="894">

<operation id="10500" st_id="894" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9761" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:20  %sext_ln581_177 = sext i12 %select_ln581_177 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_177"/></StgValue>
</operation>

<operation id="10501" st_id="894" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9765" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:24  %icmp_ln603_177 = icmp ult i12 %select_ln581_177, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_177"/></StgValue>
</operation>

<operation id="10502" st_id="894" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9766" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.3_ifconv:25  %zext_ln586_177 = zext i32 %sext_ln581_177 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_177"/></StgValue>
</operation>

<operation id="10503" st_id="894" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9767" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.3_ifconv:26  %ashr_ln586_177 = ashr i54 %select_ln570_177, %zext_ln586_177

]]></Node>
<StgValue><ssdm name="ashr_ln586_177"/></StgValue>
</operation>

<operation id="10504" st_id="894" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9768" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.3_ifconv:27  %trunc_ln586_177 = trunc i54 %ashr_ln586_177 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_177"/></StgValue>
</operation>

<operation id="10505" st_id="894" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9772" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:31  %shl_ln604_177 = shl i12 %trunc_ln583_177, %select_ln581_177

]]></Node>
<StgValue><ssdm name="shl_ln604_177"/></StgValue>
</operation>

<operation id="10506" st_id="894" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:41  %and_ln585_355 = and i1 %and_ln581_177, %icmp_ln585_177

]]></Node>
<StgValue><ssdm name="and_ln585_355"/></StgValue>
</operation>

<operation id="10507" st_id="894" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9783" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:42  %select_ln585_355 = select i1 %and_ln585_355, i12 %trunc_ln586_177, i12 %select_ln585_354

]]></Node>
<StgValue><ssdm name="select_ln585_355"/></StgValue>
</operation>

<operation id="10508" st_id="894" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:43  %or_ln581_177 = or i1 %or_ln582_177, %icmp_ln581_177

]]></Node>
<StgValue><ssdm name="or_ln581_177"/></StgValue>
</operation>

<operation id="10509" st_id="894" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:44  %xor_ln581_177 = xor i1 %or_ln581_177, true

]]></Node>
<StgValue><ssdm name="xor_ln581_177"/></StgValue>
</operation>

<operation id="10510" st_id="894" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.3_ifconv:45  %and_ln603_177 = and i1 %icmp_ln603_177, %xor_ln581_177

]]></Node>
<StgValue><ssdm name="and_ln603_177"/></StgValue>
</operation>

<operation id="10511" st_id="894" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9787" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.3_ifconv:46  %select_ln603_177 = select i1 %and_ln603_177, i12 %shl_ln604_177, i12 %select_ln585_355

]]></Node>
<StgValue><ssdm name="select_ln603_177"/></StgValue>
</operation>

<operation id="10512" st_id="894" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9788" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.9.3_ifconv:47  br i1 %and_ln71_42, label %178, label %._crit_edge.2.9.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="10513" st_id="894" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9790" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_9_4 = call fastcc i16 @get3DImageIndex(i4 5, i11 %add_ln67_1, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_2_9_4"/></StgValue>
</operation>

<operation id="10514" st_id="894" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9791" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_713 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_9_4)

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="10515" st_id="894" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9792" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.9.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="895" st_id="895">

<operation id="10516" st_id="895" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9794" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.9.4_ifconv:0  %has_hit_0_2_9_4 = phi i1 [ %tmp_713, %178 ], [ false, %._crit_edge.2.9.3_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_9_4"/></StgValue>
</operation>

<operation id="10517" st_id="895" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9795" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:1  %zext_ln76_178 = zext i1 %has_hit_0_2_9_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_178"/></StgValue>
</operation>

<operation id="10518" st_id="895" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9796" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.4_ifconv:2  %v_assign_2_9_4 = uitofp i32 %zext_ln76_178 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9_4"/></StgValue>
</operation>
</state>

<state id="896" st_id="896">

<operation id="10519" st_id="896" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9796" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.4_ifconv:2  %v_assign_2_9_4 = uitofp i32 %zext_ln76_178 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9_4"/></StgValue>
</operation>
</state>

<state id="897" st_id="897">

<operation id="10520" st_id="897" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9797" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.4_ifconv:3  %d_assign_2_9_4 = fpext float %v_assign_2_9_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9_4"/></StgValue>
</operation>
</state>

<state id="898" st_id="898">

<operation id="10521" st_id="898" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9797" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.4_ifconv:3  %d_assign_2_9_4 = fpext float %v_assign_2_9_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9_4"/></StgValue>
</operation>

<operation id="10522" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9798" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.4_ifconv:4  %bitcast_ln696_356 = bitcast double %d_assign_2_9_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_356"/></StgValue>
</operation>

<operation id="10523" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9799" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.4_ifconv:5  %trunc_ln557_178 = trunc i64 %bitcast_ln696_356 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_178"/></StgValue>
</operation>

<operation id="10524" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9800" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.4_ifconv:6  %tmp_714 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_356, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="10525" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9801" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.9.4_ifconv:7  %p_Result_2_9_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_356, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_9_4"/></StgValue>
</operation>

<operation id="10526" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9802" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.9.4_ifconv:8  %zext_ln461_178 = zext i11 %p_Result_2_9_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_178"/></StgValue>
</operation>

<operation id="10527" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9803" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.4_ifconv:9  %trunc_ln565_178 = trunc i64 %bitcast_ln696_356 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_178"/></StgValue>
</operation>

<operation id="10528" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9804" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.9.4_ifconv:10  %tmp_356 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_178)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="10529" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9805" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.9.4_ifconv:11  %zext_ln569_178 = zext i53 %tmp_356 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_178"/></StgValue>
</operation>

<operation id="10530" st_id="898" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9806" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.4_ifconv:12  %sub_ln461_178 = sub i54 0, %zext_ln569_178

]]></Node>
<StgValue><ssdm name="sub_ln461_178"/></StgValue>
</operation>

<operation id="10531" st_id="898" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9807" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.9.4_ifconv:13  %select_ln570_178 = select i1 %tmp_714, i54 %sub_ln461_178, i54 %zext_ln569_178

]]></Node>
<StgValue><ssdm name="select_ln570_178"/></StgValue>
</operation>

<operation id="10532" st_id="898" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9808" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.9.4_ifconv:14  %icmp_ln571_178 = icmp eq i63 %trunc_ln557_178, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_178"/></StgValue>
</operation>

<operation id="10533" st_id="898" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9809" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:15  %sub_ln575_178 = sub i12 1075, %zext_ln461_178

]]></Node>
<StgValue><ssdm name="sub_ln575_178"/></StgValue>
</operation>

<operation id="10534" st_id="898" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9810" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:16  %icmp_ln581_178 = icmp sgt i12 %sub_ln575_178, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_178"/></StgValue>
</operation>

<operation id="10535" st_id="898" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9811" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:17  %add_ln581_178 = add i12 -4, %sub_ln575_178

]]></Node>
<StgValue><ssdm name="add_ln581_178"/></StgValue>
</operation>

<operation id="10536" st_id="898" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9812" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:18  %sub_ln581_178 = sub i12 4, %sub_ln575_178

]]></Node>
<StgValue><ssdm name="sub_ln581_178"/></StgValue>
</operation>

<operation id="10537" st_id="898" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9813" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:19  %select_ln581_178 = select i1 %icmp_ln581_178, i12 %add_ln581_178, i12 %sub_ln581_178

]]></Node>
<StgValue><ssdm name="select_ln581_178"/></StgValue>
</operation>

<operation id="10538" st_id="898" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9815" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:21  %icmp_ln582_178 = icmp eq i12 %sub_ln575_178, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_178"/></StgValue>
</operation>

<operation id="10539" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9816" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.4_ifconv:22  %trunc_ln583_178 = trunc i54 %select_ln570_178 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_178"/></StgValue>
</operation>

<operation id="10540" st_id="898" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9817" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:23  %icmp_ln585_178 = icmp ult i12 %select_ln581_178, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_178"/></StgValue>
</operation>

<operation id="10541" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9822" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.4_ifconv:28  %bitcast_ln696_357 = bitcast float %v_assign_2_9_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_357"/></StgValue>
</operation>

<operation id="10542" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.4_ifconv:29  %tmp_715 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_357, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="10543" st_id="898" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9824" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:30  %select_ln588_178 = select i1 %tmp_715, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_178"/></StgValue>
</operation>

<operation id="10544" st_id="898" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:32  %xor_ln571_178 = xor i1 %icmp_ln571_178, true

]]></Node>
<StgValue><ssdm name="xor_ln571_178"/></StgValue>
</operation>

<operation id="10545" st_id="898" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:33  %and_ln582_178 = and i1 %icmp_ln582_178, %xor_ln571_178

]]></Node>
<StgValue><ssdm name="and_ln582_178"/></StgValue>
</operation>

<operation id="10546" st_id="898" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9828" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:34  %select_ln582_178 = select i1 %and_ln582_178, i12 %trunc_ln583_178, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_178"/></StgValue>
</operation>

<operation id="10547" st_id="898" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:35  %or_ln582_178 = or i1 %icmp_ln571_178, %icmp_ln582_178

]]></Node>
<StgValue><ssdm name="or_ln582_178"/></StgValue>
</operation>

<operation id="10548" st_id="898" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:36  %xor_ln582_178 = xor i1 %or_ln582_178, true

]]></Node>
<StgValue><ssdm name="xor_ln582_178"/></StgValue>
</operation>

<operation id="10549" st_id="898" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:37  %and_ln581_178 = and i1 %icmp_ln581_178, %xor_ln582_178

]]></Node>
<StgValue><ssdm name="and_ln581_178"/></StgValue>
</operation>

<operation id="10550" st_id="898" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:38  %xor_ln585_178 = xor i1 %icmp_ln585_178, true

]]></Node>
<StgValue><ssdm name="xor_ln585_178"/></StgValue>
</operation>

<operation id="10551" st_id="898" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:39  %and_ln585_356 = and i1 %and_ln581_178, %xor_ln585_178

]]></Node>
<StgValue><ssdm name="and_ln585_356"/></StgValue>
</operation>

<operation id="10552" st_id="898" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9834" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:40  %select_ln585_356 = select i1 %and_ln585_356, i12 %select_ln588_178, i12 %select_ln582_178

]]></Node>
<StgValue><ssdm name="select_ln585_356"/></StgValue>
</operation>
</state>

<state id="899" st_id="899">

<operation id="10553" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9814" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:20  %sext_ln581_178 = sext i12 %select_ln581_178 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_178"/></StgValue>
</operation>

<operation id="10554" st_id="899" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9818" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:24  %icmp_ln603_178 = icmp ult i12 %select_ln581_178, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_178"/></StgValue>
</operation>

<operation id="10555" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9819" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.4_ifconv:25  %zext_ln586_178 = zext i32 %sext_ln581_178 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_178"/></StgValue>
</operation>

<operation id="10556" st_id="899" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9820" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.4_ifconv:26  %ashr_ln586_178 = ashr i54 %select_ln570_178, %zext_ln586_178

]]></Node>
<StgValue><ssdm name="ashr_ln586_178"/></StgValue>
</operation>

<operation id="10557" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9821" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.4_ifconv:27  %trunc_ln586_178 = trunc i54 %ashr_ln586_178 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_178"/></StgValue>
</operation>

<operation id="10558" st_id="899" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9825" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:31  %shl_ln604_178 = shl i12 %trunc_ln583_178, %select_ln581_178

]]></Node>
<StgValue><ssdm name="shl_ln604_178"/></StgValue>
</operation>

<operation id="10559" st_id="899" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:41  %and_ln585_357 = and i1 %and_ln581_178, %icmp_ln585_178

]]></Node>
<StgValue><ssdm name="and_ln585_357"/></StgValue>
</operation>

<operation id="10560" st_id="899" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9836" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:42  %select_ln585_357 = select i1 %and_ln585_357, i12 %trunc_ln586_178, i12 %select_ln585_356

]]></Node>
<StgValue><ssdm name="select_ln585_357"/></StgValue>
</operation>

<operation id="10561" st_id="899" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:43  %or_ln581_178 = or i1 %or_ln582_178, %icmp_ln581_178

]]></Node>
<StgValue><ssdm name="or_ln581_178"/></StgValue>
</operation>

<operation id="10562" st_id="899" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:44  %xor_ln581_178 = xor i1 %or_ln581_178, true

]]></Node>
<StgValue><ssdm name="xor_ln581_178"/></StgValue>
</operation>

<operation id="10563" st_id="899" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.4_ifconv:45  %and_ln603_178 = and i1 %icmp_ln603_178, %xor_ln581_178

]]></Node>
<StgValue><ssdm name="and_ln603_178"/></StgValue>
</operation>

<operation id="10564" st_id="899" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9840" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.4_ifconv:46  %select_ln603_178 = select i1 %and_ln603_178, i12 %shl_ln604_178, i12 %select_ln585_357

]]></Node>
<StgValue><ssdm name="select_ln603_178"/></StgValue>
</operation>

<operation id="10565" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9841" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.9.4_ifconv:47  br i1 %and_ln71_42, label %179, label %._crit_edge.2.9.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="10566" st_id="899" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9843" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="11" op_3_bw="11">
<![CDATA[
:0  %index_2_9_5 = call fastcc i16 @get3DImageIndex(i4 6, i11 %add_ln67_1, i11 %add_ln68_8)

]]></Node>
<StgValue><ssdm name="index_2_9_5"/></StgValue>
</operation>

<operation id="10567" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9844" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:1  %tmp_716 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %digi_read, i16 %index_2_9_5)

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="10568" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln71_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9845" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2.9.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="10569" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9895" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:48  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_178_V, i12 %select_ln603_173)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10570" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9896" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:49  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_177_V, i12 %select_ln603_167)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10571" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9897" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:50  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_176_V, i12 %select_ln603_161)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10572" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9898" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:51  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_175_V, i12 %select_ln603_155)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10573" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9899" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:52  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_174_V, i12 %select_ln603_149)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10574" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9900" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:53  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_173_V, i12 %select_ln603_143)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10575" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9901" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:54  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_172_V, i12 %select_ln603_137)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10576" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9902" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:55  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_171_V, i12 %select_ln603_131)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10577" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9903" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:56  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_170_V, i12 %select_ln603_125)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10578" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9904" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:57  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_169_V, i12 %select_ln603_119)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10579" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9905" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:58  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_168_V, i12 %select_ln603_113)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10580" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9906" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:59  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_167_V, i12 %select_ln603_107)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10581" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9907" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:60  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_166_V, i12 %select_ln603_101)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10582" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9908" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:61  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_165_V, i12 %select_ln603_95)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10583" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9909" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:62  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_164_V, i12 %select_ln603_89)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10584" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9910" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:63  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_163_V, i12 %select_ln603_83)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10585" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9911" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:64  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_162_V, i12 %select_ln603_77)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10586" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9912" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:65  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_161_V, i12 %select_ln603_71)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10587" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9913" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:66  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_160_V, i12 %select_ln603_65)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10588" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9914" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:67  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_159_V, i12 %select_ln603_59)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10589" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9915" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:68  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_158_V, i12 %select_ln603_53)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10590" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9916" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:69  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_157_V, i12 %select_ln603_47)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10591" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9917" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:70  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_156_V, i12 %select_ln603_41)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10592" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9918" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:71  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_155_V, i12 %select_ln603_35)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10593" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9919" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:72  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_154_V, i12 %select_ln603_29)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10594" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9920" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:73  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_153_V, i12 %select_ln603_23)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10595" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9921" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:74  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_152_V, i12 %select_ln603_17)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10596" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9922" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:75  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_151_V, i12 %select_ln603_11)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10597" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9923" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:76  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_150_V, i12 %select_ln603_5)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10598" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9924" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:77  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_149_V, i12 %select_ln603_178)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10599" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9925" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:78  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_148_V, i12 %select_ln603_172)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10600" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9926" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:79  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_147_V, i12 %select_ln603_166)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10601" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9927" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:80  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_146_V, i12 %select_ln603_160)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10602" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9928" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:81  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_145_V, i12 %select_ln603_154)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10603" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9929" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:82  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_144_V, i12 %select_ln603_148)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10604" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9930" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:83  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_143_V, i12 %select_ln603_142)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10605" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9931" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:84  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_142_V, i12 %select_ln603_136)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10606" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9932" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:85  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_141_V, i12 %select_ln603_130)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10607" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9933" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:86  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_140_V, i12 %select_ln603_124)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10608" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9934" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:87  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_139_V, i12 %select_ln603_118)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10609" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9935" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:88  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_138_V, i12 %select_ln603_112)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10610" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9936" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:89  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_137_V, i12 %select_ln603_106)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10611" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9937" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:90  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_136_V, i12 %select_ln603_100)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10612" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9938" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:91  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_135_V, i12 %select_ln603_94)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10613" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9939" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:92  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_134_V, i12 %select_ln603_88)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10614" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9940" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:93  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_133_V, i12 %select_ln603_82)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10615" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9941" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:94  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_132_V, i12 %select_ln603_76)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10616" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9942" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:95  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_131_V, i12 %select_ln603_70)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10617" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9943" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:96  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_130_V, i12 %select_ln603_64)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10618" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9944" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:97  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_129_V, i12 %select_ln603_58)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10619" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9945" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:98  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_128_V, i12 %select_ln603_52)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10620" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9946" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:99  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_127_V, i12 %select_ln603_46)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10621" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9947" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:100  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_126_V, i12 %select_ln603_40)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10622" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9948" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:101  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_125_V, i12 %select_ln603_34)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10623" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9949" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:102  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_124_V, i12 %select_ln603_28)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10624" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9950" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:103  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_123_V, i12 %select_ln603_22)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10625" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9951" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:104  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_122_V, i12 %select_ln603_16)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10626" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9952" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:105  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_121_V, i12 %select_ln603_10)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10627" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9953" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:106  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_120_V, i12 %select_ln603_4)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10628" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9954" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:107  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_119_V, i12 %select_ln603_177)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10629" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9955" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:108  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_118_V, i12 %select_ln603_171)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10630" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9956" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:109  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_117_V, i12 %select_ln603_165)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10631" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9957" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:110  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_116_V, i12 %select_ln603_159)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10632" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9958" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:111  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_115_V, i12 %select_ln603_153)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10633" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9959" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:112  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_114_V, i12 %select_ln603_147)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10634" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9960" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:113  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_113_V, i12 %select_ln603_141)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10635" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9961" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:114  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_112_V, i12 %select_ln603_135)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10636" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9962" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:115  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_111_V, i12 %select_ln603_129)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10637" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9963" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:116  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_110_V, i12 %select_ln603_123)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10638" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9964" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:117  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_109_V, i12 %select_ln603_117)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10639" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9965" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:118  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_108_V, i12 %select_ln603_111)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10640" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9966" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:119  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_107_V, i12 %select_ln603_105)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10641" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9967" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:120  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_106_V, i12 %select_ln603_99)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10642" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9968" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:121  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_105_V, i12 %select_ln603_93)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10643" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9969" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:122  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_104_V, i12 %select_ln603_87)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10644" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9970" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:123  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_103_V, i12 %select_ln603_81)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10645" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9971" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:124  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_102_V, i12 %select_ln603_75)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10646" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9972" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:125  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_101_V, i12 %select_ln603_69)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10647" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9973" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:126  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_100_V, i12 %select_ln603_63)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10648" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9974" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:127  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_99_V, i12 %select_ln603_57)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10649" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9975" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:128  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_98_V, i12 %select_ln603_51)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10650" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9976" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:129  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_97_V, i12 %select_ln603_45)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10651" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9977" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:130  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_96_V, i12 %select_ln603_39)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10652" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9978" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:131  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_95_V, i12 %select_ln603_33)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10653" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9979" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:132  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_94_V, i12 %select_ln603_27)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10654" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9980" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:133  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_93_V, i12 %select_ln603_21)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10655" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9981" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:134  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_92_V, i12 %select_ln603_15)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10656" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9982" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:135  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_91_V, i12 %select_ln603_9)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10657" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9983" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:136  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_90_V, i12 %select_ln603_3)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10658" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9984" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:137  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_89_V, i12 %select_ln603_176)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10659" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9985" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:138  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_88_V, i12 %select_ln603_170)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10660" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9986" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:139  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_87_V, i12 %select_ln603_164)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10661" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9987" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:140  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_86_V, i12 %select_ln603_158)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10662" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9988" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:141  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_85_V, i12 %select_ln603_152)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10663" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9989" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:142  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_84_V, i12 %select_ln603_146)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10664" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9990" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:143  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_83_V, i12 %select_ln603_140)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10665" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9991" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:144  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_82_V, i12 %select_ln603_134)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10666" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9992" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:145  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_81_V, i12 %select_ln603_128)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10667" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9993" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:146  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_80_V, i12 %select_ln603_122)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10668" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9994" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:147  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_79_V, i12 %select_ln603_116)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10669" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9995" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:148  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_78_V, i12 %select_ln603_110)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10670" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9996" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:149  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_77_V, i12 %select_ln603_104)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10671" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9997" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:150  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_76_V, i12 %select_ln603_98)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10672" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9998" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:151  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_75_V, i12 %select_ln603_92)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10673" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9999" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:152  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_74_V, i12 %select_ln603_86)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10674" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10000" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:153  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_73_V, i12 %select_ln603_80)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10675" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10001" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:154  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_72_V, i12 %select_ln603_74)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10676" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10002" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:155  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_71_V, i12 %select_ln603_68)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10677" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10003" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:156  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_70_V, i12 %select_ln603_62)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10678" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10004" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:157  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_69_V, i12 %select_ln603_56)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10679" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10005" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:158  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_68_V, i12 %select_ln603_50)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10680" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10006" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:159  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_67_V, i12 %select_ln603_44)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10681" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10007" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:160  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_66_V, i12 %select_ln603_38)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10682" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10008" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:161  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_65_V, i12 %select_ln603_32)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10683" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10009" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:162  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_64_V, i12 %select_ln603_26)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10684" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10010" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:163  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_63_V, i12 %select_ln603_20)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10685" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10011" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:164  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_62_V, i12 %select_ln603_14)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10686" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10012" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:165  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_61_V, i12 %select_ln603_8)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10687" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10013" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:166  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_60_V, i12 %select_ln603_2)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10688" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10014" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:167  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_59_V, i12 %select_ln603_175)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10689" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10015" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:168  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_58_V, i12 %select_ln603_169)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10690" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10016" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:169  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_57_V, i12 %select_ln603_163)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10691" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10017" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:170  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_56_V, i12 %select_ln603_157)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10692" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10018" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:171  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_55_V, i12 %select_ln603_151)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10693" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10019" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:172  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_54_V, i12 %select_ln603_145)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10694" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10020" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:173  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_53_V, i12 %select_ln603_139)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10695" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10021" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:174  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_52_V, i12 %select_ln603_133)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10696" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10022" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:175  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_51_V, i12 %select_ln603_127)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10697" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10023" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:176  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_50_V, i12 %select_ln603_121)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10698" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10024" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:177  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_49_V, i12 %select_ln603_115)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10699" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10025" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:178  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_48_V, i12 %select_ln603_109)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10700" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10026" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:179  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_47_V, i12 %select_ln603_103)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10701" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10027" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:180  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_46_V, i12 %select_ln603_97)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10702" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10028" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:181  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_45_V, i12 %select_ln603_91)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10703" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10029" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:182  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_44_V, i12 %select_ln603_85)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10704" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10030" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:183  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_43_V, i12 %select_ln603_79)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10705" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10031" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:184  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_42_V, i12 %select_ln603_73)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10706" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10032" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:185  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_41_V, i12 %select_ln603_67)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10707" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10033" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:186  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_40_V, i12 %select_ln603_61)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10708" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10034" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:187  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_39_V, i12 %select_ln603_55)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10709" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10035" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:188  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_38_V, i12 %select_ln603_49)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10710" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10036" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:189  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_37_V, i12 %select_ln603_43)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10711" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10037" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:190  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_36_V, i12 %select_ln603_37)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10712" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10038" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:191  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_35_V, i12 %select_ln603_31)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10713" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10039" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:192  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_34_V, i12 %select_ln603_25)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10714" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10040" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:193  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_33_V, i12 %select_ln603_19)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10715" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10041" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:194  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_32_V, i12 %select_ln603_13)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10716" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10042" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:195  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_31_V, i12 %select_ln603_7)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10717" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10043" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:196  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_30_V, i12 %select_ln603_1)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10718" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10044" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:197  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_29_V, i12 %select_ln603_174)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10719" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10045" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:198  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_28_V, i12 %select_ln603_168)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10720" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10046" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:199  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_27_V, i12 %select_ln603_162)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10721" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10047" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:200  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_26_V, i12 %select_ln603_156)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10722" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10048" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:201  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_25_V, i12 %select_ln603_150)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10723" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10049" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:202  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_24_V, i12 %select_ln603_144)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10724" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10050" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:203  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_23_V, i12 %select_ln603_138)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10725" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10051" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:204  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_22_V, i12 %select_ln603_132)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10726" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10052" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:205  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_21_V, i12 %select_ln603_126)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10727" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10053" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:206  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_20_V, i12 %select_ln603_120)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10728" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10054" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:207  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_19_V, i12 %select_ln603_114)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10729" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10055" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:208  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_18_V, i12 %select_ln603_108)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10730" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10056" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:209  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_17_V, i12 %select_ln603_102)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10731" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10057" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:210  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_16_V, i12 %select_ln603_96)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10732" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10058" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:211  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_15_V, i12 %select_ln603_90)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10733" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10059" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:212  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_14_V, i12 %select_ln603_84)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10734" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10060" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:213  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_13_V, i12 %select_ln603_78)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10735" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10061" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:214  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_12_V, i12 %select_ln603_72)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10736" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10062" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:215  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_11_V, i12 %select_ln603_66)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10737" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10063" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:216  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_10_V, i12 %select_ln603_60)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10738" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10064" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:217  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_9_V, i12 %select_ln603_54)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10739" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10065" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:218  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_8_V, i12 %select_ln603_48)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10740" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10066" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:219  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_7_V, i12 %select_ln603_42)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10741" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10067" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:220  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_6_V, i12 %select_ln603_36)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10742" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10068" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:221  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_5_V, i12 %select_ln603_30)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10743" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10069" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:222  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_4_V, i12 %select_ln603_24)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10744" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10070" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:223  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_3_V, i12 %select_ln603_18)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10745" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10071" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:224  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_2_V, i12 %select_ln603_12)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10746" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10072" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:225  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_1_V, i12 %select_ln603_6)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10747" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10073" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:226  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_0_V, i12 %select_ln603)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>
</state>

<state id="900" st_id="900">

<operation id="10748" st_id="900" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9847" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2.9.5_ifconv:0  %has_hit_0_2_9_5 = phi i1 [ %tmp_716, %179 ], [ false, %._crit_edge.2.9.4_ifconv ]

]]></Node>
<StgValue><ssdm name="has_hit_0_2_9_5"/></StgValue>
</operation>

<operation id="10749" st_id="900" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9848" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:1  %zext_ln76_179 = zext i1 %has_hit_0_2_9_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln76_179"/></StgValue>
</operation>

<operation id="10750" st_id="900" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9849" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.5_ifconv:2  %v_assign_2_9_5 = uitofp i32 %zext_ln76_179 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9_5"/></StgValue>
</operation>
</state>

<state id="901" st_id="901">

<operation id="10751" st_id="901" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9849" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.5_ifconv:2  %v_assign_2_9_5 = uitofp i32 %zext_ln76_179 to float

]]></Node>
<StgValue><ssdm name="v_assign_2_9_5"/></StgValue>
</operation>
</state>

<state id="902" st_id="902">

<operation id="10752" st_id="902" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9850" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.5_ifconv:3  %d_assign_2_9_5 = fpext float %v_assign_2_9_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9_5"/></StgValue>
</operation>
</state>

<state id="903" st_id="903">

<operation id="10753" st_id="903" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9850" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.5_ifconv:3  %d_assign_2_9_5 = fpext float %v_assign_2_9_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_2_9_5"/></StgValue>
</operation>

<operation id="10754" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9851" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.5_ifconv:4  %bitcast_ln696_358 = bitcast double %d_assign_2_9_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_358"/></StgValue>
</operation>

<operation id="10755" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9852" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.5_ifconv:5  %trunc_ln557_179 = trunc i64 %bitcast_ln696_358 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_179"/></StgValue>
</operation>

<operation id="10756" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9853" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.5_ifconv:6  %tmp_717 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_358, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="10757" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9854" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.9.5_ifconv:7  %p_Result_2_9_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_358, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_9_5"/></StgValue>
</operation>

<operation id="10758" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9855" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.2.9.5_ifconv:8  %zext_ln461_179 = zext i11 %p_Result_2_9_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_179"/></StgValue>
</operation>

<operation id="10759" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9856" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.2.9.5_ifconv:9  %trunc_ln565_179 = trunc i64 %bitcast_ln696_358 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_179"/></StgValue>
</operation>

<operation id="10760" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9857" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.2.9.5_ifconv:10  %tmp_358 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_179)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="10761" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9858" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.2.9.5_ifconv:11  %zext_ln569_179 = zext i53 %tmp_358 to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_179"/></StgValue>
</operation>

<operation id="10762" st_id="903" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9859" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.5_ifconv:12  %sub_ln461_179 = sub i54 0, %zext_ln569_179

]]></Node>
<StgValue><ssdm name="sub_ln461_179"/></StgValue>
</operation>

<operation id="10763" st_id="903" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9860" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.2.9.5_ifconv:13  %select_ln570_179 = select i1 %tmp_717, i54 %sub_ln461_179, i54 %zext_ln569_179

]]></Node>
<StgValue><ssdm name="select_ln570_179"/></StgValue>
</operation>

<operation id="10764" st_id="903" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9861" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.2.9.5_ifconv:14  %icmp_ln571_179 = icmp eq i63 %trunc_ln557_179, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_179"/></StgValue>
</operation>

<operation id="10765" st_id="903" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9862" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:15  %sub_ln575_179 = sub i12 1075, %zext_ln461_179

]]></Node>
<StgValue><ssdm name="sub_ln575_179"/></StgValue>
</operation>

<operation id="10766" st_id="903" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9863" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:16  %icmp_ln581_179 = icmp sgt i12 %sub_ln575_179, 4

]]></Node>
<StgValue><ssdm name="icmp_ln581_179"/></StgValue>
</operation>

<operation id="10767" st_id="903" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9864" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:17  %add_ln581_179 = add i12 -4, %sub_ln575_179

]]></Node>
<StgValue><ssdm name="add_ln581_179"/></StgValue>
</operation>

<operation id="10768" st_id="903" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9865" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:18  %sub_ln581_179 = sub i12 4, %sub_ln575_179

]]></Node>
<StgValue><ssdm name="sub_ln581_179"/></StgValue>
</operation>

<operation id="10769" st_id="903" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9866" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:19  %select_ln581_179 = select i1 %icmp_ln581_179, i12 %add_ln581_179, i12 %sub_ln581_179

]]></Node>
<StgValue><ssdm name="select_ln581_179"/></StgValue>
</operation>

<operation id="10770" st_id="903" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9868" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:21  %icmp_ln582_179 = icmp eq i12 %sub_ln575_179, 4

]]></Node>
<StgValue><ssdm name="icmp_ln582_179"/></StgValue>
</operation>

<operation id="10771" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9869" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.5_ifconv:22  %trunc_ln583_179 = trunc i54 %select_ln570_179 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln583_179"/></StgValue>
</operation>

<operation id="10772" st_id="903" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9870" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:23  %icmp_ln585_179 = icmp ult i12 %select_ln581_179, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_179"/></StgValue>
</operation>

<operation id="10773" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9875" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.5_ifconv:28  %bitcast_ln696_359 = bitcast float %v_assign_2_9_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_359"/></StgValue>
</operation>

<operation id="10774" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9876" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.9.5_ifconv:29  %tmp_718 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_359, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="10775" st_id="903" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9877" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:30  %select_ln588_179 = select i1 %tmp_718, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln588_179"/></StgValue>
</operation>

<operation id="10776" st_id="903" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:32  %xor_ln571_179 = xor i1 %icmp_ln571_179, true

]]></Node>
<StgValue><ssdm name="xor_ln571_179"/></StgValue>
</operation>

<operation id="10777" st_id="903" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:33  %and_ln582_179 = and i1 %icmp_ln582_179, %xor_ln571_179

]]></Node>
<StgValue><ssdm name="and_ln582_179"/></StgValue>
</operation>

<operation id="10778" st_id="903" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9881" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:34  %select_ln582_179 = select i1 %and_ln582_179, i12 %trunc_ln583_179, i12 0

]]></Node>
<StgValue><ssdm name="select_ln582_179"/></StgValue>
</operation>

<operation id="10779" st_id="903" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:35  %or_ln582_179 = or i1 %icmp_ln571_179, %icmp_ln582_179

]]></Node>
<StgValue><ssdm name="or_ln582_179"/></StgValue>
</operation>

<operation id="10780" st_id="903" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:36  %xor_ln582_179 = xor i1 %or_ln582_179, true

]]></Node>
<StgValue><ssdm name="xor_ln582_179"/></StgValue>
</operation>

<operation id="10781" st_id="903" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:37  %and_ln581_179 = and i1 %icmp_ln581_179, %xor_ln582_179

]]></Node>
<StgValue><ssdm name="and_ln581_179"/></StgValue>
</operation>

<operation id="10782" st_id="903" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:38  %xor_ln585_179 = xor i1 %icmp_ln585_179, true

]]></Node>
<StgValue><ssdm name="xor_ln585_179"/></StgValue>
</operation>

<operation id="10783" st_id="903" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:39  %and_ln585_358 = and i1 %and_ln581_179, %xor_ln585_179

]]></Node>
<StgValue><ssdm name="and_ln585_358"/></StgValue>
</operation>

<operation id="10784" st_id="903" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9887" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:40  %select_ln585_358 = select i1 %and_ln585_358, i12 %select_ln588_179, i12 %select_ln582_179

]]></Node>
<StgValue><ssdm name="select_ln585_358"/></StgValue>
</operation>
</state>

<state id="904" st_id="904">

<operation id="10785" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9867" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:20  %sext_ln581_179 = sext i12 %select_ln581_179 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_179"/></StgValue>
</operation>

<operation id="10786" st_id="904" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9871" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:24  %icmp_ln603_179 = icmp ult i12 %select_ln581_179, 12

]]></Node>
<StgValue><ssdm name="icmp_ln603_179"/></StgValue>
</operation>

<operation id="10787" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9872" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.2.9.5_ifconv:25  %zext_ln586_179 = zext i32 %sext_ln581_179 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_179"/></StgValue>
</operation>

<operation id="10788" st_id="904" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9873" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.2.9.5_ifconv:26  %ashr_ln586_179 = ashr i54 %select_ln570_179, %zext_ln586_179

]]></Node>
<StgValue><ssdm name="ashr_ln586_179"/></StgValue>
</operation>

<operation id="10789" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9874" bw="12" op_0_bw="54">
<![CDATA[
._crit_edge.2.9.5_ifconv:27  %trunc_ln586_179 = trunc i54 %ashr_ln586_179 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln586_179"/></StgValue>
</operation>

<operation id="10790" st_id="904" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9878" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:31  %shl_ln604_179 = shl i12 %trunc_ln583_179, %select_ln581_179

]]></Node>
<StgValue><ssdm name="shl_ln604_179"/></StgValue>
</operation>

<operation id="10791" st_id="904" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:41  %and_ln585_359 = and i1 %and_ln581_179, %icmp_ln585_179

]]></Node>
<StgValue><ssdm name="and_ln585_359"/></StgValue>
</operation>

<operation id="10792" st_id="904" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9889" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:42  %select_ln585_359 = select i1 %and_ln585_359, i12 %trunc_ln586_179, i12 %select_ln585_358

]]></Node>
<StgValue><ssdm name="select_ln585_359"/></StgValue>
</operation>

<operation id="10793" st_id="904" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:43  %or_ln581_179 = or i1 %or_ln582_179, %icmp_ln581_179

]]></Node>
<StgValue><ssdm name="or_ln581_179"/></StgValue>
</operation>

<operation id="10794" st_id="904" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:44  %xor_ln581_179 = xor i1 %or_ln581_179, true

]]></Node>
<StgValue><ssdm name="xor_ln581_179"/></StgValue>
</operation>

<operation id="10795" st_id="904" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9.5_ifconv:45  %and_ln603_179 = and i1 %icmp_ln603_179, %xor_ln581_179

]]></Node>
<StgValue><ssdm name="and_ln603_179"/></StgValue>
</operation>

<operation id="10796" st_id="904" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9893" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:46  %select_ln603_179 = select i1 %and_ln603_179, i12 %shl_ln604_179, i12 %select_ln585_359

]]></Node>
<StgValue><ssdm name="select_ln603_179"/></StgValue>
</operation>

<operation id="10797" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9894" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.2.9.5_ifconv:47  call void @_ssdm_op_Write.ap_auto.i12P(i12* %layer_1_out_179_V, i12 %select_ln603_179)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="10798" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="10074" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.2.9.5_ifconv:227  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10799" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10076" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
