[INF:CM0023] Creating log file ../../../build/tests/Yosys/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PP0113] simple/macros.v:6:8: Unused macro argument "len".

[WRN:PP0103] simple/macros.v:26: Undefining an unknown macro "X".

[WRN:PP0103] simple/macros.v:30: Undefining an unknown macro "A".

[WRN:PP0103] simple/macros.v:31: Undefining an unknown macro "B".

[WRN:PP0103] simple/macros.v:39: Undefining an unknown macro "A".

[WRN:PP0103] simple/macros.v:76: Undefining an unknown macro "A".

[WRN:PP0103] simple/macros.v:142: Undefining an unknown macro "A".

[WRN:PP0103] simple/macros.v:179: Undefining an unknown macro "A".

[SNT:PA0207] errors/syntax_err11.v:2:18: Syntax error: extraneous input 'real' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
parameter integer real x=0;
                  ^-- ../../../build/tests/Yosys/slpp_unit/work/./errors/syntax_err11.v:2:18:.

[SNT:PA0207] errors/syntax_err07.v:4:14: Syntax error: extraneous input '55' expecting ';',
assign y = (4)55;
              ^-- ../../../build/tests/Yosys/slpp_unit/work/./errors/syntax_err07.v:4:14:.

[SNT:PA0207] errors/syntax_err02.v:3:16: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '[',
  input integer [3:0]x
                ^-- ../../../build/tests/Yosys/slpp_unit/work/./errors/syntax_err02.v:3:16:.

[SNT:PA0207] errors/syntax_err10.v:2:18: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '[',
parameter integer [2:0]x=0;
                  ^-- ../../../build/tests/Yosys/slpp_unit/work/./errors/syntax_err10.v:2:18:.

[SNT:PA0207] errors/syntax_err05.v:2: Syntax error: extraneous input 'input' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
input x[2:0];
^-- ../../../build/tests/Yosys/slpp_unit/work/./errors/syntax_err05.v:2:0:.

[SNT:PA0207] errors/syntax_err01.v:2:8: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '[',
integer [31:0]w;
        ^-- ../../../build/tests/Yosys/slpp_unit/work/./errors/syntax_err01.v:2:8:.

[SNT:PA0207] errors/syntax_err08.v:4:13: Syntax error: no viable alternative at input 'x 55',
assign y = x 55;
             ^-- ../../../build/tests/Yosys/slpp_unit/work/./errors/syntax_err08.v:4:13:.

[SNT:PA0207] errors/syntax_err04.v:2:7: Syntax error: mismatched input ']' expecting ':',
wire [3]x;
       ^-- ../../../build/tests/Yosys/slpp_unit/work/./errors/syntax_err04.v:2:7:.

[SNT:PA0207] errors/syntax_err03.v:3:10: Syntax error: mismatched input ']' expecting ':',
  input [3]x
          ^-- ../../../build/tests/Yosys/slpp_unit/work/./errors/syntax_err03.v:3:10:.

[SNT:PA0207] various/shregmap.v:15:7: Syntax error: token recognition error at: '\',
module \$__SHREG_DFF_P_ (input C, D, output Q);
       ^-- ../../../build/tests/Yosys/slpp_unit/work/./various/shregmap.v:15:7:.

[SNT:PA0207] simple/memory.v:39:43: Syntax error: no viable alternative at input 'bit,',
module memtest02(clk, setA, setB, addr, bit, y1, y2, y3, y4);
                                           ^-- ../../../build/tests/Yosys/slpp_unit/work/./simple/memory.v:39:43:.

[  FATAL] : 0
[ SYNTAX] : 11
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0

