#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr  8 08:18:38 2021
# Process ID: 32876
# Current directory: G:/体系结构实验2021_lzz/6 pipelinemips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41036 G:\体系结构实验2021_lzz\6 pipelinemips\pipelinemips.xpr
# Log file: G:/体系结构实验2021_lzz/6 pipelinemips/vivado.log
# Journal file: G:/体系结构实验2021_lzz/6 pipelinemips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {G:/体系结构实验2021_lzz/6 pipelinemips/pipelinemips.xpr}
INFO: [Project 1-313] Project file moved from 'E:/code/diycpu/pipelinemips' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 714.906 ; gain = 139.188
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-454] Reading design checkpoint 'g:/体系结构实验2021_lzz/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.dcp' for cell 'irom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1097.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/体系结构实验2021_lzz/6 pipelinemips/pipelinemips.srcs/sources_1/Loogson.xdc]
