begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* mips-opc.c -- MIPS opcode list.    Copyright 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002    2003, 2004, 2005 Free Software Foundation, Inc.    Contributed by Ralph Campbell and OSF    Commented and modified by Ian Lance Taylor, Cygnus Support    Extended for MIPS32 support by Anders Norlander, and by SiByte, Inc.    MIPS-3D, MDMX, and MIPS32 Release 2 support added by Broadcom    Corporation (SiByte).  This file is part of GDB, GAS, and the GNU binutils.  GDB, GAS, and the GNU binutils are free software; you can redistribute them and/or modify them under the terms of the GNU General Public License as published by the Free Software Foundation; either version 1, or (at your option) any later version.  GDB, GAS, and the GNU binutils are distributed in the hope that they will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this file; see the file COPYING.  If not, write to the Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"opcode/mips.h"
end_include

begin_comment
comment|/* Short hand so the lines aren't too long.  */
end_comment

begin_define
define|#
directive|define
name|LDD
value|INSN_LOAD_MEMORY_DELAY
end_define

begin_define
define|#
directive|define
name|LCD
value|INSN_LOAD_COPROC_DELAY
end_define

begin_define
define|#
directive|define
name|UBD
value|INSN_UNCOND_BRANCH_DELAY
end_define

begin_define
define|#
directive|define
name|CBD
value|INSN_COND_BRANCH_DELAY
end_define

begin_define
define|#
directive|define
name|COD
value|INSN_COPROC_MOVE_DELAY
end_define

begin_define
define|#
directive|define
name|CLD
value|INSN_COPROC_MEMORY_DELAY
end_define

begin_define
define|#
directive|define
name|CBL
value|INSN_COND_BRANCH_LIKELY
end_define

begin_define
define|#
directive|define
name|TRAP
value|INSN_TRAP
end_define

begin_define
define|#
directive|define
name|SM
value|INSN_STORE_MEMORY
end_define

begin_define
define|#
directive|define
name|WR_d
value|INSN_WRITE_GPR_D
end_define

begin_define
define|#
directive|define
name|WR_t
value|INSN_WRITE_GPR_T
end_define

begin_define
define|#
directive|define
name|WR_31
value|INSN_WRITE_GPR_31
end_define

begin_define
define|#
directive|define
name|WR_D
value|INSN_WRITE_FPR_D
end_define

begin_define
define|#
directive|define
name|WR_T
value|INSN_WRITE_FPR_T
end_define

begin_define
define|#
directive|define
name|WR_S
value|INSN_WRITE_FPR_S
end_define

begin_define
define|#
directive|define
name|RD_s
value|INSN_READ_GPR_S
end_define

begin_define
define|#
directive|define
name|RD_b
value|INSN_READ_GPR_S
end_define

begin_define
define|#
directive|define
name|RD_t
value|INSN_READ_GPR_T
end_define

begin_define
define|#
directive|define
name|RD_S
value|INSN_READ_FPR_S
end_define

begin_define
define|#
directive|define
name|RD_T
value|INSN_READ_FPR_T
end_define

begin_define
define|#
directive|define
name|RD_R
value|INSN_READ_FPR_R
end_define

begin_define
define|#
directive|define
name|WR_CC
value|INSN_WRITE_COND_CODE
end_define

begin_define
define|#
directive|define
name|RD_CC
value|INSN_READ_COND_CODE
end_define

begin_define
define|#
directive|define
name|RD_C0
value|INSN_COP
end_define

begin_define
define|#
directive|define
name|RD_C1
value|INSN_COP
end_define

begin_define
define|#
directive|define
name|RD_C2
value|INSN_COP
end_define

begin_define
define|#
directive|define
name|RD_C3
value|INSN_COP
end_define

begin_define
define|#
directive|define
name|WR_C0
value|INSN_COP
end_define

begin_define
define|#
directive|define
name|WR_C1
value|INSN_COP
end_define

begin_define
define|#
directive|define
name|WR_C2
value|INSN_COP
end_define

begin_define
define|#
directive|define
name|WR_C3
value|INSN_COP
end_define

begin_define
define|#
directive|define
name|WR_HI
value|INSN_WRITE_HI
end_define

begin_define
define|#
directive|define
name|RD_HI
value|INSN_READ_HI
end_define

begin_define
define|#
directive|define
name|MOD_HI
value|WR_HI|RD_HI
end_define

begin_define
define|#
directive|define
name|WR_LO
value|INSN_WRITE_LO
end_define

begin_define
define|#
directive|define
name|RD_LO
value|INSN_READ_LO
end_define

begin_define
define|#
directive|define
name|MOD_LO
value|WR_LO|RD_LO
end_define

begin_define
define|#
directive|define
name|WR_HILO
value|WR_HI|WR_LO
end_define

begin_define
define|#
directive|define
name|RD_HILO
value|RD_HI|RD_LO
end_define

begin_define
define|#
directive|define
name|MOD_HILO
value|WR_HILO|RD_HILO
end_define

begin_define
define|#
directive|define
name|IS_M
value|INSN_MULT
end_define

begin_define
define|#
directive|define
name|WR_MACC
value|INSN2_WRITE_MDMX_ACC
end_define

begin_define
define|#
directive|define
name|RD_MACC
value|INSN2_READ_MDMX_ACC
end_define

begin_define
define|#
directive|define
name|I1
value|INSN_ISA1
end_define

begin_define
define|#
directive|define
name|I2
value|INSN_ISA2
end_define

begin_define
define|#
directive|define
name|I3
value|INSN_ISA3
end_define

begin_define
define|#
directive|define
name|I4
value|INSN_ISA4
end_define

begin_define
define|#
directive|define
name|I5
value|INSN_ISA5
end_define

begin_define
define|#
directive|define
name|I32
value|INSN_ISA32
end_define

begin_define
define|#
directive|define
name|I64
value|INSN_ISA64
end_define

begin_define
define|#
directive|define
name|I33
value|INSN_ISA32R2
end_define

begin_define
define|#
directive|define
name|I65
value|INSN_ISA64R2
end_define

begin_comment
comment|/* MIPS64 MIPS-3D ASE support.  */
end_comment

begin_define
define|#
directive|define
name|I16
value|INSN_MIPS16
end_define

begin_comment
comment|/* MIPS64 MIPS-3D ASE support.  */
end_comment

begin_define
define|#
directive|define
name|M3D
value|INSN_MIPS3D
end_define

begin_comment
comment|/* MIPS64 MDMX ASE support.  */
end_comment

begin_define
define|#
directive|define
name|MX
value|INSN_MDMX
end_define

begin_define
define|#
directive|define
name|P3
value|INSN_4650
end_define

begin_define
define|#
directive|define
name|L1
value|INSN_4010
end_define

begin_define
define|#
directive|define
name|V1
value|(INSN_4100 | INSN_4111 | INSN_4120)
end_define

begin_define
define|#
directive|define
name|T3
value|INSN_3900
end_define

begin_define
define|#
directive|define
name|M1
value|INSN_10000
end_define

begin_define
define|#
directive|define
name|SB1
value|INSN_SB1
end_define

begin_define
define|#
directive|define
name|N411
value|INSN_4111
end_define

begin_define
define|#
directive|define
name|N412
value|INSN_4120
end_define

begin_define
define|#
directive|define
name|N5
value|(INSN_5400 | INSN_5500)
end_define

begin_define
define|#
directive|define
name|N54
value|INSN_5400
end_define

begin_define
define|#
directive|define
name|N55
value|INSN_5500
end_define

begin_define
define|#
directive|define
name|G1
value|(T3             \                  )
end_define

begin_define
define|#
directive|define
name|G2
value|(T3             \                  )
end_define

begin_define
define|#
directive|define
name|G3
value|(I4             \                  )
end_define

begin_comment
comment|/* MIPS DSP ASE support.    NOTE:    1. MIPS DSP ASE includes 4 accumulators ($ac0 - $ac3).  $ac0 is the pair    of original HI and LO.  $ac1, $ac2 and $ac3 are new registers, and have    the same structure as $ac0 (HI + LO).  For DSP instructions that write or    read accumulators (that may be $ac0), we add WR_a (WR_HILO) or RD_a    (RD_HILO) attritubes, such that HILO dependences are maintained    conservatively.     2. For some mul. instructions that use integer registers as destinations    but destroy HI+LO as side-effect, we add WR_HILO to their attritubes.     3. MIPS DSP ASE includes a new DSP control register, which has 6 fields    (ccond, outflag, EFI, c, scount, pos).  Many DSP instructions read or write    certain fields of the DSP control register.  For simplicity, we decide not    to track dependences of these fields.    However, "bposge32" is a branch instruction that depends on the "pos"    field.  In order to make sure that GAS does not reorder DSP instructions    that writes the "pos" field and "bposge32", we add DSP_VOLA (INSN_TRAP)    attritube to those instructions that write the "pos" field.  */
end_comment

begin_define
define|#
directive|define
name|WR_a
value|WR_HILO
end_define

begin_comment
comment|/* Write dsp accumulators (reuse WR_HILO)  */
end_comment

begin_define
define|#
directive|define
name|RD_a
value|RD_HILO
end_define

begin_comment
comment|/* Read dsp accumulators (reuse RD_HILO)  */
end_comment

begin_define
define|#
directive|define
name|MOD_a
value|WR_a|RD_a
end_define

begin_define
define|#
directive|define
name|DSP_VOLA
value|INSN_TRAP
end_define

begin_define
define|#
directive|define
name|D32
value|(INSN_DSP)
end_define

begin_comment
comment|/* MIPS MT ASE support.  */
end_comment

begin_define
define|#
directive|define
name|MT32
value|(INSN_MT)
end_define

begin_comment
comment|/* The order of overloaded instructions matters.  Label arguments and    register arguments look the same. Instructions that can have either    for arguments must apear in the correct order in this table for the    assembler to pick the right one. In other words, entries with    immediate operands must apear after the same instruction with    registers.     Because of the lookup algorithm used, entries with the same opcode    name must be contiguous.      Many instructions are short hand for other instructions (i.e., The    jal<register> instruction is short for jalr<register>).  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|mips_opcode
name|mips_builtin_opcodes
index|[]
init|=
block|{
comment|/* These instructions appear first so that the disassembler will find    them first.  The assemblers uses a hash table based on the    instruction name anyhow.  */
comment|/* name,    args,	match,	    mask,	pinfo,          	pinfo2,		membership */
block|{
literal|"pref"
block|,
literal|"k,o(b)"
block|,
literal|0xcc000000
block|,
literal|0xfc000000
block|,
name|RD_b
block|,
literal|0
block|,
name|I4
operator||
name|I32
operator||
name|G3
block|}
block|,
block|{
literal|"prefx"
block|,
literal|"h,t(b)"
block|,
literal|0x4c00000f
block|,
literal|0xfc0007ff
block|,
name|RD_b
operator||
name|RD_t
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"nop"
block|,
literal|""
block|,
literal|0x00000000
block|,
literal|0xffffffff
block|,
literal|0
block|,
name|INSN2_ALIAS
block|,
name|I1
block|}
block|,
comment|/* sll */
block|{
literal|"ssnop"
block|,
literal|""
block|,
literal|0x00000040
block|,
literal|0xffffffff
block|,
literal|0
block|,
name|INSN2_ALIAS
block|,
name|I32
operator||
name|N55
block|}
block|,
comment|/* sll */
block|{
literal|"ehb"
block|,
literal|""
block|,
literal|0x000000c0
block|,
literal|0xffffffff
block|,
literal|0
block|,
name|INSN2_ALIAS
block|,
name|I33
block|}
block|,
comment|/* sll */
block|{
literal|"li"
block|,
literal|"t,j"
block|,
literal|0x24000000
block|,
literal|0xffe00000
block|,
name|WR_t
block|,
name|INSN2_ALIAS
block|,
name|I1
block|}
block|,
comment|/* addiu */
block|{
literal|"li"
block|,
literal|"t,i"
block|,
literal|0x34000000
block|,
literal|0xffe00000
block|,
name|WR_t
block|,
name|INSN2_ALIAS
block|,
name|I1
block|}
block|,
comment|/* ori */
block|{
literal|"li"
block|,
literal|"t,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LI
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"move"
block|,
literal|"d,s"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_MOVE
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"move"
block|,
literal|"d,s"
block|,
literal|0x0000002d
block|,
literal|0xfc1f07ff
block|,
name|WR_d
operator||
name|RD_s
block|,
name|INSN2_ALIAS
block|,
name|I3
block|}
block|,
comment|/* daddu */
block|{
literal|"move"
block|,
literal|"d,s"
block|,
literal|0x00000021
block|,
literal|0xfc1f07ff
block|,
name|WR_d
operator||
name|RD_s
block|,
name|INSN2_ALIAS
block|,
name|I1
block|}
block|,
comment|/* addu */
block|{
literal|"move"
block|,
literal|"d,s"
block|,
literal|0x00000025
block|,
literal|0xfc1f07ff
block|,
name|WR_d
operator||
name|RD_s
block|,
name|INSN2_ALIAS
block|,
name|I1
block|}
block|,
comment|/* or */
block|{
literal|"b"
block|,
literal|"p"
block|,
literal|0x10000000
block|,
literal|0xffff0000
block|,
name|UBD
block|,
name|INSN2_ALIAS
block|,
name|I1
block|}
block|,
comment|/* beq 0,0 */
block|{
literal|"b"
block|,
literal|"p"
block|,
literal|0x04010000
block|,
literal|0xffff0000
block|,
name|UBD
block|,
name|INSN2_ALIAS
block|,
name|I1
block|}
block|,
comment|/* bgez 0 */
block|{
literal|"bal"
block|,
literal|"p"
block|,
literal|0x04110000
block|,
literal|0xffff0000
block|,
name|UBD
operator||
name|WR_31
block|,
name|INSN2_ALIAS
block|,
name|I1
block|}
block|,
comment|/* bgezal 0*/
block|{
literal|"abs"
block|,
literal|"d,v"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ABS
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"abs.s"
block|,
literal|"D,V"
block|,
literal|0x46000005
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"abs.d"
block|,
literal|"D,V"
block|,
literal|0x46200005
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"abs.ps"
block|,
literal|"D,V"
block|,
literal|0x46c00005
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"add"
block|,
literal|"d,v,t"
block|,
literal|0x00000020
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"add"
block|,
literal|"t,r,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ADD_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"add.s"
block|,
literal|"D,V,T"
block|,
literal|0x46000000
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"add.d"
block|,
literal|"D,V,T"
block|,
literal|0x46200000
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"add.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x7800000b
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"add.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4ac0000b
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"add.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x4800000b
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"add.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc0000b
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"add.ps"
block|,
literal|"D,V,T"
block|,
literal|0x46c00000
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"add.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x7820000b
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"adda.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000037
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"adda.qh"
block|,
literal|"Y,Q"
block|,
literal|0x78200037
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"addi"
block|,
literal|"t,r,j"
block|,
literal|0x20000000
block|,
literal|0xfc000000
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"addiu"
block|,
literal|"t,r,j"
block|,
literal|0x24000000
block|,
literal|0xfc000000
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"addl.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000437
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"addl.qh"
block|,
literal|"Y,Q"
block|,
literal|0x78200437
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"addr.ps"
block|,
literal|"D,S,T"
block|,
literal|0x46c00018
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"addu"
block|,
literal|"d,v,t"
block|,
literal|0x00000021
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"addu"
block|,
literal|"t,r,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ADDU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"alni.ob"
block|,
literal|"X,Y,Z,O"
block|,
literal|0x78000018
block|,
literal|0xff00003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"alni.ob"
block|,
literal|"D,S,T,%"
block|,
literal|0x48000018
block|,
literal|0xff00003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"alni.qh"
block|,
literal|"X,Y,Z,O"
block|,
literal|0x7800001a
block|,
literal|0xff00003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"alnv.ps"
block|,
literal|"D,V,T,s"
block|,
literal|0x4c00001e
block|,
literal|0xfc00003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"alnv.ob"
block|,
literal|"X,Y,Z,s"
block|,
literal|0x78000019
block|,
literal|0xfc00003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|RD_s
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"alnv.qh"
block|,
literal|"X,Y,Z,s"
block|,
literal|0x7800001b
block|,
literal|0xfc00003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|RD_s
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"and"
block|,
literal|"d,v,t"
block|,
literal|0x00000024
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"and"
block|,
literal|"t,r,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_AND_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"and.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x7800000c
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"and.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4ac0000c
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"and.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x4800000c
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"and.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc0000c
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"and.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x7820000c
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"andi"
block|,
literal|"t,r,i"
block|,
literal|0x30000000
block|,
literal|0xfc000000
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* b is at the top of the table.  */
comment|/* bal is at the top of the table.  */
comment|/* bc0[tf]l? are at the bottom of the table.  */
block|{
literal|"bc1any2f"
block|,
literal|"N,p"
block|,
literal|0x45200000
block|,
literal|0xffe30000
block|,
name|CBD
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"bc1any2t"
block|,
literal|"N,p"
block|,
literal|0x45210000
block|,
literal|0xffe30000
block|,
name|CBD
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"bc1any4f"
block|,
literal|"N,p"
block|,
literal|0x45400000
block|,
literal|0xffe30000
block|,
name|CBD
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"bc1any4t"
block|,
literal|"N,p"
block|,
literal|0x45410000
block|,
literal|0xffe30000
block|,
name|CBD
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"bc1f"
block|,
literal|"p"
block|,
literal|0x45000000
block|,
literal|0xffff0000
block|,
name|CBD
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bc1f"
block|,
literal|"N,p"
block|,
literal|0x45000000
block|,
literal|0xffe30000
block|,
name|CBD
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"bc1fl"
block|,
literal|"p"
block|,
literal|0x45020000
block|,
literal|0xffff0000
block|,
name|CBL
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bc1fl"
block|,
literal|"N,p"
block|,
literal|0x45020000
block|,
literal|0xffe30000
block|,
name|CBL
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"bc1t"
block|,
literal|"p"
block|,
literal|0x45010000
block|,
literal|0xffff0000
block|,
name|CBD
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bc1t"
block|,
literal|"N,p"
block|,
literal|0x45010000
block|,
literal|0xffe30000
block|,
name|CBD
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"bc1tl"
block|,
literal|"p"
block|,
literal|0x45030000
block|,
literal|0xffff0000
block|,
name|CBL
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bc1tl"
block|,
literal|"N,p"
block|,
literal|0x45030000
block|,
literal|0xffe30000
block|,
name|CBL
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
comment|/* bc2* are at the bottom of the table.  */
block|{
literal|"bc3f"
block|,
literal|"p"
block|,
literal|0x4d000000
block|,
literal|0xffff0000
block|,
name|CBD
operator||
name|RD_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bc3fl"
block|,
literal|"p"
block|,
literal|0x4d020000
block|,
literal|0xffff0000
block|,
name|CBL
operator||
name|RD_CC
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bc3t"
block|,
literal|"p"
block|,
literal|0x4d010000
block|,
literal|0xffff0000
block|,
name|CBD
operator||
name|RD_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bc3tl"
block|,
literal|"p"
block|,
literal|0x4d030000
block|,
literal|0xffff0000
block|,
name|CBL
operator||
name|RD_CC
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"beqz"
block|,
literal|"s,p"
block|,
literal|0x10000000
block|,
literal|0xfc1f0000
block|,
name|CBD
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"beqzl"
block|,
literal|"s,p"
block|,
literal|0x50000000
block|,
literal|0xfc1f0000
block|,
name|CBL
operator||
name|RD_s
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"beq"
block|,
literal|"s,t,p"
block|,
literal|0x10000000
block|,
literal|0xfc000000
block|,
name|CBD
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"beq"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BEQ_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"beql"
block|,
literal|"s,t,p"
block|,
literal|0x50000000
block|,
literal|0xfc000000
block|,
name|CBL
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"beql"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BEQL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bge"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGE
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bge"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGE_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bgel"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGEL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bgel"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGEL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bgeu"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGEU
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bgeu"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGEU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bgeul"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGEUL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bgeul"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGEUL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bgez"
block|,
literal|"s,p"
block|,
literal|0x04010000
block|,
literal|0xfc1f0000
block|,
name|CBD
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bgezl"
block|,
literal|"s,p"
block|,
literal|0x04030000
block|,
literal|0xfc1f0000
block|,
name|CBL
operator||
name|RD_s
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bgezal"
block|,
literal|"s,p"
block|,
literal|0x04110000
block|,
literal|0xfc1f0000
block|,
name|CBD
operator||
name|RD_s
operator||
name|WR_31
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bgezall"
block|,
literal|"s,p"
block|,
literal|0x04130000
block|,
literal|0xfc1f0000
block|,
name|CBL
operator||
name|RD_s
operator||
name|WR_31
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bgt"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGT
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bgt"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGT_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bgtl"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGTL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bgtl"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGTL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bgtu"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGTU
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bgtu"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGTU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bgtul"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGTUL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bgtul"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGTUL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bgtz"
block|,
literal|"s,p"
block|,
literal|0x1c000000
block|,
literal|0xfc1f0000
block|,
name|CBD
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bgtzl"
block|,
literal|"s,p"
block|,
literal|0x5c000000
block|,
literal|0xfc1f0000
block|,
name|CBL
operator||
name|RD_s
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"ble"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLE
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ble"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLE_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"blel"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLEL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"blel"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLEL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bleu"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLEU
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bleu"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLEU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bleul"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLEUL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bleul"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLEUL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"blez"
block|,
literal|"s,p"
block|,
literal|0x18000000
block|,
literal|0xfc1f0000
block|,
name|CBD
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"blezl"
block|,
literal|"s,p"
block|,
literal|0x58000000
block|,
literal|0xfc1f0000
block|,
name|CBL
operator||
name|RD_s
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"blt"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLT
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"blt"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLT_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bltl"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLTL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bltl"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLTL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bltu"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLTU
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bltu"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLTU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bltul"
block|,
literal|"s,t,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLTUL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bltul"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLTUL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bltz"
block|,
literal|"s,p"
block|,
literal|0x04000000
block|,
literal|0xfc1f0000
block|,
name|CBD
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bltzl"
block|,
literal|"s,p"
block|,
literal|0x04020000
block|,
literal|0xfc1f0000
block|,
name|CBL
operator||
name|RD_s
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bltzal"
block|,
literal|"s,p"
block|,
literal|0x04100000
block|,
literal|0xfc1f0000
block|,
name|CBD
operator||
name|RD_s
operator||
name|WR_31
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bltzall"
block|,
literal|"s,p"
block|,
literal|0x04120000
block|,
literal|0xfc1f0000
block|,
name|CBL
operator||
name|RD_s
operator||
name|WR_31
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bnez"
block|,
literal|"s,p"
block|,
literal|0x14000000
block|,
literal|0xfc1f0000
block|,
name|CBD
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bnezl"
block|,
literal|"s,p"
block|,
literal|0x54000000
block|,
literal|0xfc1f0000
block|,
name|CBL
operator||
name|RD_s
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bne"
block|,
literal|"s,t,p"
block|,
literal|0x14000000
block|,
literal|0xfc000000
block|,
name|CBD
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bne"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BNE_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bnel"
block|,
literal|"s,t,p"
block|,
literal|0x54000000
block|,
literal|0xfc000000
block|,
name|CBL
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bnel"
block|,
literal|"s,I,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BNEL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"break"
block|,
literal|""
block|,
literal|0x0000000d
block|,
literal|0xffffffff
block|,
name|TRAP
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"break"
block|,
literal|"c"
block|,
literal|0x0000000d
block|,
literal|0xfc00ffff
block|,
name|TRAP
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"break"
block|,
literal|"c,q"
block|,
literal|0x0000000d
block|,
literal|0xfc00003f
block|,
name|TRAP
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.f.d"
block|,
literal|"S,T"
block|,
literal|0x46200030
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.f.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200030
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.f.s"
block|,
literal|"S,T"
block|,
literal|0x46000030
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.f.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000030
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.f.ps"
block|,
literal|"S,T"
block|,
literal|0x46c00030
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.f.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00030
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.un.d"
block|,
literal|"S,T"
block|,
literal|0x46200031
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.un.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200031
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.un.s"
block|,
literal|"S,T"
block|,
literal|0x46000031
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.un.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000031
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.un.ps"
block|,
literal|"S,T"
block|,
literal|0x46c00031
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.un.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00031
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.eq.d"
block|,
literal|"S,T"
block|,
literal|0x46200032
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.eq.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200032
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.eq.s"
block|,
literal|"S,T"
block|,
literal|0x46000032
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.eq.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000032
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.eq.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000001
block|,
literal|0xfc2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"c.eq.ob"
block|,
literal|"S,T"
block|,
literal|0x4ac00001
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"c.eq.ob"
block|,
literal|"S,T[e]"
block|,
literal|0x48000001
block|,
literal|0xfe2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"c.eq.ob"
block|,
literal|"S,k"
block|,
literal|0x4bc00001
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"c.eq.ps"
block|,
literal|"S,T"
block|,
literal|0x46c00032
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.eq.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00032
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.eq.qh"
block|,
literal|"Y,Q"
block|,
literal|0x78200001
block|,
literal|0xfc2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"c.ueq.d"
block|,
literal|"S,T"
block|,
literal|0x46200033
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ueq.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200033
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ueq.s"
block|,
literal|"S,T"
block|,
literal|0x46000033
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ueq.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000033
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ueq.ps"
block|,
literal|"S,T"
block|,
literal|0x46c00033
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ueq.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00033
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.olt.d"
block|,
literal|"S,T"
block|,
literal|0x46200034
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.olt.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200034
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.olt.s"
block|,
literal|"S,T"
block|,
literal|0x46000034
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.olt.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000034
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.olt.ps"
block|,
literal|"S,T"
block|,
literal|0x46c00034
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.olt.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00034
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ult.d"
block|,
literal|"S,T"
block|,
literal|0x46200035
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ult.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200035
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ult.s"
block|,
literal|"S,T"
block|,
literal|0x46000035
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ult.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000035
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ult.ps"
block|,
literal|"S,T"
block|,
literal|0x46c00035
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ult.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00035
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ole.d"
block|,
literal|"S,T"
block|,
literal|0x46200036
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ole.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200036
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ole.s"
block|,
literal|"S,T"
block|,
literal|0x46000036
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ole.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000036
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ole.ps"
block|,
literal|"S,T"
block|,
literal|0x46c00036
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ole.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00036
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ule.d"
block|,
literal|"S,T"
block|,
literal|0x46200037
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ule.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200037
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ule.s"
block|,
literal|"S,T"
block|,
literal|0x46000037
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ule.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000037
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ule.ps"
block|,
literal|"S,T"
block|,
literal|0x46c00037
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ule.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00037
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.sf.d"
block|,
literal|"S,T"
block|,
literal|0x46200038
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.sf.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200038
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.sf.s"
block|,
literal|"S,T"
block|,
literal|0x46000038
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.sf.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000038
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.sf.ps"
block|,
literal|"S,T"
block|,
literal|0x46c00038
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.sf.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00038
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ngle.d"
block|,
literal|"S,T"
block|,
literal|0x46200039
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ngle.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200039
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ngle.s"
block|,
literal|"S,T"
block|,
literal|0x46000039
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ngle.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000039
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ngle.ps"
block|,
literal|"S,T"
block|,
literal|0x46c00039
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ngle.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00039
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.seq.d"
block|,
literal|"S,T"
block|,
literal|0x4620003a
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.seq.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620003a
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.seq.s"
block|,
literal|"S,T"
block|,
literal|0x4600003a
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.seq.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600003a
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.seq.ps"
block|,
literal|"S,T"
block|,
literal|0x46c0003a
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.seq.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0003a
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ngl.d"
block|,
literal|"S,T"
block|,
literal|0x4620003b
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ngl.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620003b
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ngl.s"
block|,
literal|"S,T"
block|,
literal|0x4600003b
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ngl.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600003b
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ngl.ps"
block|,
literal|"S,T"
block|,
literal|0x46c0003b
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ngl.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0003b
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.lt.d"
block|,
literal|"S,T"
block|,
literal|0x4620003c
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.lt.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620003c
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.lt.s"
block|,
literal|"S,T"
block|,
literal|0x4600003c
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.lt.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600003c
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.lt.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000004
block|,
literal|0xfc2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"c.lt.ob"
block|,
literal|"S,T"
block|,
literal|0x4ac00004
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"c.lt.ob"
block|,
literal|"S,T[e]"
block|,
literal|0x48000004
block|,
literal|0xfe2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"c.lt.ob"
block|,
literal|"S,k"
block|,
literal|0x4bc00004
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"c.lt.ps"
block|,
literal|"S,T"
block|,
literal|0x46c0003c
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.lt.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0003c
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.lt.qh"
block|,
literal|"Y,Q"
block|,
literal|0x78200004
block|,
literal|0xfc2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"c.nge.d"
block|,
literal|"S,T"
block|,
literal|0x4620003d
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.nge.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620003d
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.nge.s"
block|,
literal|"S,T"
block|,
literal|0x4600003d
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.nge.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600003d
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.nge.ps"
block|,
literal|"S,T"
block|,
literal|0x46c0003d
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.nge.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0003d
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.le.d"
block|,
literal|"S,T"
block|,
literal|0x4620003e
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.le.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620003e
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.le.s"
block|,
literal|"S,T"
block|,
literal|0x4600003e
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.le.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600003e
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.le.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000005
block|,
literal|0xfc2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"c.le.ob"
block|,
literal|"S,T"
block|,
literal|0x4ac00005
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"c.le.ob"
block|,
literal|"S,T[e]"
block|,
literal|0x48000005
block|,
literal|0xfe2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"c.le.ob"
block|,
literal|"S,k"
block|,
literal|0x4bc00005
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"c.le.ps"
block|,
literal|"S,T"
block|,
literal|0x46c0003e
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.le.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0003e
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.le.qh"
block|,
literal|"Y,Q"
block|,
literal|0x78200005
block|,
literal|0xfc2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"c.ngt.d"
block|,
literal|"S,T"
block|,
literal|0x4620003f
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ngt.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620003f
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ngt.s"
block|,
literal|"S,T"
block|,
literal|0x4600003f
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c.ngt.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600003f
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"c.ngt.ps"
block|,
literal|"S,T"
block|,
literal|0x46c0003f
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"c.ngt.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0003f
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"cabs.eq.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200072
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.eq.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00072
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.eq.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000072
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.f.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200070
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.f.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00070
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.f.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000070
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.le.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620007e
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.le.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0007e
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.le.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600007e
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.lt.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620007c
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.lt.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0007c
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.lt.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600007c
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.nge.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620007d
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.nge.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0007d
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.nge.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600007d
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ngl.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620007b
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ngl.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0007b
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ngl.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600007b
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ngle.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200079
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ngle.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00079
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ngle.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000079
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ngt.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620007f
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ngt.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0007f
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ngt.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600007f
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ole.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200076
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ole.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00076
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ole.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000076
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.olt.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200074
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.olt.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00074
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.olt.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000074
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.seq.d"
block|,
literal|"M,S,T"
block|,
literal|0x4620007a
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.seq.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c0007a
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.seq.s"
block|,
literal|"M,S,T"
block|,
literal|0x4600007a
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.sf.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200078
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.sf.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00078
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.sf.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000078
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ueq.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200073
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ueq.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00073
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ueq.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000073
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ule.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200077
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ule.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00077
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ule.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000077
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ult.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200075
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ult.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00075
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.ult.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000075
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.un.d"
block|,
literal|"M,S,T"
block|,
literal|0x46200071
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.un.ps"
block|,
literal|"M,S,T"
block|,
literal|0x46c00071
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cabs.un.s"
block|,
literal|"M,S,T"
block|,
literal|0x46000071
block|,
literal|0xffe000ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cache"
block|,
literal|"k,o(b)"
block|,
literal|0xbc000000
block|,
literal|0xfc000000
block|,
name|RD_b
block|,
literal|0
block|,
name|I3
operator||
name|I32
operator||
name|T3
block|}
block|,
block|{
literal|"ceil.l.d"
block|,
literal|"D,S"
block|,
literal|0x4620000a
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
operator||
name|I33
block|}
block|,
block|{
literal|"ceil.l.s"
block|,
literal|"D,S"
block|,
literal|0x4600000a
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
operator||
name|I33
block|}
block|,
block|{
literal|"ceil.w.d"
block|,
literal|"D,S"
block|,
literal|0x4620000e
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"ceil.w.s"
block|,
literal|"D,S"
block|,
literal|0x4600000e
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"cfc0"
block|,
literal|"t,G"
block|,
literal|0x40400000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C0
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cfc1"
block|,
literal|"t,G"
block|,
literal|0x44400000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C1
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cfc1"
block|,
literal|"t,S"
block|,
literal|0x44400000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C1
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* cfc2 is at the bottom of the table.  */
block|{
literal|"cfc3"
block|,
literal|"t,G"
block|,
literal|0x4c400000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C3
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cftc1"
block|,
literal|"d,E"
block|,
literal|0x41000023
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_C1
operator||
name|FP_S
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"cftc1"
block|,
literal|"d,T"
block|,
literal|0x41000023
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_C1
operator||
name|FP_S
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"cftc2"
block|,
literal|"d,E"
block|,
literal|0x41000025
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_C2
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"clo"
block|,
literal|"U,s"
block|,
literal|0x70000021
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I32
operator||
name|N55
block|}
block|,
block|{
literal|"clz"
block|,
literal|"U,s"
block|,
literal|0x70000020
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I32
operator||
name|N55
block|}
block|,
block|{
literal|"ctc0"
block|,
literal|"t,G"
block|,
literal|0x40c00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ctc1"
block|,
literal|"t,G"
block|,
literal|0x44c00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ctc1"
block|,
literal|"t,S"
block|,
literal|0x44c00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* ctc2 is at the bottom of the table.  */
block|{
literal|"ctc3"
block|,
literal|"t,G"
block|,
literal|0x4cc00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cttc1"
block|,
literal|"t,g"
block|,
literal|0x41800023
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"cttc1"
block|,
literal|"t,S"
block|,
literal|0x41800023
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"cttc2"
block|,
literal|"t,g"
block|,
literal|0x41800025
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_CC
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"cvt.d.l"
block|,
literal|"D,S"
block|,
literal|0x46a00021
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
operator||
name|I33
block|}
block|,
block|{
literal|"cvt.d.s"
block|,
literal|"D,S"
block|,
literal|0x46000021
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cvt.d.w"
block|,
literal|"D,S"
block|,
literal|0x46800021
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cvt.l.d"
block|,
literal|"D,S"
block|,
literal|0x46200025
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
operator||
name|I33
block|}
block|,
block|{
literal|"cvt.l.s"
block|,
literal|"D,S"
block|,
literal|0x46000025
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I3
operator||
name|I33
block|}
block|,
block|{
literal|"cvt.s.l"
block|,
literal|"D,S"
block|,
literal|0x46a00020
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I3
operator||
name|I33
block|}
block|,
block|{
literal|"cvt.s.d"
block|,
literal|"D,S"
block|,
literal|0x46200020
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cvt.s.w"
block|,
literal|"D,S"
block|,
literal|0x46800020
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cvt.s.pl"
block|,
literal|"D,S"
block|,
literal|0x46c00028
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"cvt.s.pu"
block|,
literal|"D,S"
block|,
literal|0x46c00020
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"cvt.w.d"
block|,
literal|"D,S"
block|,
literal|0x46200024
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cvt.w.s"
block|,
literal|"D,S"
block|,
literal|0x46000024
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cvt.ps.pw"
block|,
literal|"D,S"
block|,
literal|0x46800026
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"cvt.ps.s"
block|,
literal|"D,V,T"
block|,
literal|0x46000026
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"cvt.pw.ps"
block|,
literal|"D,S"
block|,
literal|0x46c00024
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"dabs"
block|,
literal|"d,v"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DABS
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dadd"
block|,
literal|"d,v,t"
block|,
literal|0x0000002c
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dadd"
block|,
literal|"t,r,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DADD_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"daddi"
block|,
literal|"t,r,j"
block|,
literal|0x60000000
block|,
literal|0xfc000000
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"daddiu"
block|,
literal|"t,r,j"
block|,
literal|0x64000000
block|,
literal|0xfc000000
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"daddu"
block|,
literal|"d,v,t"
block|,
literal|0x0000002d
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"daddu"
block|,
literal|"t,r,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DADDU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dbreak"
block|,
literal|""
block|,
literal|0x7000003f
block|,
literal|0xffffffff
block|,
literal|0
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"dclo"
block|,
literal|"U,s"
block|,
literal|0x70000025
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|WR_d
operator||
name|WR_t
block|,
literal|0
block|,
name|I64
operator||
name|N55
block|}
block|,
block|{
literal|"dclz"
block|,
literal|"U,s"
block|,
literal|0x70000024
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|WR_d
operator||
name|WR_t
block|,
literal|0
block|,
name|I64
operator||
name|N55
block|}
block|,
comment|/* dctr and dctw are used on the r5000.  */
block|{
literal|"dctr"
block|,
literal|"o(b)"
block|,
literal|0xbc050000
block|,
literal|0xfc1f0000
block|,
name|RD_b
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dctw"
block|,
literal|"o(b)"
block|,
literal|0xbc090000
block|,
literal|0xfc1f0000
block|,
name|RD_b
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"deret"
block|,
literal|""
block|,
literal|0x4200001f
block|,
literal|0xffffffff
block|,
literal|0
block|,
literal|0
block|,
name|I32
operator||
name|G2
block|}
block|,
block|{
literal|"dext"
block|,
literal|"t,r,I,+I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DEXT
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"dext"
block|,
literal|"t,r,+A,+C"
block|,
literal|0x7c000003
block|,
literal|0xfc00003f
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"dextm"
block|,
literal|"t,r,+A,+G"
block|,
literal|0x7c000001
block|,
literal|0xfc00003f
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"dextu"
block|,
literal|"t,r,+E,+H"
block|,
literal|0x7c000002
block|,
literal|0xfc00003f
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I65
block|}
block|,
comment|/* For ddiv, see the comments about div.  */
block|{
literal|"ddiv"
block|,
literal|"z,s,t"
block|,
literal|0x0000001e
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"ddiv"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DDIV_3
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"ddiv"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DDIV_3I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* For ddivu, see the comments about div.  */
block|{
literal|"ddivu"
block|,
literal|"z,s,t"
block|,
literal|0x0000001f
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"ddivu"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DDIVU_3
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"ddivu"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DDIVU_3I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"di"
block|,
literal|""
block|,
literal|0x41606000
block|,
literal|0xffffffff
block|,
name|WR_t
operator||
name|WR_C0
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"di"
block|,
literal|"t"
block|,
literal|0x41606000
block|,
literal|0xffe0ffff
block|,
name|WR_t
operator||
name|WR_C0
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"dins"
block|,
literal|"t,r,I,+I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DINS
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"dins"
block|,
literal|"t,r,+A,+B"
block|,
literal|0x7c000007
block|,
literal|0xfc00003f
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"dinsm"
block|,
literal|"t,r,+A,+F"
block|,
literal|0x7c000005
block|,
literal|0xfc00003f
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"dinsu"
block|,
literal|"t,r,+E,+F"
block|,
literal|0x7c000006
block|,
literal|0xfc00003f
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I65
block|}
block|,
comment|/* The MIPS assembler treats the div opcode with two operands as    though the first operand appeared twice (the first operand is both    a source and a destination).  To get the div machine instruction,    you must use an explicit destination of $0.  */
block|{
literal|"div"
block|,
literal|"z,s,t"
block|,
literal|0x0000001a
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"div"
block|,
literal|"z,t"
block|,
literal|0x0000001a
block|,
literal|0xffe0ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"div"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DIV_3
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"div"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DIV_3I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"div.d"
block|,
literal|"D,V,T"
block|,
literal|0x46200003
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"div.s"
block|,
literal|"D,V,T"
block|,
literal|0x46000003
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"div.ps"
block|,
literal|"D,V,T"
block|,
literal|0x46c00003
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|SB1
block|}
block|,
comment|/* For divu, see the comments about div.  */
block|{
literal|"divu"
block|,
literal|"z,s,t"
block|,
literal|0x0000001b
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"divu"
block|,
literal|"z,t"
block|,
literal|0x0000001b
block|,
literal|0xffe0ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"divu"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DIVU_3
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"divu"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DIVU_3I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"dla"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DLA_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dlca"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DLCA_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dli"
block|,
literal|"t,j"
block|,
literal|0x24000000
block|,
literal|0xffe00000
block|,
name|WR_t
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* addiu */
block|{
literal|"dli"
block|,
literal|"t,i"
block|,
literal|0x34000000
block|,
literal|0xffe00000
block|,
name|WR_t
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* ori */
block|{
literal|"dli"
block|,
literal|"t,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DLI
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmacc"
block|,
literal|"d,s,t"
block|,
literal|0x00000029
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_LO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"dmacchi"
block|,
literal|"d,s,t"
block|,
literal|0x00000229
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_LO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"dmacchis"
block|,
literal|"d,s,t"
block|,
literal|0x00000629
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_LO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"dmacchiu"
block|,
literal|"d,s,t"
block|,
literal|0x00000269
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_LO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"dmacchius"
block|,
literal|"d,s,t"
block|,
literal|0x00000669
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_LO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"dmaccs"
block|,
literal|"d,s,t"
block|,
literal|0x00000429
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_LO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"dmaccu"
block|,
literal|"d,s,t"
block|,
literal|0x00000069
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_LO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"dmaccus"
block|,
literal|"d,s,t"
block|,
literal|0x00000469
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_LO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"dmadd16"
block|,
literal|"s,t"
block|,
literal|0x00000029
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|MOD_LO
block|,
literal|0
block|,
name|N411
block|}
block|,
block|{
literal|"dmfc0"
block|,
literal|"t,G"
block|,
literal|0x40200000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C0
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmfc0"
block|,
literal|"t,+D"
block|,
literal|0x40200000
block|,
literal|0xffe007f8
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C0
block|,
literal|0
block|,
name|I64
block|}
block|,
block|{
literal|"dmfc0"
block|,
literal|"t,G,H"
block|,
literal|0x40200000
block|,
literal|0xffe007f8
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C0
block|,
literal|0
block|,
name|I64
block|}
block|,
block|{
literal|"dmt"
block|,
literal|""
block|,
literal|0x41600bc1
block|,
literal|0xffffffff
block|,
name|TRAP
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"dmt"
block|,
literal|"t"
block|,
literal|0x41600bc1
block|,
literal|0xffe0ffff
block|,
name|TRAP
operator||
name|WR_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"dmtc0"
block|,
literal|"t,G"
block|,
literal|0x40a00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C0
operator||
name|WR_CC
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmtc0"
block|,
literal|"t,+D"
block|,
literal|0x40a00000
block|,
literal|0xffe007f8
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C0
operator||
name|WR_CC
block|,
literal|0
block|,
name|I64
block|}
block|,
block|{
literal|"dmtc0"
block|,
literal|"t,G,H"
block|,
literal|0x40a00000
block|,
literal|0xffe007f8
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C0
operator||
name|WR_CC
block|,
literal|0
block|,
name|I64
block|}
block|,
block|{
literal|"dmfc1"
block|,
literal|"t,S"
block|,
literal|0x44200000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmfc1"
block|,
literal|"t,G"
block|,
literal|0x44200000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmtc1"
block|,
literal|"t,S"
block|,
literal|0x44a00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmtc1"
block|,
literal|"t,G"
block|,
literal|0x44a00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* dmfc2 is at the bottom of the table.  */
comment|/* dmtc2 is at the bottom of the table.  */
block|{
literal|"dmfc3"
block|,
literal|"t,G"
block|,
literal|0x4c200000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C3
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmfc3"
block|,
literal|"t,G,H"
block|,
literal|0x4c200000
block|,
literal|0xffe007f8
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C3
block|,
literal|0
block|,
name|I64
block|}
block|,
block|{
literal|"dmtc3"
block|,
literal|"t,G"
block|,
literal|0x4ca00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C3
operator||
name|WR_CC
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmtc3"
block|,
literal|"t,G,H"
block|,
literal|0x4ca00000
block|,
literal|0xffe007f8
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C3
operator||
name|WR_CC
block|,
literal|0
block|,
name|I64
block|}
block|,
block|{
literal|"dmul"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DMUL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmul"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DMUL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmulo"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DMULO
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmulo"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DMULO_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmulou"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DMULOU
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmulou"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DMULOU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmult"
block|,
literal|"s,t"
block|,
literal|0x0000001c
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmultu"
block|,
literal|"s,t"
block|,
literal|0x0000001d
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dneg"
block|,
literal|"d,w"
block|,
literal|0x0000002e
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* dsub 0 */
block|{
literal|"dnegu"
block|,
literal|"d,w"
block|,
literal|0x0000002f
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* dsubu 0*/
block|{
literal|"drem"
block|,
literal|"z,s,t"
block|,
literal|0x0000001e
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"drem"
block|,
literal|"d,v,t"
block|,
literal|3
block|,
operator|(
name|int
operator|)
name|M_DREM_3
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"drem"
block|,
literal|"d,v,I"
block|,
literal|3
block|,
operator|(
name|int
operator|)
name|M_DREM_3I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dremu"
block|,
literal|"z,s,t"
block|,
literal|0x0000001f
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dremu"
block|,
literal|"d,v,t"
block|,
literal|3
block|,
operator|(
name|int
operator|)
name|M_DREMU_3
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dremu"
block|,
literal|"d,v,I"
block|,
literal|3
block|,
operator|(
name|int
operator|)
name|M_DREMU_3I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dret"
block|,
literal|""
block|,
literal|0x7000003e
block|,
literal|0xffffffff
block|,
literal|0
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"drol"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DROL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"drol"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DROL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dror"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DROR
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dror"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DROR_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dror"
block|,
literal|"d,w,<"
block|,
literal|0x0020003a
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|N5
operator||
name|I65
block|}
block|,
block|{
literal|"drorv"
block|,
literal|"d,t,s"
block|,
literal|0x00000056
block|,
literal|0xfc0007ff
block|,
name|RD_t
operator||
name|RD_s
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
operator||
name|I65
block|}
block|,
block|{
literal|"dror32"
block|,
literal|"d,w,<"
block|,
literal|0x0020003e
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|N5
operator||
name|I65
block|}
block|,
block|{
literal|"drotl"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DROL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"drotl"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DROL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"drotr"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DROR
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"drotr"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DROR_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"drotrv"
block|,
literal|"d,t,s"
block|,
literal|0x00000056
block|,
literal|0xfc0007ff
block|,
name|RD_t
operator||
name|RD_s
operator||
name|WR_d
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"drotr32"
block|,
literal|"d,w,<"
block|,
literal|0x0020003e
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"dsbh"
block|,
literal|"d,w"
block|,
literal|0x7c0000a4
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"dshd"
block|,
literal|"d,w"
block|,
literal|0x7c000164
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I65
block|}
block|,
block|{
literal|"dsllv"
block|,
literal|"d,t,s"
block|,
literal|0x00000014
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsll32"
block|,
literal|"d,w,<"
block|,
literal|0x0000003c
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsll"
block|,
literal|"d,w,s"
block|,
literal|0x00000014
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* dsllv */
block|{
literal|"dsll"
block|,
literal|"d,w,>"
block|,
literal|0x0000003c
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* dsll32 */
block|{
literal|"dsll"
block|,
literal|"d,w,<"
block|,
literal|0x00000038
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsrav"
block|,
literal|"d,t,s"
block|,
literal|0x00000017
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsra32"
block|,
literal|"d,w,<"
block|,
literal|0x0000003f
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsra"
block|,
literal|"d,w,s"
block|,
literal|0x00000017
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* dsrav */
block|{
literal|"dsra"
block|,
literal|"d,w,>"
block|,
literal|0x0000003f
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* dsra32 */
block|{
literal|"dsra"
block|,
literal|"d,w,<"
block|,
literal|0x0000003b
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsrlv"
block|,
literal|"d,t,s"
block|,
literal|0x00000016
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsrl32"
block|,
literal|"d,w,<"
block|,
literal|0x0000003e
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsrl"
block|,
literal|"d,w,s"
block|,
literal|0x00000016
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* dsrlv */
block|{
literal|"dsrl"
block|,
literal|"d,w,>"
block|,
literal|0x0000003e
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
comment|/* dsrl32 */
block|{
literal|"dsrl"
block|,
literal|"d,w,<"
block|,
literal|0x0000003a
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsub"
block|,
literal|"d,v,t"
block|,
literal|0x0000002e
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsub"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DSUB_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsubu"
block|,
literal|"d,v,t"
block|,
literal|0x0000002f
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dsubu"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DSUBU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dvpe"
block|,
literal|""
block|,
literal|0x41600001
block|,
literal|0xffffffff
block|,
name|TRAP
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"dvpe"
block|,
literal|"t"
block|,
literal|0x41600001
block|,
literal|0xffe0ffff
block|,
name|TRAP
operator||
name|WR_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"ei"
block|,
literal|""
block|,
literal|0x41606020
block|,
literal|0xffffffff
block|,
name|WR_t
operator||
name|WR_C0
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"ei"
block|,
literal|"t"
block|,
literal|0x41606020
block|,
literal|0xffe0ffff
block|,
name|WR_t
operator||
name|WR_C0
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"emt"
block|,
literal|""
block|,
literal|0x41600be1
block|,
literal|0xffffffff
block|,
name|TRAP
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"emt"
block|,
literal|"t"
block|,
literal|0x41600be1
block|,
literal|0xffe0ffff
block|,
name|TRAP
operator||
name|WR_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"eret"
block|,
literal|""
block|,
literal|0x42000018
block|,
literal|0xffffffff
block|,
literal|0
block|,
literal|0
block|,
name|I3
operator||
name|I32
block|}
block|,
block|{
literal|"evpe"
block|,
literal|""
block|,
literal|0x41600021
block|,
literal|0xffffffff
block|,
name|TRAP
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"evpe"
block|,
literal|"t"
block|,
literal|0x41600021
block|,
literal|0xffe0ffff
block|,
name|TRAP
operator||
name|WR_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"ext"
block|,
literal|"t,r,+A,+C"
block|,
literal|0x7c000000
block|,
literal|0xfc00003f
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"floor.l.d"
block|,
literal|"D,S"
block|,
literal|0x4620000b
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
operator||
name|I33
block|}
block|,
block|{
literal|"floor.l.s"
block|,
literal|"D,S"
block|,
literal|0x4600000b
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I3
operator||
name|I33
block|}
block|,
block|{
literal|"floor.w.d"
block|,
literal|"D,S"
block|,
literal|0x4620000f
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"floor.w.s"
block|,
literal|"D,S"
block|,
literal|0x4600000f
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"flushi"
block|,
literal|""
block|,
literal|0xbc010000
block|,
literal|0xffffffff
block|,
literal|0
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"flushd"
block|,
literal|""
block|,
literal|0xbc020000
block|,
literal|0xffffffff
block|,
literal|0
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"flushid"
block|,
literal|""
block|,
literal|0xbc030000
block|,
literal|0xffffffff
block|,
literal|0
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"hibernate"
block|,
literal|""
block|,
literal|0x42000023
block|,
literal|0xffffffff
block|,
literal|0
block|,
literal|0
block|,
name|V1
block|}
block|,
block|{
literal|"ins"
block|,
literal|"t,r,+A,+B"
block|,
literal|0x7c000004
block|,
literal|0xfc00003f
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"jr"
block|,
literal|"s"
block|,
literal|0x00000008
block|,
literal|0xfc1fffff
block|,
name|UBD
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"jr.hb"
block|,
literal|"s"
block|,
literal|0x00000408
block|,
literal|0xfc1fffff
block|,
name|UBD
operator||
name|RD_s
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"j"
block|,
literal|"s"
block|,
literal|0x00000008
block|,
literal|0xfc1fffff
block|,
name|UBD
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* jr */
comment|/* SVR4 PIC code requires special handling for j, so it must be a    macro.  */
block|{
literal|"j"
block|,
literal|"a"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_J_A
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* This form of j is used by the disassembler and internally by the    assembler, but will never match user input (because the line above    will match first).  */
block|{
literal|"j"
block|,
literal|"a"
block|,
literal|0x08000000
block|,
literal|0xfc000000
block|,
name|UBD
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"jalr"
block|,
literal|"s"
block|,
literal|0x0000f809
block|,
literal|0xfc1fffff
block|,
name|UBD
operator||
name|RD_s
operator||
name|WR_d
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"jalr"
block|,
literal|"d,s"
block|,
literal|0x00000009
block|,
literal|0xfc1f07ff
block|,
name|UBD
operator||
name|RD_s
operator||
name|WR_d
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"jalr.hb"
block|,
literal|"s"
block|,
literal|0x0000fc09
block|,
literal|0xfc1fffff
block|,
name|UBD
operator||
name|RD_s
operator||
name|WR_d
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"jalr.hb"
block|,
literal|"d,s"
block|,
literal|0x00000409
block|,
literal|0xfc1f07ff
block|,
name|UBD
operator||
name|RD_s
operator||
name|WR_d
block|,
literal|0
block|,
name|I33
block|}
block|,
comment|/* SVR4 PIC code requires special handling for jal, so it must be a    macro.  */
block|{
literal|"jal"
block|,
literal|"d,s"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_JAL_2
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"jal"
block|,
literal|"s"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_JAL_1
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"jal"
block|,
literal|"a"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_JAL_A
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* This form of jal is used by the disassembler and internally by the    assembler, but will never match user input (because the line above    will match first).  */
block|{
literal|"jal"
block|,
literal|"a"
block|,
literal|0x0c000000
block|,
literal|0xfc000000
block|,
name|UBD
operator||
name|WR_31
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"jalx"
block|,
literal|"a"
block|,
literal|0x74000000
block|,
literal|0xfc000000
block|,
name|UBD
operator||
name|WR_31
block|,
literal|0
block|,
name|I16
block|}
block|,
block|{
literal|"la"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LA_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lb"
block|,
literal|"t,o(b)"
block|,
literal|0x80000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lb"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LB_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lbu"
block|,
literal|"t,o(b)"
block|,
literal|0x90000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lbu"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LBU_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lca"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LCA_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ld"
block|,
literal|"t,o(b)"
block|,
literal|0xdc000000
block|,
literal|0xfc000000
block|,
name|WR_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"ld"
block|,
literal|"t,o(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LD_OB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ld"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LD_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ldc1"
block|,
literal|"T,o(b)"
block|,
literal|0xd4000000
block|,
literal|0xfc000000
block|,
name|CLD
operator||
name|RD_b
operator||
name|WR_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"ldc1"
block|,
literal|"E,o(b)"
block|,
literal|0xd4000000
block|,
literal|0xfc000000
block|,
name|CLD
operator||
name|RD_b
operator||
name|WR_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"ldc1"
block|,
literal|"T,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LDC1_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"ldc1"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LDC1_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"l.d"
block|,
literal|"T,o(b)"
block|,
literal|0xd4000000
block|,
literal|0xfc000000
block|,
name|CLD
operator||
name|RD_b
operator||
name|WR_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* ldc1 */
block|{
literal|"l.d"
block|,
literal|"T,o(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_L_DOB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"l.d"
block|,
literal|"T,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_L_DAB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ldc2"
block|,
literal|"E,o(b)"
block|,
literal|0xd8000000
block|,
literal|0xfc000000
block|,
name|CLD
operator||
name|RD_b
operator||
name|WR_CC
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"ldc2"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LDC2_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"ldc3"
block|,
literal|"E,o(b)"
block|,
literal|0xdc000000
block|,
literal|0xfc000000
block|,
name|CLD
operator||
name|RD_b
operator||
name|WR_CC
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"ldc3"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LDC3_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"ldl"
block|,
literal|"t,o(b)"
block|,
literal|0x68000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|WR_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"ldl"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LDL_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"ldr"
block|,
literal|"t,o(b)"
block|,
literal|0x6c000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|WR_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"ldr"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LDR_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"ldxc1"
block|,
literal|"D,t(b)"
block|,
literal|0x4c000001
block|,
literal|0xfc00f83f
block|,
name|LDD
operator||
name|WR_D
operator||
name|RD_t
operator||
name|RD_b
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"lh"
block|,
literal|"t,o(b)"
block|,
literal|0x84000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lh"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LH_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lhu"
block|,
literal|"t,o(b)"
block|,
literal|0x94000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lhu"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LHU_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* li is at the start of the table.  */
block|{
literal|"li.d"
block|,
literal|"t,F"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LI_D
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"li.d"
block|,
literal|"T,L"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LI_DD
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"li.s"
block|,
literal|"t,f"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LI_S
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"li.s"
block|,
literal|"T,l"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LI_SS
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ll"
block|,
literal|"t,o(b)"
block|,
literal|0xc0000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"ll"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LL_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"lld"
block|,
literal|"t,o(b)"
block|,
literal|0xd0000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"lld"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LLD_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"lui"
block|,
literal|"t,u"
block|,
literal|0x3c000000
block|,
literal|0xffe00000
block|,
name|WR_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"luxc1"
block|,
literal|"D,t(b)"
block|,
literal|0x4c000005
block|,
literal|0xfc00f83f
block|,
name|LDD
operator||
name|WR_D
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I5
operator||
name|N55
block|}
block|,
block|{
literal|"lw"
block|,
literal|"t,o(b)"
block|,
literal|0x8c000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lw"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LW_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwc0"
block|,
literal|"E,o(b)"
block|,
literal|0xc0000000
block|,
literal|0xfc000000
block|,
name|CLD
operator||
name|RD_b
operator||
name|WR_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwc0"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LWC0_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwc1"
block|,
literal|"T,o(b)"
block|,
literal|0xc4000000
block|,
literal|0xfc000000
block|,
name|CLD
operator||
name|RD_b
operator||
name|WR_T
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwc1"
block|,
literal|"E,o(b)"
block|,
literal|0xc4000000
block|,
literal|0xfc000000
block|,
name|CLD
operator||
name|RD_b
operator||
name|WR_T
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwc1"
block|,
literal|"T,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LWC1_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwc1"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LWC1_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"l.s"
block|,
literal|"T,o(b)"
block|,
literal|0xc4000000
block|,
literal|0xfc000000
block|,
name|CLD
operator||
name|RD_b
operator||
name|WR_T
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* lwc1 */
block|{
literal|"l.s"
block|,
literal|"T,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LWC1_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwc2"
block|,
literal|"E,o(b)"
block|,
literal|0xc8000000
block|,
literal|0xfc000000
block|,
name|CLD
operator||
name|RD_b
operator||
name|WR_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwc2"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LWC2_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwc3"
block|,
literal|"E,o(b)"
block|,
literal|0xcc000000
block|,
literal|0xfc000000
block|,
name|CLD
operator||
name|RD_b
operator||
name|WR_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwc3"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LWC3_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwl"
block|,
literal|"t,o(b)"
block|,
literal|0x88000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwl"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LWL_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lcache"
block|,
literal|"t,o(b)"
block|,
literal|0x88000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* same */
block|{
literal|"lcache"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LWL_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* as lwl */
block|{
literal|"lwr"
block|,
literal|"t,o(b)"
block|,
literal|0x98000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"lwr"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LWR_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"flush"
block|,
literal|"t,o(b)"
block|,
literal|0x98000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* same */
block|{
literal|"flush"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LWR_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* as lwr */
block|{
literal|"fork"
block|,
literal|"d,s,t"
block|,
literal|0x7c000008
block|,
literal|0xfc0007ff
block|,
name|TRAP
operator||
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"lwu"
block|,
literal|"t,o(b)"
block|,
literal|0x9c000000
block|,
literal|0xfc000000
block|,
name|LDD
operator||
name|RD_b
operator||
name|WR_t
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"lwu"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_LWU_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"lwxc1"
block|,
literal|"D,t(b)"
block|,
literal|0x4c000000
block|,
literal|0xfc00f83f
block|,
name|LDD
operator||
name|WR_D
operator||
name|RD_t
operator||
name|RD_b
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"macc"
block|,
literal|"d,s,t"
block|,
literal|0x00000028
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"macc"
block|,
literal|"d,s,t"
block|,
literal|0x00000158
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"maccs"
block|,
literal|"d,s,t"
block|,
literal|0x00000428
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"macchi"
block|,
literal|"d,s,t"
block|,
literal|0x00000228
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"macchi"
block|,
literal|"d,s,t"
block|,
literal|0x00000358
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"macchis"
block|,
literal|"d,s,t"
block|,
literal|0x00000628
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"macchiu"
block|,
literal|"d,s,t"
block|,
literal|0x00000268
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"macchiu"
block|,
literal|"d,s,t"
block|,
literal|0x00000359
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"macchius"
block|,
literal|"d,s,t"
block|,
literal|0x00000668
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"maccu"
block|,
literal|"d,s,t"
block|,
literal|0x00000068
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"maccu"
block|,
literal|"d,s,t"
block|,
literal|0x00000159
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"maccus"
block|,
literal|"d,s,t"
block|,
literal|0x00000468
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N412
block|}
block|,
block|{
literal|"mad"
block|,
literal|"s,t"
block|,
literal|0x70000000
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|MOD_HILO
block|,
literal|0
block|,
name|P3
block|}
block|,
block|{
literal|"madu"
block|,
literal|"s,t"
block|,
literal|0x70000001
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|MOD_HILO
block|,
literal|0
block|,
name|P3
block|}
block|,
block|{
literal|"madd.d"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c000021
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"madd.s"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c000020
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"madd.ps"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c000026
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"madd"
block|,
literal|"s,t"
block|,
literal|0x0000001c
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"madd"
block|,
literal|"s,t"
block|,
literal|0x70000000
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|MOD_HILO
block|,
literal|0
block|,
name|I32
operator||
name|N55
block|}
block|,
block|{
literal|"madd"
block|,
literal|"s,t"
block|,
literal|0x70000000
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|IS_M
block|,
literal|0
block|,
name|G1
block|}
block|,
block|{
literal|"madd"
block|,
literal|"d,s,t"
block|,
literal|0x70000000
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
operator||
name|IS_M
block|,
literal|0
block|,
name|G1
block|}
block|,
block|{
literal|"maddu"
block|,
literal|"s,t"
block|,
literal|0x0000001d
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"maddu"
block|,
literal|"s,t"
block|,
literal|0x70000001
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|MOD_HILO
block|,
literal|0
block|,
name|I32
operator||
name|N55
block|}
block|,
block|{
literal|"maddu"
block|,
literal|"s,t"
block|,
literal|0x70000001
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|IS_M
block|,
literal|0
block|,
name|G1
block|}
block|,
block|{
literal|"maddu"
block|,
literal|"d,s,t"
block|,
literal|0x70000001
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
operator||
name|IS_M
block|,
literal|0
block|,
name|G1
block|}
block|,
block|{
literal|"madd16"
block|,
literal|"s,t"
block|,
literal|0x00000028
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|MOD_HILO
block|,
literal|0
block|,
name|N411
block|}
block|,
block|{
literal|"max.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x78000007
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"max.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4ac00007
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"max.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x48000007
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"max.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc00007
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"max.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x78200007
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"mfpc"
block|,
literal|"t,P"
block|,
literal|0x4000c801
block|,
literal|0xffe0ffc1
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C0
block|,
literal|0
block|,
name|M1
operator||
name|N5
block|}
block|,
block|{
literal|"mfps"
block|,
literal|"t,P"
block|,
literal|0x4000c800
block|,
literal|0xffe0ffc1
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C0
block|,
literal|0
block|,
name|M1
operator||
name|N5
block|}
block|,
block|{
literal|"mftacx"
block|,
literal|"d"
block|,
literal|0x41020021
block|,
literal|0xffff07ff
block|,
name|TRAP
operator||
name|WR_d
operator||
name|RD_a
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftacx"
block|,
literal|"d,*"
block|,
literal|0x41020021
block|,
literal|0xfff307ff
block|,
name|TRAP
operator||
name|WR_d
operator||
name|RD_a
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftc0"
block|,
literal|"d,+t"
block|,
literal|0x41000000
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_C0
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftc0"
block|,
literal|"d,+T"
block|,
literal|0x41000000
block|,
literal|0xffe007f8
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_C0
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftc0"
block|,
literal|"d,E,H"
block|,
literal|0x41000000
block|,
literal|0xffe007f8
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_C0
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftc1"
block|,
literal|"d,T"
block|,
literal|0x41000022
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_T
operator||
name|FP_S
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftc1"
block|,
literal|"d,E"
block|,
literal|0x41000022
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_T
operator||
name|FP_S
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftc2"
block|,
literal|"d,E"
block|,
literal|0x41000024
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_C2
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftdsp"
block|,
literal|"d"
block|,
literal|0x41100021
block|,
literal|0xffff07ff
block|,
name|TRAP
operator||
name|WR_d
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftgpr"
block|,
literal|"d,t"
block|,
literal|0x41000020
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mfthc1"
block|,
literal|"d,T"
block|,
literal|0x41000032
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mfthc1"
block|,
literal|"d,E"
block|,
literal|0x41000032
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mfthc2"
block|,
literal|"d,E"
block|,
literal|0x41000034
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|LCD
operator||
name|WR_d
operator||
name|RD_C2
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mfthi"
block|,
literal|"d"
block|,
literal|0x41010021
block|,
literal|0xffff07ff
block|,
name|TRAP
operator||
name|WR_d
operator||
name|RD_a
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mfthi"
block|,
literal|"d,*"
block|,
literal|0x41010021
block|,
literal|0xfff307ff
block|,
name|TRAP
operator||
name|WR_d
operator||
name|RD_a
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftlo"
block|,
literal|"d"
block|,
literal|0x41000021
block|,
literal|0xffff07ff
block|,
name|TRAP
operator||
name|WR_d
operator||
name|RD_a
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftlo"
block|,
literal|"d,*"
block|,
literal|0x41000021
block|,
literal|0xfff307ff
block|,
name|TRAP
operator||
name|WR_d
operator||
name|RD_a
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mftr"
block|,
literal|"d,t,!,H,$"
block|,
literal|0x41000000
block|,
literal|0xffe007c8
block|,
name|TRAP
operator||
name|WR_d
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mfc0"
block|,
literal|"t,G"
block|,
literal|0x40000000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C0
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mfc0"
block|,
literal|"t,+D"
block|,
literal|0x40000000
block|,
literal|0xffe007f8
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C0
block|,
literal|0
block|,
name|I32
block|}
block|,
block|{
literal|"mfc0"
block|,
literal|"t,G,H"
block|,
literal|0x40000000
block|,
literal|0xffe007f8
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C0
block|,
literal|0
block|,
name|I32
block|}
block|,
block|{
literal|"mfc1"
block|,
literal|"t,S"
block|,
literal|0x44000000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mfc1"
block|,
literal|"t,G"
block|,
literal|0x44000000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mfhc1"
block|,
literal|"t,S"
block|,
literal|0x44600000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"mfhc1"
block|,
literal|"t,G"
block|,
literal|0x44600000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I33
block|}
block|,
comment|/* mfc2 is at the bottom of the table.  */
comment|/* mfhc2 is at the bottom of the table.  */
block|{
literal|"mfc3"
block|,
literal|"t,G"
block|,
literal|0x4c000000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C3
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mfc3"
block|,
literal|"t,G,H"
block|,
literal|0x4c000000
block|,
literal|0xffe007f8
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C3
block|,
literal|0
block|,
name|I32
block|}
block|,
block|{
literal|"mfdr"
block|,
literal|"t,G"
block|,
literal|0x7000003d
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C0
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"mfhi"
block|,
literal|"d"
block|,
literal|0x00000010
block|,
literal|0xffff07ff
block|,
name|WR_d
operator||
name|RD_HI
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mfhi"
block|,
literal|"d,9"
block|,
literal|0x00000010
block|,
literal|0xff9f07ff
block|,
name|WR_d
operator||
name|RD_HI
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"mflo"
block|,
literal|"d"
block|,
literal|0x00000012
block|,
literal|0xffff07ff
block|,
name|WR_d
operator||
name|RD_LO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mflo"
block|,
literal|"d,9"
block|,
literal|0x00000012
block|,
literal|0xff9f07ff
block|,
name|WR_d
operator||
name|RD_LO
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"min.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x78000006
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"min.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4ac00006
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"min.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x48000006
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"min.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc00006
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"min.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x78200006
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"mov.d"
block|,
literal|"D,S"
block|,
literal|0x46200006
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mov.s"
block|,
literal|"D,S"
block|,
literal|0x46000006
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mov.ps"
block|,
literal|"D,S"
block|,
literal|0x46c00006
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"movf"
block|,
literal|"d,s,N"
block|,
literal|0x00000001
block|,
literal|0xfc0307ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_CC
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"movf.d"
block|,
literal|"D,S,N"
block|,
literal|0x46200011
block|,
literal|0xffe3003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"movf.l"
block|,
literal|"D,S,N"
block|,
literal|0x46a00011
block|,
literal|0xffe3003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"movf.l"
block|,
literal|"X,Y,N"
block|,
literal|0x46a00011
block|,
literal|0xffe3003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"movf.s"
block|,
literal|"D,S,N"
block|,
literal|0x46000011
block|,
literal|0xffe3003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"movf.ps"
block|,
literal|"D,S,N"
block|,
literal|0x46c00011
block|,
literal|0xffe3003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"movn"
block|,
literal|"d,v,t"
block|,
literal|0x0000000b
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"ffc"
block|,
literal|"d,v"
block|,
literal|0x0000000b
block|,
literal|0xfc1f07ff
block|,
name|WR_d
operator||
name|RD_s
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"movn.d"
block|,
literal|"D,S,t"
block|,
literal|0x46200013
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_t
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"movn.l"
block|,
literal|"D,S,t"
block|,
literal|0x46a00013
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_t
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"movn.l"
block|,
literal|"X,Y,t"
block|,
literal|0x46a00013
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_t
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"movn.s"
block|,
literal|"D,S,t"
block|,
literal|0x46000013
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_t
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"movn.ps"
block|,
literal|"D,S,t"
block|,
literal|0x46c00013
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_t
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"movt"
block|,
literal|"d,s,N"
block|,
literal|0x00010001
block|,
literal|0xfc0307ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_CC
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"movt.d"
block|,
literal|"D,S,N"
block|,
literal|0x46210011
block|,
literal|0xffe3003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"movt.l"
block|,
literal|"D,S,N"
block|,
literal|0x46a10011
block|,
literal|0xffe3003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"movt.l"
block|,
literal|"X,Y,N"
block|,
literal|0x46a10011
block|,
literal|0xffe3003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"movt.s"
block|,
literal|"D,S,N"
block|,
literal|0x46010011
block|,
literal|0xffe3003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_CC
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"movt.ps"
block|,
literal|"D,S,N"
block|,
literal|0x46c10011
block|,
literal|0xffe3003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_CC
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"movz"
block|,
literal|"d,v,t"
block|,
literal|0x0000000a
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"ffs"
block|,
literal|"d,v"
block|,
literal|0x0000000a
block|,
literal|0xfc1f07ff
block|,
name|WR_d
operator||
name|RD_s
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"movz.d"
block|,
literal|"D,S,t"
block|,
literal|0x46200012
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_t
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"movz.l"
block|,
literal|"D,S,t"
block|,
literal|0x46a00012
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_t
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"movz.l"
block|,
literal|"X,Y,t"
block|,
literal|0x46a00012
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_t
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"movz.s"
block|,
literal|"D,S,t"
block|,
literal|0x46000012
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_t
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I32
block|}
block|,
block|{
literal|"movz.ps"
block|,
literal|"D,S,t"
block|,
literal|0x46c00012
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_t
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"msac"
block|,
literal|"d,s,t"
block|,
literal|0x000001d8
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"msacu"
block|,
literal|"d,s,t"
block|,
literal|0x000001d9
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"msachi"
block|,
literal|"d,s,t"
block|,
literal|0x000003d8
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"msachiu"
block|,
literal|"d,s,t"
block|,
literal|0x000003d9
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
comment|/* move is at the top of the table.  */
block|{
literal|"msgn.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x78200000
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"msub.d"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c000029
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"msub.s"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c000028
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"msub.ps"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c00002e
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"msub"
block|,
literal|"s,t"
block|,
literal|0x0000001e
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"msub"
block|,
literal|"s,t"
block|,
literal|0x70000004
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|MOD_HILO
block|,
literal|0
block|,
name|I32
operator||
name|N55
block|}
block|,
block|{
literal|"msubu"
block|,
literal|"s,t"
block|,
literal|0x0000001f
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"msubu"
block|,
literal|"s,t"
block|,
literal|0x70000005
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|MOD_HILO
block|,
literal|0
block|,
name|I32
operator||
name|N55
block|}
block|,
block|{
literal|"mtpc"
block|,
literal|"t,P"
block|,
literal|0x4080c801
block|,
literal|0xffe0ffc1
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C0
block|,
literal|0
block|,
name|M1
operator||
name|N5
block|}
block|,
block|{
literal|"mtps"
block|,
literal|"t,P"
block|,
literal|0x4080c800
block|,
literal|0xffe0ffc1
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C0
block|,
literal|0
block|,
name|M1
operator||
name|N5
block|}
block|,
block|{
literal|"mtc0"
block|,
literal|"t,G"
block|,
literal|0x40800000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C0
operator||
name|WR_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mtc0"
block|,
literal|"t,+D"
block|,
literal|0x40800000
block|,
literal|0xffe007f8
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C0
operator||
name|WR_CC
block|,
literal|0
block|,
name|I32
block|}
block|,
block|{
literal|"mtc0"
block|,
literal|"t,G,H"
block|,
literal|0x40800000
block|,
literal|0xffe007f8
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C0
operator||
name|WR_CC
block|,
literal|0
block|,
name|I32
block|}
block|,
block|{
literal|"mtc1"
block|,
literal|"t,S"
block|,
literal|0x44800000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mtc1"
block|,
literal|"t,G"
block|,
literal|0x44800000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mthc1"
block|,
literal|"t,S"
block|,
literal|0x44e00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"mthc1"
block|,
literal|"t,G"
block|,
literal|0x44e00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I33
block|}
block|,
comment|/* mtc2 is at the bottom of the table.  */
comment|/* mthc2 is at the bottom of the table.  */
block|{
literal|"mtc3"
block|,
literal|"t,G"
block|,
literal|0x4c800000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C3
operator||
name|WR_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mtc3"
block|,
literal|"t,G,H"
block|,
literal|0x4c800000
block|,
literal|0xffe007f8
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C3
operator||
name|WR_CC
block|,
literal|0
block|,
name|I32
block|}
block|,
block|{
literal|"mtdr"
block|,
literal|"t,G"
block|,
literal|0x7080003d
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C0
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"mthi"
block|,
literal|"s"
block|,
literal|0x00000011
block|,
literal|0xfc1fffff
block|,
name|RD_s
operator||
name|WR_HI
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mthi"
block|,
literal|"s,7"
block|,
literal|0x00000011
block|,
literal|0xfc1fe7ff
block|,
name|RD_s
operator||
name|WR_HI
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"mtlo"
block|,
literal|"s"
block|,
literal|0x00000013
block|,
literal|0xfc1fffff
block|,
name|RD_s
operator||
name|WR_LO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mtlo"
block|,
literal|"s,7"
block|,
literal|0x00000013
block|,
literal|0xfc1fe7ff
block|,
name|RD_s
operator||
name|WR_LO
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"mttc0"
block|,
literal|"t,G"
block|,
literal|0x41800000
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_C0
operator||
name|WR_CC
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttc0"
block|,
literal|"t,+D"
block|,
literal|0x41800000
block|,
literal|0xffe007f8
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_C0
operator||
name|WR_CC
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttc0"
block|,
literal|"t,G,H"
block|,
literal|0x41800000
block|,
literal|0xffe007f8
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_C0
operator||
name|WR_CC
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttc1"
block|,
literal|"t,S"
block|,
literal|0x41800022
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_S
operator||
name|FP_S
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttc1"
block|,
literal|"t,G"
block|,
literal|0x41800022
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_S
operator||
name|FP_S
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttc2"
block|,
literal|"t,g"
block|,
literal|0x41800024
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_C2
operator||
name|WR_CC
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttacx"
block|,
literal|"t"
block|,
literal|0x41801021
block|,
literal|0xffe0ffff
block|,
name|TRAP
operator||
name|WR_a
operator||
name|RD_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttacx"
block|,
literal|"t,&"
block|,
literal|0x41801021
block|,
literal|0xffe09fff
block|,
name|TRAP
operator||
name|WR_a
operator||
name|RD_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttdsp"
block|,
literal|"t"
block|,
literal|0x41808021
block|,
literal|0xffe0ffff
block|,
name|TRAP
operator||
name|RD_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttgpr"
block|,
literal|"t,d"
block|,
literal|0x41800020
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mtthc1"
block|,
literal|"t,S"
block|,
literal|0x41800032
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_S
operator||
name|FP_D
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mtthc1"
block|,
literal|"t,G"
block|,
literal|0x41800032
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_S
operator||
name|FP_D
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mtthc2"
block|,
literal|"t,g"
block|,
literal|0x41800034
block|,
literal|0xffe007ff
block|,
name|TRAP
operator||
name|COD
operator||
name|RD_t
operator||
name|WR_C2
operator||
name|WR_CC
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mtthi"
block|,
literal|"t"
block|,
literal|0x41800821
block|,
literal|0xffe0ffff
block|,
name|TRAP
operator||
name|WR_a
operator||
name|RD_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mtthi"
block|,
literal|"t,&"
block|,
literal|0x41800821
block|,
literal|0xffe09fff
block|,
name|TRAP
operator||
name|WR_a
operator||
name|RD_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttlo"
block|,
literal|"t"
block|,
literal|0x41800021
block|,
literal|0xffe0ffff
block|,
name|TRAP
operator||
name|WR_a
operator||
name|RD_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttlo"
block|,
literal|"t,&"
block|,
literal|0x41800021
block|,
literal|0xffe09fff
block|,
name|TRAP
operator||
name|WR_a
operator||
name|RD_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mttr"
block|,
literal|"t,d,!,H,$"
block|,
literal|0x41800000
block|,
literal|0xffe007c8
block|,
name|TRAP
operator||
name|RD_t
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"mul.d"
block|,
literal|"D,V,T"
block|,
literal|0x46200002
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mul.s"
block|,
literal|"D,V,T"
block|,
literal|0x46000002
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mul.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x78000030
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"mul.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4ac00030
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mul.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x48000030
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mul.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc00030
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mul.ps"
block|,
literal|"D,V,T"
block|,
literal|0x46c00002
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"mul.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x78200030
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"mul"
block|,
literal|"d,v,t"
block|,
literal|0x70000002
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I32
operator||
name|P3
operator||
name|N55
block|}
block|,
block|{
literal|"mul"
block|,
literal|"d,s,t"
block|,
literal|0x00000058
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mul"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_MUL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mul"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_MUL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mula.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000033
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"mula.ob"
block|,
literal|"S,T"
block|,
literal|0x4ac00033
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mula.ob"
block|,
literal|"S,T[e]"
block|,
literal|0x48000033
block|,
literal|0xfe2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mula.ob"
block|,
literal|"S,k"
block|,
literal|0x4bc00033
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mula.qh"
block|,
literal|"Y,Q"
block|,
literal|0x78200033
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"mulhi"
block|,
literal|"d,s,t"
block|,
literal|0x00000258
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"mulhiu"
block|,
literal|"d,s,t"
block|,
literal|0x00000259
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"mull.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000433
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"mull.ob"
block|,
literal|"S,T"
block|,
literal|0x4ac00433
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mull.ob"
block|,
literal|"S,T[e]"
block|,
literal|0x48000433
block|,
literal|0xfe2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mull.ob"
block|,
literal|"S,k"
block|,
literal|0x4bc00433
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mull.qh"
block|,
literal|"Y,Q"
block|,
literal|0x78200433
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"mulo"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_MULO
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mulo"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_MULO_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mulou"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_MULOU
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mulou"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_MULOU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mulr.ps"
block|,
literal|"D,S,T"
block|,
literal|0x46c0001a
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"muls"
block|,
literal|"d,s,t"
block|,
literal|0x000000d8
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"mulsu"
block|,
literal|"d,s,t"
block|,
literal|0x000000d9
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"mulshi"
block|,
literal|"d,s,t"
block|,
literal|0x000002d8
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"mulshiu"
block|,
literal|"d,s,t"
block|,
literal|0x000002d9
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"muls.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000032
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"muls.ob"
block|,
literal|"S,T"
block|,
literal|0x4ac00032
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"muls.ob"
block|,
literal|"S,T[e]"
block|,
literal|0x48000032
block|,
literal|0xfe2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"muls.ob"
block|,
literal|"S,k"
block|,
literal|0x4bc00032
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"muls.qh"
block|,
literal|"Y,Q"
block|,
literal|0x78200032
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"mulsl.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000432
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"mulsl.ob"
block|,
literal|"S,T"
block|,
literal|0x4ac00432
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mulsl.ob"
block|,
literal|"S,T[e]"
block|,
literal|0x48000432
block|,
literal|0xfe2007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mulsl.ob"
block|,
literal|"S,k"
block|,
literal|0x4bc00432
block|,
literal|0xffe007ff
block|,
name|WR_CC
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"mulsl.qh"
block|,
literal|"Y,Q"
block|,
literal|0x78200432
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"mult"
block|,
literal|"s,t"
block|,
literal|0x00000018
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|IS_M
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mult"
block|,
literal|"d,s,t"
block|,
literal|0x00000018
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
operator||
name|IS_M
block|,
literal|0
block|,
name|G1
block|}
block|,
block|{
literal|"multu"
block|,
literal|"s,t"
block|,
literal|0x00000019
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|IS_M
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"multu"
block|,
literal|"d,s,t"
block|,
literal|0x00000019
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
operator||
name|IS_M
block|,
literal|0
block|,
name|G1
block|}
block|,
block|{
literal|"mulu"
block|,
literal|"d,s,t"
block|,
literal|0x00000059
block|,
literal|0xfc0007ff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
block|}
block|,
block|{
literal|"neg"
block|,
literal|"d,w"
block|,
literal|0x00000022
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* sub 0 */
block|{
literal|"negu"
block|,
literal|"d,w"
block|,
literal|0x00000023
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* subu 0 */
block|{
literal|"neg.d"
block|,
literal|"D,V"
block|,
literal|0x46200007
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"neg.s"
block|,
literal|"D,V"
block|,
literal|0x46000007
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"neg.ps"
block|,
literal|"D,V"
block|,
literal|0x46c00007
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"nmadd.d"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c000031
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"nmadd.s"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c000030
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"nmadd.ps"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c000036
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"nmsub.d"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c000039
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"nmsub.s"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c000038
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"nmsub.ps"
block|,
literal|"D,R,S,T"
block|,
literal|0x4c00003e
block|,
literal|0xfc00003f
block|,
name|RD_R
operator||
name|RD_S
operator||
name|RD_T
operator||
name|WR_D
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
comment|/* nop is at the start of the table.  */
block|{
literal|"nor"
block|,
literal|"d,v,t"
block|,
literal|0x00000027
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"nor"
block|,
literal|"t,r,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_NOR_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"nor.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x7800000f
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"nor.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4ac0000f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"nor.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x4800000f
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"nor.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc0000f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"nor.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x7820000f
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"not"
block|,
literal|"d,v"
block|,
literal|0x00000027
block|,
literal|0xfc1f07ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/*nor d,s,0*/
block|{
literal|"or"
block|,
literal|"d,v,t"
block|,
literal|0x00000025
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"or"
block|,
literal|"t,r,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_OR_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"or.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x7800000e
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"or.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4ac0000e
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"or.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x4800000e
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"or.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc0000e
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"or.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x7820000e
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"ori"
block|,
literal|"t,r,i"
block|,
literal|0x34000000
block|,
literal|0xfc000000
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"pabsdiff.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x78000009
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|SB1
block|}
block|,
block|{
literal|"pabsdiffc.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000035
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|SB1
block|}
block|,
block|{
literal|"pavg.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x78000008
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|SB1
block|}
block|,
block|{
literal|"pickf.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x78000002
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"pickf.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4ac00002
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"pickf.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x48000002
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"pickf.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc00002
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"pickf.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x78200002
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"pickt.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x78000003
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"pickt.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4ac00003
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"pickt.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x48000003
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"pickt.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc00003
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"pickt.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x78200003
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"pll.ps"
block|,
literal|"D,V,T"
block|,
literal|0x46c0002c
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"plu.ps"
block|,
literal|"D,V,T"
block|,
literal|0x46c0002d
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
comment|/* pref and prefx are at the start of the table.  */
block|{
literal|"pul.ps"
block|,
literal|"D,V,T"
block|,
literal|0x46c0002e
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"puu.ps"
block|,
literal|"D,V,T"
block|,
literal|0x46c0002f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"rach.ob"
block|,
literal|"X"
block|,
literal|0x7a00003f
block|,
literal|0xfffff83f
block|,
name|WR_D
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"rach.ob"
block|,
literal|"D"
block|,
literal|0x4a00003f
block|,
literal|0xfffff83f
block|,
name|WR_D
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"rach.qh"
block|,
literal|"X"
block|,
literal|0x7a20003f
block|,
literal|0xfffff83f
block|,
name|WR_D
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"racl.ob"
block|,
literal|"X"
block|,
literal|0x7800003f
block|,
literal|0xfffff83f
block|,
name|WR_D
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"racl.ob"
block|,
literal|"D"
block|,
literal|0x4800003f
block|,
literal|0xfffff83f
block|,
name|WR_D
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"racl.qh"
block|,
literal|"X"
block|,
literal|0x7820003f
block|,
literal|0xfffff83f
block|,
name|WR_D
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"racm.ob"
block|,
literal|"X"
block|,
literal|0x7900003f
block|,
literal|0xfffff83f
block|,
name|WR_D
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"racm.ob"
block|,
literal|"D"
block|,
literal|0x4900003f
block|,
literal|0xfffff83f
block|,
name|WR_D
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"racm.qh"
block|,
literal|"X"
block|,
literal|0x7920003f
block|,
literal|0xfffff83f
block|,
name|WR_D
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"recip.d"
block|,
literal|"D,S"
block|,
literal|0x46200015
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"recip.ps"
block|,
literal|"D,S"
block|,
literal|0x46c00015
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|SB1
block|}
block|,
block|{
literal|"recip.s"
block|,
literal|"D,S"
block|,
literal|0x46000015
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"recip1.d"
block|,
literal|"D,S"
block|,
literal|0x4620001d
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"recip1.ps"
block|,
literal|"D,S"
block|,
literal|0x46c0001d
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"recip1.s"
block|,
literal|"D,S"
block|,
literal|0x4600001d
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"recip2.d"
block|,
literal|"D,S,T"
block|,
literal|0x4620001c
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"recip2.ps"
block|,
literal|"D,S,T"
block|,
literal|0x46c0001c
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"recip2.s"
block|,
literal|"D,S,T"
block|,
literal|0x4600001c
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"rem"
block|,
literal|"z,s,t"
block|,
literal|0x0000001a
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"rem"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_REM_3
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"rem"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_REM_3I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"remu"
block|,
literal|"z,s,t"
block|,
literal|0x0000001b
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"remu"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_REMU_3
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"remu"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_REMU_3I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"rdhwr"
block|,
literal|"t,K"
block|,
literal|0x7c00003b
block|,
literal|0xffe007ff
block|,
name|WR_t
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"rdpgpr"
block|,
literal|"d,w"
block|,
literal|0x41400000
block|,
literal|0xffe007ff
block|,
name|WR_d
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"rfe"
block|,
literal|""
block|,
literal|0x42000010
block|,
literal|0xffffffff
block|,
literal|0
block|,
literal|0
block|,
name|I1
operator||
name|T3
block|}
block|,
block|{
literal|"rnas.qh"
block|,
literal|"X,Q"
block|,
literal|0x78200025
block|,
literal|0xfc20f83f
block|,
name|WR_D
operator||
name|RD_T
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"rnau.ob"
block|,
literal|"X,Q"
block|,
literal|0x78000021
block|,
literal|0xfc20f83f
block|,
name|WR_D
operator||
name|RD_T
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"rnau.qh"
block|,
literal|"X,Q"
block|,
literal|0x78200021
block|,
literal|0xfc20f83f
block|,
name|WR_D
operator||
name|RD_T
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"rnes.qh"
block|,
literal|"X,Q"
block|,
literal|0x78200026
block|,
literal|0xfc20f83f
block|,
name|WR_D
operator||
name|RD_T
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"rneu.ob"
block|,
literal|"X,Q"
block|,
literal|0x78000022
block|,
literal|0xfc20f83f
block|,
name|WR_D
operator||
name|RD_T
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"rneu.qh"
block|,
literal|"X,Q"
block|,
literal|0x78200022
block|,
literal|0xfc20f83f
block|,
name|WR_D
operator||
name|RD_T
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"rol"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ROL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"rol"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ROL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ror"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ROR
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ror"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ROR_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ror"
block|,
literal|"d,w,<"
block|,
literal|0x00200002
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|N5
operator||
name|I33
block|}
block|,
block|{
literal|"rorv"
block|,
literal|"d,t,s"
block|,
literal|0x00000046
block|,
literal|0xfc0007ff
block|,
name|RD_t
operator||
name|RD_s
operator||
name|WR_d
block|,
literal|0
block|,
name|N5
operator||
name|I33
block|}
block|,
block|{
literal|"rotl"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ROL
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"rotl"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ROL_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"rotr"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ROR
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"rotr"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ROR_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"rotrv"
block|,
literal|"d,t,s"
block|,
literal|0x00000046
block|,
literal|0xfc0007ff
block|,
name|RD_t
operator||
name|RD_s
operator||
name|WR_d
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"round.l.d"
block|,
literal|"D,S"
block|,
literal|0x46200008
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
operator||
name|I33
block|}
block|,
block|{
literal|"round.l.s"
block|,
literal|"D,S"
block|,
literal|0x46000008
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"round.w.d"
block|,
literal|"D,S"
block|,
literal|0x4620000c
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"round.w.s"
block|,
literal|"D,S"
block|,
literal|0x4600000c
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"rsqrt.d"
block|,
literal|"D,S"
block|,
literal|0x46200016
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"rsqrt.ps"
block|,
literal|"D,S"
block|,
literal|0x46c00016
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|SB1
block|}
block|,
block|{
literal|"rsqrt.s"
block|,
literal|"D,S"
block|,
literal|0x46000016
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"rsqrt1.d"
block|,
literal|"D,S"
block|,
literal|0x4620001e
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"rsqrt1.ps"
block|,
literal|"D,S"
block|,
literal|0x46c0001e
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"rsqrt1.s"
block|,
literal|"D,S"
block|,
literal|0x4600001e
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"rsqrt2.d"
block|,
literal|"D,S,T"
block|,
literal|0x4620001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"rsqrt2.ps"
block|,
literal|"D,S,T"
block|,
literal|0x46c0001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"rsqrt2.s"
block|,
literal|"D,S,T"
block|,
literal|0x4600001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_S
block|,
literal|0
block|,
name|M3D
block|}
block|,
block|{
literal|"rzs.qh"
block|,
literal|"X,Q"
block|,
literal|0x78200024
block|,
literal|0xfc20f83f
block|,
name|WR_D
operator||
name|RD_T
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"rzu.ob"
block|,
literal|"X,Q"
block|,
literal|0x78000020
block|,
literal|0xfc20f83f
block|,
name|WR_D
operator||
name|RD_T
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"rzu.ob"
block|,
literal|"D,k"
block|,
literal|0x4bc00020
block|,
literal|0xffe0f83f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"rzu.qh"
block|,
literal|"X,Q"
block|,
literal|0x78200020
block|,
literal|0xfc20f83f
block|,
name|WR_D
operator||
name|RD_T
operator||
name|FP_D
block|,
name|RD_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"sb"
block|,
literal|"t,o(b)"
block|,
literal|0xa0000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sb"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SB_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sc"
block|,
literal|"t,o(b)"
block|,
literal|0xe0000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_t
operator||
name|WR_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"sc"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SC_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"scd"
block|,
literal|"t,o(b)"
block|,
literal|0xf0000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_t
operator||
name|WR_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"scd"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SCD_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"sd"
block|,
literal|"t,o(b)"
block|,
literal|0xfc000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"sd"
block|,
literal|"t,o(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SD_OB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sd"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SD_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sdbbp"
block|,
literal|""
block|,
literal|0x0000000e
block|,
literal|0xffffffff
block|,
name|TRAP
block|,
literal|0
block|,
name|G2
block|}
block|,
block|{
literal|"sdbbp"
block|,
literal|"c"
block|,
literal|0x0000000e
block|,
literal|0xfc00ffff
block|,
name|TRAP
block|,
literal|0
block|,
name|G2
block|}
block|,
block|{
literal|"sdbbp"
block|,
literal|"c,q"
block|,
literal|0x0000000e
block|,
literal|0xfc00003f
block|,
name|TRAP
block|,
literal|0
block|,
name|G2
block|}
block|,
block|{
literal|"sdbbp"
block|,
literal|""
block|,
literal|0x7000003f
block|,
literal|0xffffffff
block|,
name|TRAP
block|,
literal|0
block|,
name|I32
block|}
block|,
block|{
literal|"sdbbp"
block|,
literal|"B"
block|,
literal|0x7000003f
block|,
literal|0xfc00003f
block|,
name|TRAP
block|,
literal|0
block|,
name|I32
block|}
block|,
block|{
literal|"sdc1"
block|,
literal|"T,o(b)"
block|,
literal|0xf4000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_T
operator||
name|RD_b
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"sdc1"
block|,
literal|"E,o(b)"
block|,
literal|0xf4000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_T
operator||
name|RD_b
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"sdc1"
block|,
literal|"T,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SDC1_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"sdc1"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SDC1_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"sdc2"
block|,
literal|"E,o(b)"
block|,
literal|0xf8000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_C2
operator||
name|RD_b
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"sdc2"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SDC2_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"sdc3"
block|,
literal|"E,o(b)"
block|,
literal|0xfc000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_C3
operator||
name|RD_b
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"sdc3"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SDC3_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"s.d"
block|,
literal|"T,o(b)"
block|,
literal|0xf4000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_T
operator||
name|RD_b
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"s.d"
block|,
literal|"T,o(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_S_DOB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"s.d"
block|,
literal|"T,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_S_DAB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sdl"
block|,
literal|"t,o(b)"
block|,
literal|0xb0000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"sdl"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SDL_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"sdr"
block|,
literal|"t,o(b)"
block|,
literal|0xb4000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"sdr"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SDR_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"sdxc1"
block|,
literal|"S,t(b)"
block|,
literal|0x4c000009
block|,
literal|0xfc0007ff
block|,
name|SM
operator||
name|RD_S
operator||
name|RD_t
operator||
name|RD_b
operator||
name|FP_D
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"seb"
block|,
literal|"d,w"
block|,
literal|0x7c000420
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"seh"
block|,
literal|"d,w"
block|,
literal|0x7c000620
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"selsl"
block|,
literal|"d,v,t"
block|,
literal|0x00000005
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"selsr"
block|,
literal|"d,v,t"
block|,
literal|0x00000001
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"seq"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SEQ
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"seq"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SEQ_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sge"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SGE
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sge"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SGE_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sgeu"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SGEU
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sgeu"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SGEU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sgt"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SGT
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sgt"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SGT_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sgtu"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SGTU
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sgtu"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SGTU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sh"
block|,
literal|"t,o(b)"
block|,
literal|0xa4000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sh"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SH_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"shfl.bfla.qh"
block|,
literal|"X,Y,Z"
block|,
literal|0x7a20001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"shfl.mixh.ob"
block|,
literal|"X,Y,Z"
block|,
literal|0x7980001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"shfl.mixh.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4980001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"shfl.mixh.qh"
block|,
literal|"X,Y,Z"
block|,
literal|0x7820001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"shfl.mixl.ob"
block|,
literal|"X,Y,Z"
block|,
literal|0x79c0001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"shfl.mixl.ob"
block|,
literal|"D,S,T"
block|,
literal|0x49c0001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"shfl.mixl.qh"
block|,
literal|"X,Y,Z"
block|,
literal|0x78a0001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"shfl.pach.ob"
block|,
literal|"X,Y,Z"
block|,
literal|0x7900001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"shfl.pach.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4900001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"shfl.pach.qh"
block|,
literal|"X,Y,Z"
block|,
literal|0x7920001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"shfl.pacl.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4940001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"shfl.repa.qh"
block|,
literal|"X,Y,Z"
block|,
literal|0x7b20001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"shfl.repb.qh"
block|,
literal|"X,Y,Z"
block|,
literal|0x7ba0001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"shfl.upsl.ob"
block|,
literal|"X,Y,Z"
block|,
literal|0x78c0001f
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"sle"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SLE
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sle"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SLE_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sleu"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SLEU
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sleu"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SLEU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sllv"
block|,
literal|"d,t,s"
block|,
literal|0x00000004
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sll"
block|,
literal|"d,w,s"
block|,
literal|0x00000004
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* sllv */
block|{
literal|"sll"
block|,
literal|"d,w,<"
block|,
literal|0x00000000
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sll.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x78000010
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"sll.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x48000010
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"sll.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc00010
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"sll.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x78200010
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"slt"
block|,
literal|"d,v,t"
block|,
literal|0x0000002a
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"slt"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SLT_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"slti"
block|,
literal|"t,r,j"
block|,
literal|0x28000000
block|,
literal|0xfc000000
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sltiu"
block|,
literal|"t,r,j"
block|,
literal|0x2c000000
block|,
literal|0xfc000000
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sltu"
block|,
literal|"d,v,t"
block|,
literal|0x0000002b
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sltu"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SLTU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sne"
block|,
literal|"d,v,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SNE
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sne"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SNE_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sqrt.d"
block|,
literal|"D,S"
block|,
literal|0x46200004
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"sqrt.s"
block|,
literal|"D,S"
block|,
literal|0x46000004
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"sqrt.ps"
block|,
literal|"D,S"
block|,
literal|0x46c00004
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|SB1
block|}
block|,
block|{
literal|"srav"
block|,
literal|"d,t,s"
block|,
literal|0x00000007
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sra"
block|,
literal|"d,w,s"
block|,
literal|0x00000007
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* srav */
block|{
literal|"sra"
block|,
literal|"d,w,<"
block|,
literal|0x00000003
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sra.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x78200013
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"srlv"
block|,
literal|"d,t,s"
block|,
literal|0x00000006
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"srl"
block|,
literal|"d,w,s"
block|,
literal|0x00000006
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* srlv */
block|{
literal|"srl"
block|,
literal|"d,w,<"
block|,
literal|0x00000002
block|,
literal|0xffe0003f
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"srl.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x78000012
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"srl.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x48000012
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"srl.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc00012
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"srl.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x78200012
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
comment|/* ssnop is at the start of the table.  */
block|{
literal|"standby"
block|,
literal|""
block|,
literal|0x42000021
block|,
literal|0xffffffff
block|,
literal|0
block|,
literal|0
block|,
name|V1
block|}
block|,
block|{
literal|"sub"
block|,
literal|"d,v,t"
block|,
literal|0x00000022
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sub"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SUB_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sub.d"
block|,
literal|"D,V,T"
block|,
literal|0x46200001
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sub.s"
block|,
literal|"D,V,T"
block|,
literal|0x46000001
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sub.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x7800000a
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"sub.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4ac0000a
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"sub.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x4800000a
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"sub.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc0000a
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"sub.ps"
block|,
literal|"D,V,T"
block|,
literal|0x46c00001
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|I5
block|}
block|,
block|{
literal|"sub.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x7820000a
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"suba.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000036
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"suba.qh"
block|,
literal|"Y,Q"
block|,
literal|0x78200036
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"subl.ob"
block|,
literal|"Y,Q"
block|,
literal|0x78000436
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"subl.qh"
block|,
literal|"Y,Q"
block|,
literal|0x78200436
block|,
literal|0xfc2007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"subu"
block|,
literal|"d,v,t"
block|,
literal|0x00000023
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"subu"
block|,
literal|"d,v,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SUBU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"suspend"
block|,
literal|""
block|,
literal|0x42000022
block|,
literal|0xffffffff
block|,
literal|0
block|,
literal|0
block|,
name|V1
block|}
block|,
block|{
literal|"suxc1"
block|,
literal|"S,t(b)"
block|,
literal|0x4c00000d
block|,
literal|0xfc0007ff
block|,
name|SM
operator||
name|RD_S
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I5
operator||
name|N55
block|}
block|,
block|{
literal|"sw"
block|,
literal|"t,o(b)"
block|,
literal|0xac000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"sw"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SW_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swc0"
block|,
literal|"E,o(b)"
block|,
literal|0xe0000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_C0
operator||
name|RD_b
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swc0"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SWC0_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swc1"
block|,
literal|"T,o(b)"
block|,
literal|0xe4000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_T
operator||
name|RD_b
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swc1"
block|,
literal|"E,o(b)"
block|,
literal|0xe4000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_T
operator||
name|RD_b
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swc1"
block|,
literal|"T,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SWC1_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swc1"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SWC1_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"s.s"
block|,
literal|"T,o(b)"
block|,
literal|0xe4000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_T
operator||
name|RD_b
operator||
name|FP_S
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* swc1 */
block|{
literal|"s.s"
block|,
literal|"T,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SWC1_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swc2"
block|,
literal|"E,o(b)"
block|,
literal|0xe8000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_C2
operator||
name|RD_b
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swc2"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SWC2_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swc3"
block|,
literal|"E,o(b)"
block|,
literal|0xec000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_C3
operator||
name|RD_b
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swc3"
block|,
literal|"E,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SWC3_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swl"
block|,
literal|"t,o(b)"
block|,
literal|0xa8000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swl"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SWL_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"scache"
block|,
literal|"t,o(b)"
block|,
literal|0xa8000000
block|,
literal|0xfc000000
block|,
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* same */
block|{
literal|"scache"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SWL_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* as swl */
block|{
literal|"swr"
block|,
literal|"t,o(b)"
block|,
literal|0xb8000000
block|,
literal|0xfc000000
block|,
name|SM
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"swr"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SWR_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"invalidate"
block|,
literal|"t,o(b)"
block|,
literal|0xb8000000
block|,
literal|0xfc000000
block|,
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* same */
block|{
literal|"invalidate"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SWR_AB
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* as swr */
block|{
literal|"swxc1"
block|,
literal|"S,t(b)"
block|,
literal|0x4c000008
block|,
literal|0xfc0007ff
block|,
name|SM
operator||
name|RD_S
operator||
name|RD_t
operator||
name|RD_b
operator||
name|FP_S
block|,
literal|0
block|,
name|I4
operator||
name|I33
block|}
block|,
block|{
literal|"sync"
block|,
literal|""
block|,
literal|0x0000000f
block|,
literal|0xffffffff
block|,
name|INSN_SYNC
block|,
literal|0
block|,
name|I2
operator||
name|G1
block|}
block|,
block|{
literal|"sync.p"
block|,
literal|""
block|,
literal|0x0000040f
block|,
literal|0xffffffff
block|,
name|INSN_SYNC
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"sync.l"
block|,
literal|""
block|,
literal|0x0000000f
block|,
literal|0xffffffff
block|,
name|INSN_SYNC
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"synci"
block|,
literal|"o(b)"
block|,
literal|0x041f0000
block|,
literal|0xfc1f0000
block|,
name|SM
operator||
name|RD_b
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"syscall"
block|,
literal|""
block|,
literal|0x0000000c
block|,
literal|0xffffffff
block|,
name|TRAP
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"syscall"
block|,
literal|"B"
block|,
literal|0x0000000c
block|,
literal|0xfc00003f
block|,
name|TRAP
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"teqi"
block|,
literal|"s,j"
block|,
literal|0x040c0000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"teq"
block|,
literal|"s,t"
block|,
literal|0x00000034
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"teq"
block|,
literal|"s,t,q"
block|,
literal|0x00000034
block|,
literal|0xfc00003f
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"teq"
block|,
literal|"s,j"
block|,
literal|0x040c0000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* teqi */
block|{
literal|"teq"
block|,
literal|"s,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_TEQ_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tgei"
block|,
literal|"s,j"
block|,
literal|0x04080000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tge"
block|,
literal|"s,t"
block|,
literal|0x00000030
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tge"
block|,
literal|"s,t,q"
block|,
literal|0x00000030
block|,
literal|0xfc00003f
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tge"
block|,
literal|"s,j"
block|,
literal|0x04080000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* tgei */
block|{
literal|"tge"
block|,
literal|"s,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_TGE_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tgeiu"
block|,
literal|"s,j"
block|,
literal|0x04090000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tgeu"
block|,
literal|"s,t"
block|,
literal|0x00000031
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tgeu"
block|,
literal|"s,t,q"
block|,
literal|0x00000031
block|,
literal|0xfc00003f
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tgeu"
block|,
literal|"s,j"
block|,
literal|0x04090000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* tgeiu */
block|{
literal|"tgeu"
block|,
literal|"s,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_TGEU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tlbp"
block|,
literal|""
block|,
literal|0x42000008
block|,
literal|0xffffffff
block|,
name|INSN_TLB
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"tlbr"
block|,
literal|""
block|,
literal|0x42000001
block|,
literal|0xffffffff
block|,
name|INSN_TLB
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"tlbwi"
block|,
literal|""
block|,
literal|0x42000002
block|,
literal|0xffffffff
block|,
name|INSN_TLB
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"tlbwr"
block|,
literal|""
block|,
literal|0x42000006
block|,
literal|0xffffffff
block|,
name|INSN_TLB
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"tlti"
block|,
literal|"s,j"
block|,
literal|0x040a0000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tlt"
block|,
literal|"s,t"
block|,
literal|0x00000032
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tlt"
block|,
literal|"s,t,q"
block|,
literal|0x00000032
block|,
literal|0xfc00003f
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tlt"
block|,
literal|"s,j"
block|,
literal|0x040a0000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* tlti */
block|{
literal|"tlt"
block|,
literal|"s,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_TLT_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tltiu"
block|,
literal|"s,j"
block|,
literal|0x040b0000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tltu"
block|,
literal|"s,t"
block|,
literal|0x00000033
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tltu"
block|,
literal|"s,t,q"
block|,
literal|0x00000033
block|,
literal|0xfc00003f
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tltu"
block|,
literal|"s,j"
block|,
literal|0x040b0000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* tltiu */
block|{
literal|"tltu"
block|,
literal|"s,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_TLTU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tnei"
block|,
literal|"s,j"
block|,
literal|0x040e0000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tne"
block|,
literal|"s,t"
block|,
literal|0x00000036
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tne"
block|,
literal|"s,t,q"
block|,
literal|0x00000036
block|,
literal|0xfc00003f
block|,
name|RD_s
operator||
name|RD_t
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"tne"
block|,
literal|"s,j"
block|,
literal|0x040e0000
block|,
literal|0xfc1f0000
block|,
name|RD_s
operator||
name|TRAP
block|,
literal|0
block|,
name|I2
block|}
block|,
comment|/* tnei */
block|{
literal|"tne"
block|,
literal|"s,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_TNE_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"trunc.l.d"
block|,
literal|"D,S"
block|,
literal|0x46200009
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
operator||
name|I33
block|}
block|,
block|{
literal|"trunc.l.s"
block|,
literal|"D,S"
block|,
literal|0x46000009
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I3
operator||
name|I33
block|}
block|,
block|{
literal|"trunc.w.d"
block|,
literal|"D,S"
block|,
literal|0x4620000d
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"trunc.w.d"
block|,
literal|"D,S,x"
block|,
literal|0x4620000d
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
operator||
name|FP_D
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"trunc.w.d"
block|,
literal|"D,S,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_TRUNCWD
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"trunc.w.s"
block|,
literal|"D,S"
block|,
literal|0x4600000d
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"trunc.w.s"
block|,
literal|"D,S,x"
block|,
literal|0x4600000d
block|,
literal|0xffff003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|FP_S
block|,
literal|0
block|,
name|I2
block|}
block|,
block|{
literal|"trunc.w.s"
block|,
literal|"D,S,t"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_TRUNCWS
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"uld"
block|,
literal|"t,o(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ULD
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"uld"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ULD_A
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"ulh"
block|,
literal|"t,o(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ULH
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ulh"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ULH_A
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ulhu"
block|,
literal|"t,o(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ULHU
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ulhu"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ULHU_A
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ulw"
block|,
literal|"t,o(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ULW
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ulw"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ULW_A
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"usd"
block|,
literal|"t,o(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_USD
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"usd"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_USD_A
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"ush"
block|,
literal|"t,o(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_USH
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ush"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_USH_A
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"usw"
block|,
literal|"t,o(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_USW
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"usw"
block|,
literal|"t,A(b)"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_USW_A
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"wach.ob"
block|,
literal|"Y"
block|,
literal|0x7a00003e
block|,
literal|0xffff07ff
block|,
name|RD_S
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"wach.ob"
block|,
literal|"S"
block|,
literal|0x4a00003e
block|,
literal|0xffff07ff
block|,
name|RD_S
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"wach.qh"
block|,
literal|"Y"
block|,
literal|0x7a20003e
block|,
literal|0xffff07ff
block|,
name|RD_S
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"wacl.ob"
block|,
literal|"Y,Z"
block|,
literal|0x7800003e
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"wacl.ob"
block|,
literal|"S,T"
block|,
literal|0x4800003e
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"wacl.qh"
block|,
literal|"Y,Z"
block|,
literal|0x7820003e
block|,
literal|0xffe007ff
block|,
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
name|WR_MACC
block|,
name|MX
block|}
block|,
block|{
literal|"wait"
block|,
literal|""
block|,
literal|0x42000020
block|,
literal|0xffffffff
block|,
name|TRAP
block|,
literal|0
block|,
name|I3
operator||
name|I32
block|}
block|,
block|{
literal|"wait"
block|,
literal|"J"
block|,
literal|0x42000020
block|,
literal|0xfe00003f
block|,
name|TRAP
block|,
literal|0
block|,
name|I32
operator||
name|N55
block|}
block|,
block|{
literal|"waiti"
block|,
literal|""
block|,
literal|0x42000020
block|,
literal|0xffffffff
block|,
name|TRAP
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"wb"
block|,
literal|"o(b)"
block|,
literal|0xbc040000
block|,
literal|0xfc1f0000
block|,
name|SM
operator||
name|RD_b
block|,
literal|0
block|,
name|L1
block|}
block|,
block|{
literal|"wrpgpr"
block|,
literal|"d,w"
block|,
literal|0x41c00000
block|,
literal|0xffe007ff
block|,
name|RD_t
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"wsbh"
block|,
literal|"d,w"
block|,
literal|0x7c0000a0
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"xor"
block|,
literal|"d,v,t"
block|,
literal|0x00000026
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"xor"
block|,
literal|"t,r,I"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_XOR_I
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"xor.ob"
block|,
literal|"X,Y,Q"
block|,
literal|0x7800000d
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
operator||
name|SB1
block|}
block|,
block|{
literal|"xor.ob"
block|,
literal|"D,S,T"
block|,
literal|0x4ac0000d
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"xor.ob"
block|,
literal|"D,S,T[e]"
block|,
literal|0x4800000d
block|,
literal|0xfe20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"xor.ob"
block|,
literal|"D,S,k"
block|,
literal|0x4bc0000d
block|,
literal|0xffe0003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
block|,
literal|0
block|,
name|N54
block|}
block|,
block|{
literal|"xor.qh"
block|,
literal|"X,Y,Q"
block|,
literal|0x7820000d
block|,
literal|0xfc20003f
block|,
name|WR_D
operator||
name|RD_S
operator||
name|RD_T
operator||
name|FP_D
block|,
literal|0
block|,
name|MX
block|}
block|,
block|{
literal|"xori"
block|,
literal|"t,r,i"
block|,
literal|0x38000000
block|,
literal|0xfc000000
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"yield"
block|,
literal|"s"
block|,
literal|0x7c000009
block|,
literal|0xfc1fffff
block|,
name|TRAP
operator||
name|RD_s
block|,
literal|0
block|,
name|MT32
block|}
block|,
block|{
literal|"yield"
block|,
literal|"d,s"
block|,
literal|0x7c000009
block|,
literal|0xfc1f07ff
block|,
name|TRAP
operator||
name|WR_d
operator||
name|RD_s
block|,
literal|0
block|,
name|MT32
block|}
block|,
comment|/* Coprocessor 2 move/branch operations overlap with VR5400 .ob format    instructions so they are here for the latters to take precedence.  */
block|{
literal|"bc2f"
block|,
literal|"p"
block|,
literal|0x49000000
block|,
literal|0xffff0000
block|,
name|CBD
operator||
name|RD_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bc2fl"
block|,
literal|"p"
block|,
literal|0x49020000
block|,
literal|0xffff0000
block|,
name|CBL
operator||
name|RD_CC
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bc2t"
block|,
literal|"p"
block|,
literal|0x49010000
block|,
literal|0xffff0000
block|,
name|CBD
operator||
name|RD_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bc2tl"
block|,
literal|"p"
block|,
literal|0x49030000
block|,
literal|0xffff0000
block|,
name|CBL
operator||
name|RD_CC
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"cfc2"
block|,
literal|"t,G"
block|,
literal|0x48400000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C2
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"ctc2"
block|,
literal|"t,G"
block|,
literal|0x48c00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"dmfc2"
block|,
literal|"t,G"
block|,
literal|0x48200000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C2
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmfc2"
block|,
literal|"t,G,H"
block|,
literal|0x48200000
block|,
literal|0xffe007f8
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C2
block|,
literal|0
block|,
name|I64
block|}
block|,
block|{
literal|"dmtc2"
block|,
literal|"t,G"
block|,
literal|0x48a00000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C2
operator||
name|WR_CC
block|,
literal|0
block|,
name|I3
block|}
block|,
block|{
literal|"dmtc2"
block|,
literal|"t,G,H"
block|,
literal|0x48a00000
block|,
literal|0xffe007f8
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C2
operator||
name|WR_CC
block|,
literal|0
block|,
name|I64
block|}
block|,
block|{
literal|"mfc2"
block|,
literal|"t,G"
block|,
literal|0x48000000
block|,
literal|0xffe007ff
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C2
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mfc2"
block|,
literal|"t,G,H"
block|,
literal|0x48000000
block|,
literal|0xffe007f8
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C2
block|,
literal|0
block|,
name|I32
block|}
block|,
block|{
literal|"mfhc2"
block|,
literal|"t,i"
block|,
literal|0x48600000
block|,
literal|0xffe00000
block|,
name|LCD
operator||
name|WR_t
operator||
name|RD_C2
block|,
literal|0
block|,
name|I33
block|}
block|,
block|{
literal|"mtc2"
block|,
literal|"t,G"
block|,
literal|0x48800000
block|,
literal|0xffe007ff
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C2
operator||
name|WR_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"mtc2"
block|,
literal|"t,G,H"
block|,
literal|0x48800000
block|,
literal|0xffe007f8
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C2
operator||
name|WR_CC
block|,
literal|0
block|,
name|I32
block|}
block|,
block|{
literal|"mthc2"
block|,
literal|"t,i"
block|,
literal|0x48e00000
block|,
literal|0xffe00000
block|,
name|COD
operator||
name|RD_t
operator||
name|WR_C2
operator||
name|WR_CC
block|,
literal|0
block|,
name|I33
block|}
block|,
comment|/* No hazard protection on coprocessor instructions--they shouldn't    change the state of the processor and if they do it's up to the    user to put in nops as necessary.  These are at the end so that the    disassembler recognizes more specific versions first.  */
block|{
literal|"c0"
block|,
literal|"C"
block|,
literal|0x42000000
block|,
literal|0xfe000000
block|,
literal|0
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c1"
block|,
literal|"C"
block|,
literal|0x46000000
block|,
literal|0xfe000000
block|,
literal|0
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c2"
block|,
literal|"C"
block|,
literal|0x4a000000
block|,
literal|0xfe000000
block|,
literal|0
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"c3"
block|,
literal|"C"
block|,
literal|0x4e000000
block|,
literal|0xfe000000
block|,
literal|0
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cop0"
block|,
literal|"C"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_COP0
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cop1"
block|,
literal|"C"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_COP1
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cop2"
block|,
literal|"C"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_COP2
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"cop3"
block|,
literal|"C"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_COP3
block|,
name|INSN_MACRO
block|,
literal|0
block|,
name|I1
block|}
block|,
comment|/* Conflicts with the 4650's "mul" instruction.  Nobody's using the      4010 any more, so move this insn out of the way.  If the object      format gave us more info, we could do this right.  */
block|{
literal|"addciu"
block|,
literal|"t,r,j"
block|,
literal|0x70000000
block|,
literal|0xfc000000
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|L1
block|}
block|,
comment|/* MIPS DSP ASE */
block|{
literal|"absq_s.ph"
block|,
literal|"d,t"
block|,
literal|0x7c000252
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"absq_s.w"
block|,
literal|"d,t"
block|,
literal|0x7c000452
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"addq.ph"
block|,
literal|"d,s,t"
block|,
literal|0x7c000290
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"addq_s.ph"
block|,
literal|"d,s,t"
block|,
literal|0x7c000390
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"addq_s.w"
block|,
literal|"d,s,t"
block|,
literal|0x7c000590
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"addsc"
block|,
literal|"d,s,t"
block|,
literal|0x7c000410
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"addu.qb"
block|,
literal|"d,s,t"
block|,
literal|0x7c000010
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"addu_s.qb"
block|,
literal|"d,s,t"
block|,
literal|0x7c000110
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"addwc"
block|,
literal|"d,s,t"
block|,
literal|0x7c000450
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"bitrev"
block|,
literal|"d,t"
block|,
literal|0x7c0006d2
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"bposge32"
block|,
literal|"p"
block|,
literal|0x041c0000
block|,
literal|0xffff0000
block|,
name|CBD
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"cmp.eq.ph"
block|,
literal|"s,t"
block|,
literal|0x7c000211
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"cmpgu.eq.qb"
block|,
literal|"d,s,t"
block|,
literal|0x7c000111
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"cmpgu.le.qb"
block|,
literal|"d,s,t"
block|,
literal|0x7c000191
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"cmpgu.lt.qb"
block|,
literal|"d,s,t"
block|,
literal|0x7c000151
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"cmp.le.ph"
block|,
literal|"s,t"
block|,
literal|0x7c000291
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"cmp.lt.ph"
block|,
literal|"s,t"
block|,
literal|0x7c000251
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"cmpu.eq.qb"
block|,
literal|"s,t"
block|,
literal|0x7c000011
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"cmpu.le.qb"
block|,
literal|"s,t"
block|,
literal|0x7c000091
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"cmpu.lt.qb"
block|,
literal|"s,t"
block|,
literal|0x7c000051
block|,
literal|0xfc00ffff
block|,
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"dpaq_sa.l.w"
block|,
literal|"7,s,t"
block|,
literal|0x7c000330
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"dpaq_s.w.ph"
block|,
literal|"7,s,t"
block|,
literal|0x7c000130
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"dpau.h.qbl"
block|,
literal|"7,s,t"
block|,
literal|0x7c0000f0
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"dpau.h.qbr"
block|,
literal|"7,s,t"
block|,
literal|0x7c0001f0
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"dpsq_sa.l.w"
block|,
literal|"7,s,t"
block|,
literal|0x7c000370
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"dpsq_s.w.ph"
block|,
literal|"7,s,t"
block|,
literal|0x7c000170
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"dpsu.h.qbl"
block|,
literal|"7,s,t"
block|,
literal|0x7c0002f0
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"dpsu.h.qbr"
block|,
literal|"7,s,t"
block|,
literal|0x7c0003f0
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extpdp"
block|,
literal|"t,7,6"
block|,
literal|0x7c0002b8
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
operator||
name|DSP_VOLA
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extpdpv"
block|,
literal|"t,7,s"
block|,
literal|0x7c0002f8
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
operator||
name|RD_s
operator||
name|DSP_VOLA
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extp"
block|,
literal|"t,7,6"
block|,
literal|0x7c0000b8
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extpv"
block|,
literal|"t,7,s"
block|,
literal|0x7c0000f8
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
operator||
name|RD_s
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extr_rs.w"
block|,
literal|"t,7,6"
block|,
literal|0x7c0001b8
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extr_r.w"
block|,
literal|"t,7,6"
block|,
literal|0x7c000138
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extr_s.h"
block|,
literal|"t,7,6"
block|,
literal|0x7c0003b8
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extrv_rs.w"
block|,
literal|"t,7,s"
block|,
literal|0x7c0001f8
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
operator||
name|RD_s
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extrv_r.w"
block|,
literal|"t,7,s"
block|,
literal|0x7c000178
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
operator||
name|RD_s
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extrv_s.h"
block|,
literal|"t,7,s"
block|,
literal|0x7c0003f8
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
operator||
name|RD_s
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extrv.w"
block|,
literal|"t,7,s"
block|,
literal|0x7c000078
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
operator||
name|RD_s
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"extr.w"
block|,
literal|"t,7,6"
block|,
literal|0x7c000038
block|,
literal|0xfc00e7ff
block|,
name|WR_t
operator||
name|RD_a
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"insv"
block|,
literal|"t,s"
block|,
literal|0x7c00000c
block|,
literal|0xfc00ffff
block|,
name|WR_t
operator||
name|RD_s
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"lbux"
block|,
literal|"d,t(b)"
block|,
literal|0x7c00018a
block|,
literal|0xfc0007ff
block|,
name|LDD
operator||
name|WR_d
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"lhx"
block|,
literal|"d,t(b)"
block|,
literal|0x7c00010a
block|,
literal|0xfc0007ff
block|,
name|LDD
operator||
name|WR_d
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"lwx"
block|,
literal|"d,t(b)"
block|,
literal|0x7c00000a
block|,
literal|0xfc0007ff
block|,
name|LDD
operator||
name|WR_d
operator||
name|RD_t
operator||
name|RD_b
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"maq_sa.w.phl"
block|,
literal|"7,s,t"
block|,
literal|0x7c000430
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"maq_sa.w.phr"
block|,
literal|"7,s,t"
block|,
literal|0x7c0004b0
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"maq_s.w.phl"
block|,
literal|"7,s,t"
block|,
literal|0x7c000530
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"maq_s.w.phr"
block|,
literal|"7,s,t"
block|,
literal|0x7c0005b0
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"modsub"
block|,
literal|"d,s,t"
block|,
literal|0x7c000490
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"mthlip"
block|,
literal|"s,7"
block|,
literal|0x7c0007f8
block|,
literal|0xfc1fe7ff
block|,
name|RD_s
operator||
name|MOD_a
operator||
name|DSP_VOLA
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"muleq_s.w.phl"
block|,
literal|"d,s,t"
block|,
literal|0x7c000710
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"muleq_s.w.phr"
block|,
literal|"d,s,t"
block|,
literal|0x7c000750
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"muleu_s.ph.qbl"
block|,
literal|"d,s,t"
block|,
literal|0x7c000190
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"muleu_s.ph.qbr"
block|,
literal|"d,s,t"
block|,
literal|0x7c0001d0
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"mulq_rs.ph"
block|,
literal|"d,s,t"
block|,
literal|0x7c0007d0
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
operator||
name|WR_HILO
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"mulsaq_s.w.ph"
block|,
literal|"7,s,t"
block|,
literal|0x7c0001b0
block|,
literal|0xfc00e7ff
block|,
name|MOD_a
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"packrl.ph"
block|,
literal|"d,s,t"
block|,
literal|0x7c000391
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"pick.ph"
block|,
literal|"d,s,t"
block|,
literal|0x7c0002d1
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"pick.qb"
block|,
literal|"d,s,t"
block|,
literal|0x7c0000d1
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"precequ.ph.qbla"
block|,
literal|"d,t"
block|,
literal|0x7c000192
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"precequ.ph.qbl"
block|,
literal|"d,t"
block|,
literal|0x7c000112
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"precequ.ph.qbra"
block|,
literal|"d,t"
block|,
literal|0x7c0001d2
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"precequ.ph.qbr"
block|,
literal|"d,t"
block|,
literal|0x7c000152
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"preceq.w.phl"
block|,
literal|"d,t"
block|,
literal|0x7c000312
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"preceq.w.phr"
block|,
literal|"d,t"
block|,
literal|0x7c000352
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"preceu.ph.qbla"
block|,
literal|"d,t"
block|,
literal|0x7c000792
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"preceu.ph.qbl"
block|,
literal|"d,t"
block|,
literal|0x7c000712
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"preceu.ph.qbra"
block|,
literal|"d,t"
block|,
literal|0x7c0007d2
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"preceu.ph.qbr"
block|,
literal|"d,t"
block|,
literal|0x7c000752
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"precrq.ph.w"
block|,
literal|"d,s,t"
block|,
literal|0x7c000511
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"precrq.qb.ph"
block|,
literal|"d,s,t"
block|,
literal|0x7c000311
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"precrq_rs.ph.w"
block|,
literal|"d,s,t"
block|,
literal|0x7c000551
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"precrqu_s.qb.ph"
block|,
literal|"d,s,t"
block|,
literal|0x7c0003d1
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"raddu.w.qb"
block|,
literal|"d,s"
block|,
literal|0x7c000510
block|,
literal|0xfc1f07ff
block|,
name|WR_d
operator||
name|RD_s
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"rddsp"
block|,
literal|"d"
block|,
literal|0x7fff04b8
block|,
literal|0xffff07ff
block|,
name|WR_d
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"rddsp"
block|,
literal|"d,'"
block|,
literal|0x7c0004b8
block|,
literal|0xffc007ff
block|,
name|WR_d
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"repl.ph"
block|,
literal|"d,@"
block|,
literal|0x7c000292
block|,
literal|0xfc0007ff
block|,
name|WR_d
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"repl.qb"
block|,
literal|"d,5"
block|,
literal|0x7c000092
block|,
literal|0xff0007ff
block|,
name|WR_d
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"replv.ph"
block|,
literal|"d,t"
block|,
literal|0x7c0002d2
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"replv.qb"
block|,
literal|"d,t"
block|,
literal|0x7c0000d2
block|,
literal|0xffe007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shilo"
block|,
literal|"7,0"
block|,
literal|0x7c0006b8
block|,
literal|0xfc0fe7ff
block|,
name|MOD_a
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shilov"
block|,
literal|"7,s"
block|,
literal|0x7c0006f8
block|,
literal|0xfc1fe7ff
block|,
name|MOD_a
operator||
name|RD_s
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shll.ph"
block|,
literal|"d,t,4"
block|,
literal|0x7c000213
block|,
literal|0xfe0007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shll.qb"
block|,
literal|"d,t,3"
block|,
literal|0x7c000013
block|,
literal|0xff0007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shll_s.ph"
block|,
literal|"d,t,4"
block|,
literal|0x7c000313
block|,
literal|0xfe0007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shll_s.w"
block|,
literal|"d,t,6"
block|,
literal|0x7c000513
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shllv.ph"
block|,
literal|"d,t,s"
block|,
literal|0x7c000293
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shllv.qb"
block|,
literal|"d,t,s"
block|,
literal|0x7c000093
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shllv_s.ph"
block|,
literal|"d,t,s"
block|,
literal|0x7c000393
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shllv_s.w"
block|,
literal|"d,t,s"
block|,
literal|0x7c000593
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shra.ph"
block|,
literal|"d,t,4"
block|,
literal|0x7c000253
block|,
literal|0xfe0007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shra_r.ph"
block|,
literal|"d,t,4"
block|,
literal|0x7c000353
block|,
literal|0xfe0007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shra_r.w"
block|,
literal|"d,t,6"
block|,
literal|0x7c000553
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shrav.ph"
block|,
literal|"d,t,s"
block|,
literal|0x7c0002d3
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shrav_r.ph"
block|,
literal|"d,t,s"
block|,
literal|0x7c0003d3
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shrav_r.w"
block|,
literal|"d,t,s"
block|,
literal|0x7c0005d3
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shrl.qb"
block|,
literal|"d,t,3"
block|,
literal|0x7c000053
block|,
literal|0xff0007ff
block|,
name|WR_d
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"shrlv.qb"
block|,
literal|"d,t,s"
block|,
literal|0x7c0000d3
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"subq.ph"
block|,
literal|"d,s,t"
block|,
literal|0x7c0002d0
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"subq_s.ph"
block|,
literal|"d,s,t"
block|,
literal|0x7c0003d0
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"subq_s.w"
block|,
literal|"d,s,t"
block|,
literal|0x7c0005d0
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"subu.qb"
block|,
literal|"d,s,t"
block|,
literal|0x7c000050
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"subu_s.qb"
block|,
literal|"d,s,t"
block|,
literal|0x7c000150
block|,
literal|0xfc0007ff
block|,
name|WR_d
operator||
name|RD_s
operator||
name|RD_t
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"wrdsp"
block|,
literal|"s"
block|,
literal|0x7c1ffcf8
block|,
literal|0xfc1fffff
block|,
name|RD_s
operator||
name|DSP_VOLA
block|,
literal|0
block|,
name|D32
block|}
block|,
block|{
literal|"wrdsp"
block|,
literal|"s,8"
block|,
literal|0x7c0004f8
block|,
literal|0xfc1e07ff
block|,
name|RD_s
operator||
name|DSP_VOLA
block|,
literal|0
block|,
name|D32
block|}
block|,
comment|/* Move bc0* after mftr and mttr to avoid opcode collision.  */
block|{
literal|"bc0f"
block|,
literal|"p"
block|,
literal|0x41000000
block|,
literal|0xffff0000
block|,
name|CBD
operator||
name|RD_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bc0fl"
block|,
literal|"p"
block|,
literal|0x41020000
block|,
literal|0xffff0000
block|,
name|CBL
operator||
name|RD_CC
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|,
block|{
literal|"bc0t"
block|,
literal|"p"
block|,
literal|0x41010000
block|,
literal|0xffff0000
block|,
name|CBD
operator||
name|RD_CC
block|,
literal|0
block|,
name|I1
block|}
block|,
block|{
literal|"bc0tl"
block|,
literal|"p"
block|,
literal|0x41030000
block|,
literal|0xffff0000
block|,
name|CBL
operator||
name|RD_CC
block|,
literal|0
block|,
name|I2
operator||
name|T3
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|MIPS_NUM_OPCODES
define|\
value|((sizeof mips_builtin_opcodes) / (sizeof (mips_builtin_opcodes[0])))
end_define

begin_decl_stmt
specifier|const
name|int
name|bfd_mips_num_builtin_opcodes
init|=
name|MIPS_NUM_OPCODES
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* const removed from the following to allow for dynamic extensions to the  * built-in instruction set. */
end_comment

begin_decl_stmt
name|struct
name|mips_opcode
modifier|*
name|mips_opcodes
init|=
operator|(
expr|struct
name|mips_opcode
operator|*
operator|)
name|mips_builtin_opcodes
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|bfd_mips_num_opcodes
init|=
name|MIPS_NUM_OPCODES
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|MIPS_NUM_OPCODES
end_undef

end_unit

