---
title: 6-全加器&&全减器
updated: 2020-12-28T09:14:31.0000000+08:00
created: 2020-11-12T17:41:58.0000000+08:00
---

一、半加器
1，半加法器
1.1 1-bit half adder circuit for adding two binary digits.
**SUM: XOR【保存本位的值】**
**Carry: AND【保存进位的值】**

![image1](../../assets/6ce67dd061524264aed1bf62773a0648.png)
![image2](../../assets/7ed3bab5207d45ab8e847d550727c5be.png)

![image3](../../assets/436009fed64243129e402742b7be6677.png)
2缺点
Note that if there are several digits in the operands, **the half adder cannot account for carry-ins from lower bit positions.**
【如果操作数中有几个数字，半加法器不能计算较低位的进位。】

二，全加器
1定义
A full adder circuit is capable of adding two **1-bit** operands
and **a carry in from a previous bit position.用来保存bit0和bit1的值**

**2,电路**

![image4](../../assets/f9203727c3cd496b88cfd3ee73689e28.png)

<table>
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="header">
<th><p>A：加数</p>
<p>B：被加数</p>
<p>Cin：来自低位的进位</p>
<p></p>
<p>S：本位和</p>
<p>Co：向高位的进位</p></th>
</tr>
</thead>
<tbody>
</tbody>
</table>

3，延迟问题
<table>
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="header">
<th><p>What is the propagation delay of the full adder circuit,if each gate has a propagation delay of 10nsec?</p>
<p></p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><p>The longest path from inputs to outputs is in the calculation of the Full Sum.</p>
<p>This requires <strong>3 gate delays i</strong>n each half adder, so</p>
<p>the <strong>Full Sum becomes available after 60nsec.</strong></p>
<p>The Full Carry becomes available <strong>after 50nsec</strong>. The maximum propagation</p>
<p>delay of the circuit is <strong>60nsec</strong>. The design involves <strong>13 gates</strong></p></td>
</tr>
</tbody>
</table>

| How many gates are needed in total? |
|-------------------------------------|
| The design involves 13 gates.       |

**重点**
![image5](../../assets/387901bb6a53461285d997250269017d.png)

解答
![image6](../../assets/2830be0fc41c4c16b246df0c35d5610a.png)
![image7](../../assets/cebe2ed3b8134c899db70ccf9c126ece.png)

4，多位加法器
4.1 串行进位加法器【多个全加器组合】
4-bit Addition of A and B
![image8](../../assets/16365b93fb904e21b76bc9e24b287ef8.png)

![image9](../../assets/c9444899143d401ca9863c2afceb3008.png)

<table>
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="header">
<th><p>特点：低位的输出=高位的输入</p>
<p>缺点：运算速度慢，有较大的传输延迟【前一位的计算结束才能把结果传给后一位】</p>
<p>若每个单位有ns延迟，则该四位加法器有4ns的延迟</p></th>
</tr>
</thead>
<tbody>
</tbody>
</table>

The **delay** generated by **an n-bit adder is proportional to the length n of the two numbers A and B** that are added because each 1-bit full adder component cannot calculate its output until the carry from the previous bit position has propagated through.

**each bit position takes about three gate delays .** Two 32-bit numbers we are looking at a long propagation delay of about 96 gate delays before the adder computes the total sum of the numbers.

解决
Carry Look-Ahead Adder
4.2Carry Look-Ahead Adder超前进位加法器
【特点：simultaneously calculate all the carry bits 】

The design of the look-ahead carry generator involves two
Boolean functions named Generate and Propagate.

![image10](../../assets/afc1a4fff33b43628ba52b7606cc53b0.png)

![image11](../../assets/d503a916995a4bc488c433b0816fd644.png)
![image12](../../assets/030d4aaea2ad43f79880ab98c8223b46.png)

三、全减器
1，
![image13](../../assets/24a699f5a33e42a1a189f87895d33f00.png)
![image14](../../assets/c3d993acfb194b7c8dfb7d12c63d9a2c.png)

