// Seed: 2007234897
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3, id_4;
endmodule
module module_1 (
    input  wor id_0,
    output wor id_1
);
  assign id_1 = -1 ^ 1'b0;
  assign id_1 = id_0;
  struct packed {logic id_3;} id_4;
  assign id_4.id_3[-1] = id_0;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_4.id_3[-1'd0] = 1 + id_0 & -1;
  assign id_4.id_3.id_4.id_3 = id_0;
endmodule
module module_2 (
    input tri1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    output tri0 id_5,
    output wire id_6
    , id_12,
    output tri id_7,
    input uwire id_8,
    input tri1 id_9,
    output supply0 id_10
);
  timeunit 1ps / 1ps;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
