TimeQuest Timing Analyzer report for DDS
Fri Jun 15 14:58:21 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_system'
 12. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'dds_ram_wrclock'
 14. Slow Model Setup: 'bus_in_step_to_next_value'
 15. Slow Model Setup: 'clk_25'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'bus_in_step_to_next_value'
 20. Slow Model Hold: 'dds_ram_wrclock'
 21. Slow Model Minimum Pulse Width: 'clk_system'
 22. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 23. Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 24. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clk_25'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'dds_ram_wrclock'
 38. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 39. Fast Model Setup: 'clk_system'
 40. Fast Model Setup: 'bus_in_step_to_next_value'
 41. Fast Model Setup: 'clk_25'
 42. Fast Model Hold: 'clk_25'
 43. Fast Model Hold: 'clk_system'
 44. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'bus_in_step_to_next_value'
 46. Fast Model Hold: 'dds_ram_wrclock'
 47. Fast Model Minimum Pulse Width: 'clk_system'
 48. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 49. Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 50. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'clk_25'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DDS                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5T144C6                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; bus_in_step_to_next_value       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { bus_in_step_to_next_value }       ;
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 228.15 MHz ; 210.08 MHz      ; clk_system                      ; limit due to high minimum pulse width violation (tch)         ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl)          ;
; 384.62 MHz ; 384.62 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                               ;
; 401.77 MHz ; 401.77 MHz      ; clk_25                          ;                                                               ;
; 452.9 MHz  ; 450.05 MHz      ; bus_in_step_to_next_value       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -3.383 ; -360.279      ;
; PLL|altpll_component|pll|clk[0] ; -3.121 ; -42.947       ;
; dds_ram_wrclock                 ; -1.915 ; -100.344      ;
; bus_in_step_to_next_value       ; -1.208 ; -7.564        ;
; clk_25                          ; 2.478  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.208 ; -2.208        ;
; clk_system                      ; -1.993 ; -1.993        ;
; PLL|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.391  ; 0.000         ;
; dds_ram_wrclock                 ; 0.635  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -511.600      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                                     ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -3.383 ; command_count[0]         ; instruction[2]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.418      ;
; -3.383 ; command_count[0]         ; instruction[1]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.418      ;
; -3.383 ; command_count[0]         ; instruction[0]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.418      ;
; -3.365 ; command_count[0]         ; data_to_write[20]        ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.411      ;
; -3.365 ; command_count[0]         ; data_to_write[4]         ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.411      ;
; -3.365 ; command_count[0]         ; data_to_write[29]        ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.411      ;
; -3.345 ; command_count[1]         ; instruction[2]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.380      ;
; -3.345 ; command_count[1]         ; instruction[1]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.380      ;
; -3.345 ; command_count[1]         ; instruction[0]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.380      ;
; -3.336 ; command_count[0]         ; data_to_write[13]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.375      ;
; -3.336 ; command_count[0]         ; data_to_write[12]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.375      ;
; -3.336 ; command_count[0]         ; data_to_write[28]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.375      ;
; -3.332 ; command_count[0]         ; data_to_write[22]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.372      ;
; -3.332 ; command_count[0]         ; data_to_write[23]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.372      ;
; -3.332 ; command_count[0]         ; data_to_write[11]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.372      ;
; -3.332 ; command_count[0]         ; data_to_write[15]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.372      ;
; -3.332 ; command_count[0]         ; data_to_write[14]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.372      ;
; -3.332 ; command_count[0]         ; data_to_write[2]         ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.372      ;
; -3.332 ; command_count[0]         ; data_to_write[10]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.372      ;
; -3.332 ; command_count[0]         ; data_to_write[1]         ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.372      ;
; -3.332 ; command_count[0]         ; data_to_write[21]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.372      ;
; -3.327 ; command_count[1]         ; data_to_write[20]        ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.373      ;
; -3.327 ; command_count[1]         ; data_to_write[4]         ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.373      ;
; -3.327 ; command_count[1]         ; data_to_write[29]        ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.373      ;
; -3.298 ; command_count[1]         ; data_to_write[13]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.337      ;
; -3.298 ; command_count[1]         ; data_to_write[12]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.337      ;
; -3.298 ; command_count[1]         ; data_to_write[28]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.337      ;
; -3.294 ; command_count[1]         ; data_to_write[22]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.334      ;
; -3.294 ; command_count[1]         ; data_to_write[23]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.334      ;
; -3.294 ; command_count[1]         ; data_to_write[11]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.334      ;
; -3.294 ; command_count[1]         ; data_to_write[15]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.334      ;
; -3.294 ; command_count[1]         ; data_to_write[14]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.334      ;
; -3.294 ; command_count[1]         ; data_to_write[2]         ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.334      ;
; -3.294 ; command_count[1]         ; data_to_write[10]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.334      ;
; -3.294 ; command_count[1]         ; data_to_write[1]         ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.334      ;
; -3.294 ; command_count[1]         ; data_to_write[21]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.334      ;
; -3.252 ; command_count[2]         ; instruction[2]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.287      ;
; -3.252 ; command_count[2]         ; instruction[1]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.287      ;
; -3.252 ; command_count[2]         ; instruction[0]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.287      ;
; -3.234 ; command_count[2]         ; data_to_write[20]        ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.280      ;
; -3.234 ; command_count[2]         ; data_to_write[4]         ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.280      ;
; -3.234 ; command_count[2]         ; data_to_write[29]        ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.280      ;
; -3.205 ; command_count[2]         ; data_to_write[13]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.244      ;
; -3.205 ; command_count[2]         ; data_to_write[12]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.244      ;
; -3.205 ; command_count[2]         ; data_to_write[28]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.244      ;
; -3.201 ; command_count[2]         ; data_to_write[22]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.241      ;
; -3.201 ; command_count[2]         ; data_to_write[23]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.241      ;
; -3.201 ; command_count[2]         ; data_to_write[11]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.241      ;
; -3.201 ; command_count[2]         ; data_to_write[15]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.241      ;
; -3.201 ; command_count[2]         ; data_to_write[14]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.241      ;
; -3.201 ; command_count[2]         ; data_to_write[2]         ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.241      ;
; -3.201 ; command_count[2]         ; data_to_write[10]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.241      ;
; -3.201 ; command_count[2]         ; data_to_write[1]         ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.241      ;
; -3.201 ; command_count[2]         ; data_to_write[21]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.241      ;
; -3.084 ; command_count[0]         ; data_bit_count[0]        ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.125      ;
; -3.084 ; command_count[0]         ; data_bit_count[1]        ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.125      ;
; -3.084 ; command_count[0]         ; data_bit_count[3]        ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.125      ;
; -3.084 ; command_count[0]         ; data_bit_count[2]        ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.125      ;
; -3.075 ; command_count[6]         ; \process_5:main_count[0] ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.116      ;
; -3.047 ; command_count[6]         ; \process_5:main_count[1] ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.088      ;
; -3.046 ; command_count[1]         ; data_bit_count[0]        ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.087      ;
; -3.046 ; command_count[1]         ; data_bit_count[1]        ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.087      ;
; -3.046 ; command_count[1]         ; data_bit_count[3]        ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.087      ;
; -3.046 ; command_count[1]         ; data_bit_count[2]        ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.087      ;
; -3.044 ; command_count[6]         ; instruction[2]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.079      ;
; -3.044 ; command_count[6]         ; instruction[1]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.079      ;
; -3.044 ; command_count[6]         ; instruction[0]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.079      ;
; -3.031 ; \process_5:main_count[4] ; instruction[2]           ; clk_system   ; clk_system  ; 1.000        ; 0.015      ; 4.082      ;
; -3.031 ; \process_5:main_count[4] ; instruction[1]           ; clk_system   ; clk_system  ; 1.000        ; 0.015      ; 4.082      ;
; -3.031 ; \process_5:main_count[4] ; instruction[0]           ; clk_system   ; clk_system  ; 1.000        ; 0.015      ; 4.082      ;
; -3.027 ; command_count[3]         ; \process_5:main_count[0] ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.068      ;
; -3.026 ; command_count[6]         ; data_to_write[20]        ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.072      ;
; -3.026 ; command_count[6]         ; data_to_write[4]         ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.072      ;
; -3.026 ; command_count[6]         ; data_to_write[29]        ; clk_system   ; clk_system  ; 1.000        ; 0.010      ; 4.072      ;
; -3.013 ; \process_5:main_count[4] ; data_to_write[20]        ; clk_system   ; clk_system  ; 1.000        ; 0.026      ; 4.075      ;
; -3.013 ; \process_5:main_count[4] ; data_to_write[4]         ; clk_system   ; clk_system  ; 1.000        ; 0.026      ; 4.075      ;
; -3.013 ; \process_5:main_count[4] ; data_to_write[29]        ; clk_system   ; clk_system  ; 1.000        ; 0.026      ; 4.075      ;
; -2.999 ; command_count[3]         ; \process_5:main_count[1] ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.040      ;
; -2.997 ; command_count[6]         ; data_to_write[13]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.036      ;
; -2.997 ; command_count[6]         ; data_to_write[12]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.036      ;
; -2.997 ; command_count[6]         ; data_to_write[28]        ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 4.036      ;
; -2.996 ; command_count[3]         ; instruction[2]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.031      ;
; -2.996 ; command_count[3]         ; instruction[1]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.031      ;
; -2.996 ; command_count[3]         ; instruction[0]           ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 4.031      ;
; -2.993 ; command_count[6]         ; data_to_write[22]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.033      ;
; -2.993 ; command_count[6]         ; data_to_write[23]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.033      ;
; -2.993 ; command_count[6]         ; data_to_write[11]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.033      ;
; -2.993 ; command_count[6]         ; data_to_write[15]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.033      ;
; -2.993 ; command_count[6]         ; data_to_write[14]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.033      ;
; -2.993 ; command_count[6]         ; data_to_write[2]         ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.033      ;
; -2.993 ; command_count[6]         ; data_to_write[10]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.033      ;
; -2.993 ; command_count[6]         ; data_to_write[1]         ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.033      ;
; -2.993 ; command_count[6]         ; data_to_write[21]        ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 4.033      ;
; -2.984 ; \process_5:main_count[4] ; data_to_write[13]        ; clk_system   ; clk_system  ; 1.000        ; 0.019      ; 4.039      ;
; -2.984 ; \process_5:main_count[4] ; data_to_write[12]        ; clk_system   ; clk_system  ; 1.000        ; 0.019      ; 4.039      ;
; -2.984 ; \process_5:main_count[4] ; data_to_write[28]        ; clk_system   ; clk_system  ; 1.000        ; 0.019      ; 4.039      ;
; -2.980 ; \process_5:main_count[4] ; data_to_write[22]        ; clk_system   ; clk_system  ; 1.000        ; 0.020      ; 4.036      ;
; -2.980 ; \process_5:main_count[4] ; data_to_write[23]        ; clk_system   ; clk_system  ; 1.000        ; 0.020      ; 4.036      ;
; -2.980 ; \process_5:main_count[4] ; data_to_write[11]        ; clk_system   ; clk_system  ; 1.000        ; 0.020      ; 4.036      ;
; -2.980 ; \process_5:main_count[4] ; data_to_write[15]        ; clk_system   ; clk_system  ; 1.000        ; 0.020      ; 4.036      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.121 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.041     ; 2.116      ;
; -3.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.077     ; 2.036      ;
; -3.001 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.062     ; 1.975      ;
; -2.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.041     ; 1.989      ;
; -2.955 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.062     ; 1.929      ;
; -2.935 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.072     ; 1.899      ;
; -2.836 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.067     ; 1.805      ;
; -2.815 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.087     ; 1.764      ;
; -2.795 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.067     ; 1.764      ;
; -2.707 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.067     ; 1.676      ;
; -2.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.102     ; 1.628      ;
; -2.685 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.102     ; 1.619      ;
; -2.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 1.624      ;
; -2.644 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.050     ; 1.630      ;
; -2.570 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.098     ; 1.508      ;
; -2.562 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.050     ; 1.548      ;
; -2.531 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.087     ; 1.480      ;
; -2.520 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 1.463      ;
; -2.518 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.081     ; 1.473      ;
; -2.516 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.066     ; 1.486      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.051     ; 1.384      ;
; -2.396 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.072     ; 1.360      ;
; -2.390 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.066     ; 1.360      ;
; -2.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.072     ; 1.320      ;
; -2.340 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.077     ; 1.299      ;
; -2.285 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.081     ; 1.240      ;
; -2.278 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.050     ; 1.264      ;
; -2.263 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.072     ; 1.227      ;
; -2.259 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.051     ; 1.244      ;
; -1.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.077     ; 0.944      ;
; 7.400  ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.615      ;
; 7.400  ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.615      ;
; 7.400  ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.615      ;
; 7.400  ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.615      ;
; 7.400  ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.615      ;
; 7.400  ; main_count[2]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.615      ;
; 7.493  ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.522      ;
; 7.493  ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.522      ;
; 7.493  ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.522      ;
; 7.493  ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.522      ;
; 7.493  ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.522      ;
; 7.493  ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.522      ;
; 7.557  ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.458      ;
; 7.557  ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.458      ;
; 7.557  ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.458      ;
; 7.557  ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.458      ;
; 7.557  ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.458      ;
; 7.557  ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 2.458      ;
; 8.194  ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.842      ;
; 8.194  ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.842      ;
; 8.194  ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.842      ;
; 8.194  ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.842      ;
; 8.194  ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.842      ;
; 8.194  ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.842      ;
; 8.194  ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.842      ;
; 8.194  ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.842      ;
; 8.194  ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.842      ;
; 8.194  ; main_count[2]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.842      ;
; 8.287  ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.749      ;
; 8.287  ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.749      ;
; 8.287  ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.749      ;
; 8.287  ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.749      ;
; 8.287  ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.749      ;
; 8.287  ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.749      ;
; 8.287  ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.749      ;
; 8.287  ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.749      ;
; 8.287  ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.749      ;
; 8.287  ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.749      ;
; 8.351  ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.685      ;
; 8.351  ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.685      ;
; 8.351  ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.685      ;
; 8.351  ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.685      ;
; 8.351  ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.685      ;
; 8.351  ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.685      ;
; 8.351  ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.685      ;
; 8.351  ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.685      ;
; 8.351  ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.685      ;
; 8.351  ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.685      ;
; 8.897  ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.139      ;
; 8.911  ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.125      ;
; 8.913  ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.123      ;
; 8.913  ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.123      ;
; 8.941  ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.095      ;
; 8.961  ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.075      ;
; 9.161  ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.875      ;
; 9.170  ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.866      ;
; 9.231  ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.805      ;
; 9.235  ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.801      ;
; 9.379  ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.182 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.546      ; 2.193      ;
; -1.132 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.572      ; 2.169      ;
; -1.108 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.583      ; 2.156      ;
; -1.085 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 2.118      ;
; -1.077 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.085      ;
; -1.070 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 2.088      ;
; -1.070 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 2.088      ;
; -1.062 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.569      ; 2.096      ;
; -1.037 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.557      ; 2.059      ;
; -1.032 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.578      ; 2.075      ;
; -1.006 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.014      ;
; -1.004 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.012      ;
; -1.002 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.010      ;
; -0.997 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.005      ;
; -0.996 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.569      ; 2.030      ;
; -0.995 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.003      ;
; -0.994 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.002      ;
; -0.978 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.569      ; 2.012      ;
; -0.973 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.586      ; 2.024      ;
; -0.967 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.569      ; 2.001      ;
; -0.953 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.569      ; 1.987      ;
; -0.950 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.569      ; 1.984      ;
; -0.950 ; dds_ram_data_in[3]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 1.968      ;
; -0.946 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.555      ; 1.966      ;
; -0.945 ; dds_ram_data_in[1]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 1.963      ;
; -0.924 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.569      ; 1.958      ;
; -0.895 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.582      ; 1.942      ;
; -0.836 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.557      ; 1.858      ;
; -0.834 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.579      ; 1.878      ;
; -0.830 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.547      ; 1.842      ;
; -0.805 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.547      ; 1.817      ;
; -0.800 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 1.817      ;
; -0.796 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.583      ; 1.844      ;
; -0.790 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.547      ; 1.802      ;
; -0.783 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.573      ; 1.821      ;
; -0.777 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 1.798      ;
; -0.773 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.547      ; 1.785      ;
; -0.759 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 1.792      ;
; -0.757 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 1.790      ;
; -0.752 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.557      ; 1.774      ;
; -0.743 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.573      ; 1.781      ;
; -0.733 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.573      ; 1.771      ;
; -0.731 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.572      ; 1.768      ;
; -0.725 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.572      ; 1.762      ;
; -0.722 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.587      ; 1.774      ;
; -0.721 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.583      ; 1.769      ;
; -0.715 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.573      ; 1.753      ;
; -0.706 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.583      ; 1.754      ;
; -0.703 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.572      ; 1.740      ;
; -0.697 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 1.718      ;
; -0.696 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.583      ; 1.744      ;
; -0.670 ; dds_ram_data_in[13]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.548      ; 1.683      ;
; -0.664 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 1.700      ;
; -0.662 ; dds_ram_data_in[12]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.548      ; 1.675      ;
; -0.632 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 1.649      ;
; -0.622 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 1.640      ;
; -0.588 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 1.621      ;
; -0.565 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 1.586      ;
; -0.564 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 1.581      ;
; -0.564 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 1.582      ;
; -0.558 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 1.575      ;
; -0.556 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.579      ; 1.600      ;
; -0.553 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 1.570      ;
; -0.549 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.583      ; 1.597      ;
; -0.549 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 1.567      ;
; -0.548 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 1.565      ;
; -0.548 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 1.569      ;
; -0.547 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 1.564      ;
; -0.546 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 1.564      ;
; -0.542 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.583      ; 1.590      ;
; -0.541 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 1.562      ;
; -0.536 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.579      ; 1.580      ;
; -0.529 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.583      ; 1.577      ;
; -0.529 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 1.547      ;
; -0.525 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.574      ; 1.564      ;
; -0.525 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.572      ; 1.562      ;
; -0.523 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.557      ; 1.545      ;
; -0.517 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.579      ; 1.561      ;
; -0.514 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 1.547      ;
; -0.512 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.583      ; 1.560      ;
; -0.508 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 1.541      ;
; -0.500 ; dds_ram_data_in[2]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.536      ; 1.501      ;
; -0.497 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.587      ; 1.549      ;
; -0.492 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.579      ; 1.536      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bus_in_step_to_next_value'                                                                                                   ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; -1.208 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.007     ; 2.237      ;
; -1.137 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.007     ; 2.166      ;
; -1.066 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.007     ; 2.095      ;
; -1.047 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.083      ;
; -0.995 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.007     ; 2.024      ;
; -0.976 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.012      ;
; -0.937 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.973      ;
; -0.906 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.942      ;
; -0.905 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.941      ;
; -0.866 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.902      ;
; -0.836 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.007     ; 1.865      ;
; -0.835 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.871      ;
; -0.835 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.871      ;
; -0.834 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.870      ;
; -0.795 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.831      ;
; -0.765 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.007     ; 1.794      ;
; -0.764 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.800      ;
; -0.764 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.800      ;
; -0.728 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.764      ;
; -0.724 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.760      ;
; -0.694 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.007     ; 1.723      ;
; -0.693 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.729      ;
; -0.693 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.729      ;
; -0.675 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.711      ;
; -0.657 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.693      ;
; -0.623 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.007     ; 1.652      ;
; -0.622 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.658      ;
; -0.604 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.640      ;
; -0.601 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.637      ;
; -0.586 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.622      ;
; -0.565 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.601      ;
; -0.534 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.570      ;
; -0.533 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.569      ;
; -0.530 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.566      ;
; -0.515 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.551      ;
; -0.494 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.530      ;
; -0.493 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.529      ;
; -0.463 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.499      ;
; -0.463 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.499      ;
; -0.462 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.498      ;
; -0.459 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.459 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.423 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.459      ;
; -0.422 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.458      ;
; -0.240 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.007     ; 1.269      ;
; -0.077 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.113      ;
; -0.077 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.113      ;
; -0.075 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.111      ;
; -0.073 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.073 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.040 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.076      ;
; -0.040 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.076      ;
; -0.039 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.075      ;
; 0.236  ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.800      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                             ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; 2.478  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.500        ; 2.349      ; 0.657      ;
; 2.978  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 1.000        ; 2.349      ; 0.657      ;
; 37.511 ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.525      ;
; 37.525 ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.511      ;
; 37.526 ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.510      ;
; 37.569 ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.467      ;
; 37.583 ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.453      ;
; 37.584 ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.452      ;
; 37.788 ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.248      ;
; 37.846 ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.190      ;
; 38.148 ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.888      ;
; 38.154 ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.882      ;
; 38.161 ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.875      ;
; 38.176 ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.860      ;
; 38.182 ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.854      ;
; 38.189 ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.847      ;
; 38.442 ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.594      ;
; 38.470 ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.566      ;
; 38.492 ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.544      ;
; 38.550 ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.486      ;
; 38.884 ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.152      ;
; 38.954 ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.082      ;
; 39.171 ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.865      ;
; 39.181 ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.855      ;
; 39.208 ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.828      ;
; 39.379 ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                              ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -2.208 ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.000        ; 2.349      ; 0.657      ;
; -1.708 ; clk_system ; clk_system ; clk_system   ; clk_25      ; -0.500       ; 2.349      ; 0.657      ;
; 0.391  ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.562  ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.828      ;
; 0.589  ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.855      ;
; 0.597  ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.863      ;
; 0.599  ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.865      ;
; 0.816  ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.082      ;
; 0.846  ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.112      ;
; 0.886  ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.152      ;
; 0.976  ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.242      ;
; 1.220  ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.486      ;
; 1.260  ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.526      ;
; 1.262  ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.528      ;
; 1.262  ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.528      ;
; 1.265  ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.531      ;
; 1.267  ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.533      ;
; 1.278  ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.544      ;
; 1.287  ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.553      ;
; 1.297  ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.563      ;
; 1.330  ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.596      ;
; 1.523  ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.789      ;
; 1.525  ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.791      ;
; 1.537  ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.803      ;
; 1.539  ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.805      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                         ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; -1.993 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; 0.000        ; 2.134      ; 0.657      ;
; -1.493 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; -0.500       ; 2.134      ; 0.657      ;
; 0.391  ; dds_ram_wren             ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[2]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[0]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[3]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_clk          ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en           ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[0] ; \process_5:main_count[0] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                ; sub_count                ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[4] ; \process_5:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[1] ; \process_5:main_count[1] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[6]         ; command_count[6]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[3]         ; command_count[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[4]         ; command_count[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[5]         ; command_count[5]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[1]         ; command_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[2]         ; command_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[0]         ; command_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[3]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.527  ; write_ram_address[1]     ; dds_ram_wraddress[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.536  ; write_ram_address[8]     ; dds_ram_wraddress[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.802      ;
; 0.536  ; write_ram_address[9]     ; dds_ram_wraddress[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.802      ;
; 0.538  ; write_ram_address[10]    ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.804      ;
; 0.549  ; count_serial[2]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.815      ;
; 0.599  ; ram_process_count[3]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.865      ;
; 0.609  ; ram_process_count[1]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.875      ;
; 0.614  ; ram_process_count[1]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.880      ;
; 0.614  ; ram_process_count[1]     ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.880      ;
; 0.675  ; write_ram_address[3]     ; dds_ram_wraddress[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.941      ;
; 0.679  ; count_serial[3]          ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.945      ;
; 0.698  ; \process_5:main_count[0] ; data_bit_count[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.964      ;
; 0.698  ; \process_5:main_count[0] ; data_bit_count[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.964      ;
; 0.700  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.966      ;
; 0.707  ; \process_5:main_count[0] ; data_bit_count[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.973      ;
; 0.716  ; count_serial[3]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.982      ;
; 0.724  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.990      ;
; 0.767  ; ram_process_count[0]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.033      ;
; 0.795  ; write_ram_address[2]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.061      ;
; 0.801  ; write_ram_address[4]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; write_ram_address[6]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.809  ; write_ram_address[8]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; write_ram_address[9]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.075      ;
; 0.816  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.082      ;
; 0.828  ; count_serial[2]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.094      ;
; 0.830  ; count_serial[2]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.096      ;
; 0.834  ; write_ram_address[1]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.100      ;
; 0.837  ; write_ram_address[3]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; write_ram_address[0]     ; write_ram_address[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; ram_process_count[3]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.842  ; write_ram_address[5]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; write_ram_address[7]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.108      ;
; 0.859  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.125      ;
; 0.880  ; ram_process_count[1]     ; dds_ram_wrclock          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.146      ;
; 0.892  ; count_serial[3]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.158      ;
; 0.895  ; count_serial[1]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.161      ;
; 0.896  ; sub_count                ; sclk_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.161      ;
; 0.896  ; count_serial[1]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.162      ;
; 0.900  ; count_serial[1]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.166      ;
; 0.910  ; command_count[2]         ; instruction[2]           ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.175      ;
; 0.912  ; command_count[2]         ; instruction[0]           ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.177      ;
; 0.950  ; write_ram_address[0]     ; dds_ram_wraddress[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 1.220      ;
; 0.951  ; write_ram_address[2]     ; dds_ram_wraddress[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 1.221      ;
; 0.955  ; write_ram_address[7]     ; dds_ram_wraddress[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 1.225      ;
; 0.957  ; LED_LE~reg0              ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.223      ;
; 0.970  ; write_ram_address[4]     ; dds_ram_wraddress[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 1.240      ;
; 0.984  ; \process_5:main_count[4] ; \process_5:main_count[3] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.250      ;
; 0.991  ; \process_5:main_count[0] ; data_bit_count[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.258      ;
; 0.996  ; ram_process_count[3]     ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.262      ;
; 0.998  ; ram_process_count[3]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.264      ;
; 1.001  ; count_serial[0]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.267      ;
; 1.004  ; count_serial[0]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.270      ;
; 1.009  ; ram_process_count[0]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.275      ;
; 1.020  ; ram_process_count[2]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.286      ;
; 1.043  ; ram_process_count[0]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.309      ;
; 1.044  ; ram_process_count[0]     ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.310      ;
; 1.069  ; write_ram_address[5]     ; dds_ram_wraddress[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 1.339      ;
; 1.088  ; ram_process_count[0]     ; dds_ram_wrclock          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.354      ;
; 1.091  ; write_ram_address[10]    ; dds_ram_wraddress[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 1.361      ;
; 1.121  ; count_serial[1]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.387      ;
; 1.157  ; write_ram_address[6]     ; dds_ram_wraddress[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 1.427      ;
; 1.184  ; write_ram_address[4]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.450      ;
; 1.185  ; write_ram_address[6]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.451      ;
; 1.192  ; write_ram_address[9]     ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.458      ;
; 1.192  ; write_ram_address[8]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.458      ;
; 1.201  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.467      ;
; 1.210  ; data_bit_count[5]        ; sdio_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; -0.003     ; 1.473      ;
; 1.217  ; data_bit_count[5]        ; data_bit_count[5]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.483      ;
; 1.220  ; write_ram_address[1]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.486      ;
; 1.220  ; ram_process_count[0]     ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.486      ;
; 1.222  ; ram_process_count[0]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.488      ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.535 ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.539 ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.600 ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.866      ;
; 0.609 ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.875      ;
; 0.809 ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.829 ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.095      ;
; 0.851 ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.851 ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.856 ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.856 ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.123      ;
; 0.857 ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.123      ;
; 0.857 ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.123      ;
; 0.859 ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.125      ;
; 0.861 ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.127      ;
; 0.861 ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.127      ;
; 0.861 ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.127      ;
; 0.862 ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.128      ;
; 0.873 ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.139      ;
; 0.883 ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.149      ;
; 1.356 ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.601      ;
; 1.483 ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483 ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483 ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483 ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483 ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483 ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483 ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483 ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483 ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483 ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.576 ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.576 ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.576 ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.576 ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.576 ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.576 ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.576 ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.576 ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.576 ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.576 ; main_count[2]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.628 ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.873      ;
; 1.629 ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.874      ;
; 1.637 ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.882      ;
; 1.657 ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.902      ;
; 1.659 ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.904      ;
; 2.277 ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.522      ;
; 2.277 ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.522      ;
; 2.277 ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.522      ;
; 2.277 ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.522      ;
; 2.277 ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.522      ;
; 2.277 ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.522      ;
; 2.370 ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.615      ;
; 2.370 ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.615      ;
; 2.370 ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.615      ;
; 2.370 ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.615      ;
; 2.370 ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.615      ;
; 2.370 ; main_count[2]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.615      ;
; 2.755 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.077     ; 0.944      ;
; 3.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 1.244      ;
; 3.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.072     ; 1.227      ;
; 3.048 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 1.264      ;
; 3.055 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.081     ; 1.240      ;
; 3.110 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.077     ; 1.299      ;
; 3.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.072     ; 1.320      ;
; 3.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.066     ; 1.360      ;
; 3.166 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.072     ; 1.360      ;
; 3.169 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 1.384      ;
; 3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.066     ; 1.486      ;
; 3.288 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.081     ; 1.473      ;
; 3.290 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.093     ; 1.463      ;
; 3.301 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.087     ; 1.480      ;
; 3.332 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 1.548      ;
; 3.340 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.098     ; 1.508      ;
; 3.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 1.630      ;
; 3.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.093     ; 1.624      ;
; 3.455 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.102     ; 1.619      ;
; 3.464 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.102     ; 1.628      ;
; 3.477 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.067     ; 1.676      ;
; 3.565 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.067     ; 1.764      ;
; 3.585 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.087     ; 1.764      ;
; 3.606 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.067     ; 1.805      ;
; 3.705 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.072     ; 1.899      ;
; 3.725 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.929      ;
; 3.764 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.041     ; 1.989      ;
; 3.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.975      ;
; 3.847 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.077     ; 2.036      ;
; 3.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -2.041     ; 2.116      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.657      ;
; 0.534 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.800      ;
; 0.809 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.076      ;
; 0.843 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.111      ;
; 0.847 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.113      ;
; 0.847 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.113      ;
; 1.010 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.007     ; 1.269      ;
; 1.192 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.459      ;
; 1.229 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.232 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.498      ;
; 1.233 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.499      ;
; 1.233 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.499      ;
; 1.263 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.530      ;
; 1.285 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.551      ;
; 1.300 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.566      ;
; 1.303 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.569      ;
; 1.304 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.570      ;
; 1.335 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.601      ;
; 1.356 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.622      ;
; 1.371 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.637      ;
; 1.374 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.640      ;
; 1.392 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.658      ;
; 1.393 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.007     ; 1.652      ;
; 1.427 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.693      ;
; 1.445 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.711      ;
; 1.463 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.729      ;
; 1.463 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.729      ;
; 1.464 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.007     ; 1.723      ;
; 1.494 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.760      ;
; 1.498 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.764      ;
; 1.534 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.800      ;
; 1.534 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.800      ;
; 1.535 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.007     ; 1.794      ;
; 1.565 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.831      ;
; 1.604 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.870      ;
; 1.605 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.871      ;
; 1.605 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.871      ;
; 1.606 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.007     ; 1.865      ;
; 1.636 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.902      ;
; 1.675 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.941      ;
; 1.676 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.942      ;
; 1.707 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.973      ;
; 1.746 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.012      ;
; 1.765 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.007     ; 2.024      ;
; 1.817 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.083      ;
; 1.836 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.007     ; 2.095      ;
; 1.907 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.007     ; 2.166      ;
; 1.978 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.007     ; 2.237      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.635 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.558      ; 0.927      ;
; 0.635 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.558      ; 0.927      ;
; 0.644 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.558      ; 0.936      ;
; 0.645 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.558      ; 0.937      ;
; 0.672 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 0.980      ;
; 0.695 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.003      ;
; 0.878 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 1.175      ;
; 0.904 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 1.211      ;
; 0.909 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 1.216      ;
; 0.921 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 1.218      ;
; 0.922 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.588      ; 1.244      ;
; 0.926 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.234      ;
; 0.932 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.578      ; 1.244      ;
; 0.932 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 1.233      ;
; 0.946 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.254      ;
; 0.953 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.261      ;
; 0.954 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.578      ; 1.266      ;
; 0.957 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.578      ; 1.269      ;
; 0.969 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.579      ; 1.282      ;
; 0.969 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.568      ; 1.271      ;
; 0.979 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 1.249      ;
; 0.989 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.583      ; 1.306      ;
; 0.996 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.304      ;
; 1.106 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.577      ; 1.417      ;
; 1.208 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.583      ; 1.525      ;
; 1.209 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.579      ; 1.522      ;
; 1.218 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.587      ; 1.539      ;
; 1.220 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.587      ; 1.541      ;
; 1.223 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.579      ; 1.536      ;
; 1.228 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.587      ; 1.549      ;
; 1.231 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 1.501      ;
; 1.239 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.568      ; 1.541      ;
; 1.243 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.583      ; 1.560      ;
; 1.245 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.568      ; 1.547      ;
; 1.248 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.579      ; 1.561      ;
; 1.254 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.557      ; 1.545      ;
; 1.256 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.564      ;
; 1.256 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.572      ; 1.562      ;
; 1.260 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.583      ; 1.577      ;
; 1.260 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.553      ; 1.547      ;
; 1.267 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.579      ; 1.580      ;
; 1.272 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.556      ; 1.562      ;
; 1.273 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.583      ; 1.590      ;
; 1.277 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.553      ; 1.564      ;
; 1.278 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 1.564      ;
; 1.279 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 1.565      ;
; 1.279 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.556      ; 1.569      ;
; 1.280 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.583      ; 1.597      ;
; 1.280 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.553      ; 1.567      ;
; 1.284 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 1.570      ;
; 1.287 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.579      ; 1.600      ;
; 1.289 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 1.575      ;
; 1.295 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 1.581      ;
; 1.295 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.553      ; 1.582      ;
; 1.296 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.556      ; 1.586      ;
; 1.319 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.568      ; 1.621      ;
; 1.353 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.553      ; 1.640      ;
; 1.363 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 1.649      ;
; 1.393 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 1.675      ;
; 1.395 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 1.700      ;
; 1.401 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 1.683      ;
; 1.427 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.583      ; 1.744      ;
; 1.428 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.556      ; 1.718      ;
; 1.434 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.572      ; 1.740      ;
; 1.437 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.583      ; 1.754      ;
; 1.446 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 1.753      ;
; 1.452 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.583      ; 1.769      ;
; 1.453 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.587      ; 1.774      ;
; 1.456 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.572      ; 1.762      ;
; 1.462 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.572      ; 1.768      ;
; 1.464 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 1.771      ;
; 1.474 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 1.781      ;
; 1.483 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.557      ; 1.774      ;
; 1.488 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.568      ; 1.790      ;
; 1.490 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.568      ; 1.792      ;
; 1.504 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 1.785      ;
; 1.508 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.556      ; 1.798      ;
; 1.514 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 1.821      ;
; 1.521 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 1.802      ;
; 1.527 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.583      ; 1.844      ;
; 1.531 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 1.817      ;
; 1.536 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 1.817      ;
; 1.561 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 1.842      ;
; 1.565 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.579      ; 1.878      ;
; 1.567 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.557      ; 1.858      ;
; 1.626 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.582      ; 1.942      ;
; 1.655 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 1.958      ;
; 1.676 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.553      ; 1.963      ;
; 1.677 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.555      ; 1.966      ;
; 1.681 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 1.984      ;
; 1.681 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.553      ; 1.968      ;
; 1.684 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 1.987      ;
; 1.698 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 2.001      ;
; 1.704 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.586      ; 2.024      ;
; 1.709 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 2.012      ;
; 1.725 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.543      ; 2.002      ;
; 1.726 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.543      ; 2.003      ;
; 1.727 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 2.030      ;
; 1.728 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.543      ; 2.005      ;
; 1.733 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.543      ; 2.010      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]|clk                      ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25 ; Rise       ; clk_25                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; 7.704 ; 7.704 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 7.704 ; 7.704 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 7.637 ; 7.637 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.864 ; 6.864 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.415 ; 4.415 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.164 ; 4.164 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 3.985 ; 3.985 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 3.857 ; 3.857 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.027 ; 4.027 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 3.988 ; 3.988 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.226 ; 4.226 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.046 ; 4.046 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.175 ; 4.175 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.054 ; 4.054 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.322 ; 4.322 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.304 ; 4.304 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.415 ; 4.415 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.326 ; 4.326 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.174 ; 4.174 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.064 ; 4.064 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.314 ; 4.314 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 6.495 ; 6.495 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 6.588 ; 6.588 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 7.166 ; 7.166 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 6.863 ; 6.863 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 7.166 ; 7.166 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 6.005 ; 6.005 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 6.375 ; 6.375 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 5.932 ; 5.932 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 6.017 ; 6.017 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.375 ; 6.375 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 5.661 ; 5.661 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; 6.478 ; 6.478 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; 4.859 ; 4.859 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; 4.476 ; 4.476 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; 4.859 ; 4.859 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; -6.568 ; -6.568 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -7.408 ; -7.408 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -7.341 ; -7.341 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -6.568 ; -6.568 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -3.627 ; -3.627 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -3.934 ; -3.934 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -3.755 ; -3.755 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -3.627 ; -3.627 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -3.797 ; -3.797 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -3.758 ; -3.758 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -3.996 ; -3.996 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -3.816 ; -3.816 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -3.945 ; -3.945 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -3.824 ; -3.824 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -4.092 ; -4.092 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -4.074 ; -4.074 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -4.185 ; -4.185 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -4.096 ; -4.096 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -3.944 ; -3.944 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -3.834 ; -3.834 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -4.084 ; -4.084 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -4.449 ; -4.449 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -4.817 ; -4.817 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -5.709 ; -5.709 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -6.567 ; -6.567 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -6.870 ; -6.870 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -5.709 ; -5.709 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -5.702 ; -5.702 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -5.702 ; -5.702 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -5.787 ; -5.787 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -6.145 ; -6.145 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -5.431 ; -5.431 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; -4.196 ; -4.196 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; -4.025 ; -4.025 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; -4.102 ; -4.102 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; -4.025 ; -4.025 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.558 ; 4.558 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.583 ; 5.583 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.395 ; 5.395 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.980 ; 4.980 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.426 ; 5.426 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 5.086 ; 5.086 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.583 ; 5.583 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.926 ; 4.926 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.454 ; 4.454 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.610 ; 4.610 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.654 ; 4.654 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.431 ; 4.431 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.428 ; 4.428 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.122 ; 4.122 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.761 ; 4.761 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.356 ; 4.356 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.965 ; 4.965 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.348 ; 4.348 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 5.325 ; 5.325 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.398 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.837 ; 6.837 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.125 ; 6.125 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.398 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.580 ; 6.580 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.323 ; 6.323 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.323 ; 6.323 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 6.631 ; 6.631 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 7.362 ; 7.362 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 6.880 ; 6.880 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.449 ; 6.449 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.468 ; 6.468 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.558 ; 4.558 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.122 ; 4.122 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.395 ; 5.395 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.980 ; 4.980 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.426 ; 5.426 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 5.086 ; 5.086 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.583 ; 5.583 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.926 ; 4.926 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.454 ; 4.454 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.610 ; 4.610 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.654 ; 4.654 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.431 ; 4.431 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.428 ; 4.428 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.122 ; 4.122 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.761 ; 4.761 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.356 ; 4.356 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.965 ; 4.965 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.348 ; 4.348 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 5.325 ; 5.325 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.398 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.837 ; 6.837 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.125 ; 6.125 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.398 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.580 ; 6.580 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.323 ; 6.323 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.323 ; 6.323 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 6.631 ; 6.631 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 7.362 ; 7.362 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 6.880 ; 6.880 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.449 ; 6.449 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.468 ; 6.468 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 11.346 ; 11.346 ; 11.346 ; 11.346 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 11.279 ; 11.279 ; 11.279 ; 11.279 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 10.793 ; 10.793 ; 10.793 ; 10.793 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.060 ; 10.060 ; 10.060 ; 10.060 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 11.238 ; 11.238 ; 11.238 ; 11.238 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.505 ; 10.505 ; 10.505 ; 10.505 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 11.541 ; 11.541 ; 11.541 ; 11.541 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.808 ; 10.808 ; 10.808 ; 10.808 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 10.579 ; 10.579 ; 10.579 ; 10.579 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 9.846  ; 9.846  ; 9.846  ; 9.846  ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 11.346 ; 11.346 ; 11.346 ; 11.346 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 11.279 ; 11.279 ; 11.279 ; 11.279 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 10.793 ; 10.793 ; 10.793 ; 10.793 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.060 ; 10.060 ; 10.060 ; 10.060 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 11.238 ; 11.238 ; 11.238 ; 11.238 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.505 ; 10.505 ; 10.505 ; 10.505 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 11.541 ; 11.541 ; 11.541 ; 11.541 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.808 ; 10.808 ; 10.808 ; 10.808 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 10.579 ; 10.579 ; 10.579 ; 10.579 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 9.846  ; 9.846  ; 9.846  ; 9.846  ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.457 ; -31.034       ;
; PLL|altpll_component|pll|clk[0] ; -1.372 ; -18.893       ;
; clk_system                      ; -1.060 ; -73.578       ;
; bus_in_step_to_next_value       ; -0.014 ; -0.014        ;
; clk_25                          ; 1.726  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.346 ; -1.346        ;
; clk_system                      ; -1.188 ; -1.188        ;
; PLL|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.526  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -511.600      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -0.293 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.265      ; 1.057      ;
; -0.251 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.289      ; 1.039      ;
; -0.249 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 1.047      ;
; -0.245 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.263      ; 1.007      ;
; -0.244 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.285      ; 1.028      ;
; -0.236 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.287      ; 1.022      ;
; -0.236 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.271      ; 1.006      ;
; -0.227 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.271      ; 0.997      ;
; -0.214 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.274      ; 0.987      ;
; -0.212 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.263      ; 0.974      ;
; -0.206 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.294      ; 0.999      ;
; -0.205 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.263      ; 0.967      ;
; -0.203 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.263      ; 0.965      ;
; -0.202 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.263      ; 0.964      ;
; -0.198 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.263      ; 0.960      ;
; -0.195 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.263      ; 0.957      ;
; -0.190 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.287      ; 0.976      ;
; -0.188 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.301      ; 0.988      ;
; -0.182 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.272      ; 0.953      ;
; -0.177 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.287      ; 0.963      ;
; -0.177 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.287      ; 0.963      ;
; -0.175 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.287      ; 0.961      ;
; -0.161 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.287      ; 0.947      ;
; -0.159 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.287      ; 0.945      ;
; -0.154 ; dds_ram_data_in[3]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.285      ; 0.938      ;
; -0.153 ; dds_ram_data_in[1]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.285      ; 0.937      ;
; -0.141 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.274      ; 0.914      ;
; -0.139 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.297      ; 0.935      ;
; -0.135 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.266      ; 0.900      ;
; -0.127 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.295      ; 0.921      ;
; -0.121 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.266      ; 0.886      ;
; -0.118 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.270      ; 0.887      ;
; -0.118 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.266      ; 0.883      ;
; -0.101 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 0.873      ;
; -0.098 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.290      ; 0.887      ;
; -0.098 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.266      ; 0.863      ;
; -0.097 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.895      ;
; -0.084 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.285      ; 0.868      ;
; -0.083 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.274      ; 0.856      ;
; -0.081 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.285      ; 0.865      ;
; -0.075 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.290      ; 0.864      ;
; -0.062 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.290      ; 0.851      ;
; -0.061 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.288      ; 0.848      ;
; -0.060 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 0.832      ;
; -0.057 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.270      ; 0.826      ;
; -0.057 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.288      ; 0.844      ;
; -0.055 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.302      ; 0.856      ;
; -0.053 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.298      ; 0.850      ;
; -0.052 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.290      ; 0.841      ;
; -0.047 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.288      ; 0.834      ;
; -0.046 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.298      ; 0.843      ;
; -0.044 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.271      ; 0.814      ;
; -0.038 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.298      ; 0.835      ;
; -0.031 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.287      ; 0.817      ;
; -0.029 ; dds_ram_data_in[13]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.282      ; 0.810      ;
; -0.024 ; dds_ram_data_in[12]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.282      ; 0.805      ;
; -0.014 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 0.786      ;
; -0.012 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.285      ; 0.796      ;
; -0.011 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.270      ; 0.780      ;
; -0.007 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.270      ; 0.776      ;
; -0.006 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.271      ; 0.776      ;
; -0.005 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.270      ; 0.774      ;
; -0.002 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.270      ; 0.771      ;
; -0.001 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 0.773      ;
; 0.000  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.270      ; 0.769      ;
; 0.003  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 0.769      ;
; 0.004  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.271      ; 0.766      ;
; 0.008  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.295      ; 0.786      ;
; 0.009  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.789      ;
; 0.010  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.271      ; 0.760      ;
; 0.011  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.271      ; 0.759      ;
; 0.015  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.783      ;
; 0.016  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.274      ; 0.757      ;
; 0.019  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.295      ; 0.775      ;
; 0.024  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.774      ;
; 0.024  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.288      ; 0.763      ;
; 0.029  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 0.761      ;
; 0.031  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.285      ; 0.753      ;
; 0.033  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.295      ; 0.761      ;
; 0.033  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.765      ;
; 0.037  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.285      ; 0.747      ;
; 0.041  ; dds_ram_data_in[2]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.268      ; 0.726      ;
; 0.043  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.302      ; 0.758      ;
; 0.046  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.295      ; 0.748      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.395     ; 1.009      ;
; -1.339 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.416     ; 0.955      ;
; -1.338 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 0.943      ;
; -1.322 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.395     ; 0.959      ;
; -1.309 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.416     ; 0.925      ;
; -1.289 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.424     ; 0.897      ;
; -1.248 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.419     ; 0.861      ;
; -1.245 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.419     ; 0.858      ;
; -1.240 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.438     ; 0.834      ;
; -1.203 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.452     ; 0.783      ;
; -1.196 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.452     ; 0.776      ;
; -1.194 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.419     ; 0.807      ;
; -1.190 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.444     ; 0.778      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.402     ; 0.783      ;
; -1.152 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.448     ; 0.736      ;
; -1.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.444     ; 0.717      ;
; -1.120 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.402     ; 0.750      ;
; -1.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.438     ; 0.712      ;
; -1.105 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.431     ; 0.706      ;
; -1.101 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.417     ; 0.716      ;
; -1.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.424     ; 0.660      ;
; -1.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.403     ; 0.668      ;
; -1.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 0.645      ;
; -1.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.417     ; 0.649      ;
; -1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 0.620      ;
; -0.998 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.431     ; 0.599      ;
; -0.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.402     ; 0.624      ;
; -0.983 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 0.592      ;
; -0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.403     ; 0.610      ;
; -0.862 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 0.467      ;
; 8.695  ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.316      ;
; 8.695  ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.316      ;
; 8.695  ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.316      ;
; 8.695  ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.316      ;
; 8.695  ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.316      ;
; 8.695  ; main_count[2]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.316      ;
; 8.757  ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.254      ;
; 8.757  ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.254      ;
; 8.757  ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.254      ;
; 8.757  ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.254      ;
; 8.757  ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.254      ;
; 8.757  ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.254      ;
; 8.773  ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.238      ;
; 8.773  ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.238      ;
; 8.773  ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.238      ;
; 8.773  ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.238      ;
; 8.773  ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.238      ;
; 8.773  ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.021     ; 1.238      ;
; 9.078  ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.954      ;
; 9.078  ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.954      ;
; 9.078  ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.954      ;
; 9.078  ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.954      ;
; 9.078  ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.954      ;
; 9.078  ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.954      ;
; 9.078  ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.954      ;
; 9.078  ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.954      ;
; 9.078  ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.954      ;
; 9.078  ; main_count[2]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.954      ;
; 9.140  ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.892      ;
; 9.140  ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.892      ;
; 9.140  ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.892      ;
; 9.140  ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.892      ;
; 9.140  ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.892      ;
; 9.140  ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.892      ;
; 9.140  ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.892      ;
; 9.140  ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.892      ;
; 9.140  ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.892      ;
; 9.140  ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.892      ;
; 9.156  ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.876      ;
; 9.156  ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.876      ;
; 9.156  ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.876      ;
; 9.156  ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.876      ;
; 9.156  ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.876      ;
; 9.156  ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.876      ;
; 9.156  ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.876      ;
; 9.156  ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.876      ;
; 9.156  ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.876      ;
; 9.156  ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.876      ;
; 9.407  ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.625      ;
; 9.485  ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.547      ;
; 9.485  ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.547      ;
; 9.493  ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.539      ;
; 9.493  ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.539      ;
; 9.512  ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.520      ;
; 9.593  ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.439      ;
; 9.600  ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.432      ;
; 9.629  ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.403      ;
; 9.633  ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.399      ;
; 9.665  ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.060 ; command_count[0]                                                                                                                        ; instruction[2]                                                                                                  ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 2.091      ;
; -1.060 ; command_count[0]                                                                                                                        ; instruction[1]                                                                                                  ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 2.091      ;
; -1.060 ; command_count[0]                                                                                                                        ; instruction[0]                                                                                                  ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 2.091      ;
; -1.045 ; command_count[0]                                                                                                                        ; data_to_write[20]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.009      ; 2.086      ;
; -1.045 ; command_count[0]                                                                                                                        ; data_to_write[4]                                                                                                ; clk_system   ; clk_system  ; 1.000        ; 0.009      ; 2.086      ;
; -1.045 ; command_count[0]                                                                                                                        ; data_to_write[29]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.009      ; 2.086      ;
; -1.040 ; command_count[0]                                                                                                                        ; data_to_write[22]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.075      ;
; -1.040 ; command_count[0]                                                                                                                        ; data_to_write[23]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.075      ;
; -1.040 ; command_count[0]                                                                                                                        ; data_to_write[11]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.075      ;
; -1.040 ; command_count[0]                                                                                                                        ; data_to_write[15]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.075      ;
; -1.040 ; command_count[0]                                                                                                                        ; data_to_write[14]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.075      ;
; -1.040 ; command_count[0]                                                                                                                        ; data_to_write[2]                                                                                                ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.075      ;
; -1.040 ; command_count[0]                                                                                                                        ; data_to_write[10]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.075      ;
; -1.040 ; command_count[0]                                                                                                                        ; data_to_write[1]                                                                                                ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.075      ;
; -1.040 ; command_count[0]                                                                                                                        ; data_to_write[21]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.075      ;
; -1.037 ; command_count[0]                                                                                                                        ; data_to_write[13]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 2.073      ;
; -1.037 ; command_count[0]                                                                                                                        ; data_to_write[12]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 2.073      ;
; -1.037 ; command_count[0]                                                                                                                        ; data_to_write[28]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 2.073      ;
; -1.022 ; command_count[1]                                                                                                                        ; instruction[2]                                                                                                  ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 2.053      ;
; -1.022 ; command_count[1]                                                                                                                        ; instruction[1]                                                                                                  ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 2.053      ;
; -1.022 ; command_count[1]                                                                                                                        ; instruction[0]                                                                                                  ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 2.053      ;
; -1.007 ; command_count[1]                                                                                                                        ; data_to_write[20]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.009      ; 2.048      ;
; -1.007 ; command_count[1]                                                                                                                        ; data_to_write[4]                                                                                                ; clk_system   ; clk_system  ; 1.000        ; 0.009      ; 2.048      ;
; -1.007 ; command_count[1]                                                                                                                        ; data_to_write[29]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.009      ; 2.048      ;
; -1.002 ; command_count[1]                                                                                                                        ; data_to_write[22]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.037      ;
; -1.002 ; command_count[1]                                                                                                                        ; data_to_write[23]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.037      ;
; -1.002 ; command_count[1]                                                                                                                        ; data_to_write[11]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.037      ;
; -1.002 ; command_count[1]                                                                                                                        ; data_to_write[15]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.037      ;
; -1.002 ; command_count[1]                                                                                                                        ; data_to_write[14]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.037      ;
; -1.002 ; command_count[1]                                                                                                                        ; data_to_write[2]                                                                                                ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.037      ;
; -1.002 ; command_count[1]                                                                                                                        ; data_to_write[10]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.037      ;
; -1.002 ; command_count[1]                                                                                                                        ; data_to_write[1]                                                                                                ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.037      ;
; -1.002 ; command_count[1]                                                                                                                        ; data_to_write[21]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.037      ;
; -0.999 ; command_count[1]                                                                                                                        ; data_to_write[13]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 2.035      ;
; -0.999 ; command_count[1]                                                                                                                        ; data_to_write[12]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 2.035      ;
; -0.999 ; command_count[1]                                                                                                                        ; data_to_write[28]                                                                                               ; clk_system   ; clk_system  ; 1.000        ; 0.004      ; 2.035      ;
; -0.990 ; command_count[2]                                                                                                                        ; instruction[2]                                                                                                  ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 2.021      ;
; -0.990 ; command_count[2]                                                                                                                        ; instruction[1]                                                                                                  ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 2.021      ;
; -0.990 ; command_count[2]                                                                                                                        ; instruction[0]                                                                                                  ; clk_system   ; clk_system  ; 1.000        ; -0.001     ; 2.021      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bus_in_step_to_next_value'                                                                                                   ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.014 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.002     ; 1.044      ;
; 0.021  ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.002     ; 1.009      ;
; 0.056  ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.002     ; 0.974      ;
; 0.062  ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.970      ;
; 0.091  ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.002     ; 0.939      ;
; 0.097  ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.935      ;
; 0.112  ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.920      ;
; 0.131  ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.901      ;
; 0.132  ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.900      ;
; 0.147  ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.885      ;
; 0.166  ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.866      ;
; 0.166  ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.866      ;
; 0.167  ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.865      ;
; 0.182  ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.850      ;
; 0.185  ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.002     ; 0.845      ;
; 0.201  ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.831      ;
; 0.201  ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.831      ;
; 0.217  ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.815      ;
; 0.220  ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.002     ; 0.810      ;
; 0.221  ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.811      ;
; 0.236  ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.796      ;
; 0.236  ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.796      ;
; 0.255  ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.002     ; 0.775      ;
; 0.256  ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.776      ;
; 0.261  ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.771      ;
; 0.271  ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.761      ;
; 0.290  ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.002     ; 0.740      ;
; 0.291  ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.741      ;
; 0.296  ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.736      ;
; 0.298  ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.734      ;
; 0.311  ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.721      ;
; 0.326  ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.706      ;
; 0.330  ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.702      ;
; 0.331  ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.701      ;
; 0.333  ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.699      ;
; 0.346  ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.686      ;
; 0.346  ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.686      ;
; 0.365  ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.667      ;
; 0.365  ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.667      ;
; 0.366  ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.666      ;
; 0.368  ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.368  ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.381  ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.651      ;
; 0.381  ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.651      ;
; 0.425  ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; -0.002     ; 0.605      ;
; 0.505  ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.527      ;
; 0.505  ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.527      ;
; 0.506  ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.526      ;
; 0.508  ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.508  ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.519  ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.513      ;
; 0.519  ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.513      ;
; 0.519  ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.513      ;
; 0.637  ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.395      ;
; 0.665  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.367      ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                             ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; 1.726  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.500        ; 1.420      ; 0.367      ;
; 2.226  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 1.000        ; 1.420      ; 0.367      ;
; 38.880 ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.152      ;
; 38.883 ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.149      ;
; 38.886 ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.146      ;
; 38.889 ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.143      ;
; 38.891 ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.141      ;
; 38.897 ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.135      ;
; 39.015 ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.017      ;
; 39.021 ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.011      ;
; 39.154 ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.878      ;
; 39.157 ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.875      ;
; 39.158 ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.874      ;
; 39.161 ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.871      ;
; 39.170 ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.862      ;
; 39.173 ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.859      ;
; 39.286 ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.746      ;
; 39.289 ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.743      ;
; 39.318 ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.714      ;
; 39.324 ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.708      ;
; 39.478 ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.554      ;
; 39.511 ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.521      ;
; 39.595 ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.437      ;
; 39.602 ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.430      ;
; 39.616 ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.416      ;
; 39.665 ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                              ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -1.346 ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; clk_system ; clk_system ; clk_system   ; clk_25      ; -0.500       ; 1.420      ; 0.367      ;
; 0.215  ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.264  ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.416      ;
; 0.278  ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.430      ;
; 0.282  ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.434      ;
; 0.285  ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.437      ;
; 0.369  ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.521      ;
; 0.402  ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.554      ;
; 0.404  ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.556      ;
; 0.438  ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.590      ;
; 0.556  ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.708      ;
; 0.559  ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.711      ;
; 0.562  ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.714      ;
; 0.563  ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.715      ;
; 0.565  ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.717      ;
; 0.565  ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.717      ;
; 0.568  ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.720      ;
; 0.570  ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.722      ;
; 0.590  ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.742      ;
; 0.595  ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.747      ;
; 0.689  ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.841      ;
; 0.692  ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.844      ;
; 0.700  ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.852      ;
; 0.703  ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.855      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                         ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; -1.188 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.262      ; 0.367      ;
; -0.688 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.262      ; 0.367      ;
; 0.215  ; dds_ram_wren             ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[2]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[0]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[3]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_clk          ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en           ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[0] ; \process_5:main_count[0] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                ; sub_count                ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[4] ; \process_5:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[1] ; \process_5:main_count[1] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[6]         ; command_count[6]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[3]         ; command_count[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[4]         ; command_count[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[5]         ; command_count[5]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[1]         ; command_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[2]         ; command_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[0]         ; command_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[3]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.244  ; write_ram_address[1]     ; dds_ram_wraddress[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.396      ;
; 0.248  ; write_ram_address[10]    ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.400      ;
; 0.250  ; write_ram_address[8]     ; dds_ram_wraddress[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; write_ram_address[9]     ; dds_ram_wraddress[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.402      ;
; 0.255  ; count_serial[2]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.407      ;
; 0.282  ; ram_process_count[3]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.434      ;
; 0.288  ; ram_process_count[1]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.440      ;
; 0.293  ; ram_process_count[1]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.445      ;
; 0.293  ; ram_process_count[1]     ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.445      ;
; 0.322  ; count_serial[3]          ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.474      ;
; 0.326  ; count_serial[3]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.478      ;
; 0.331  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.483      ;
; 0.336  ; write_ram_address[3]     ; dds_ram_wraddress[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.488      ;
; 0.339  ; \process_5:main_count[0] ; data_bit_count[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.491      ;
; 0.341  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.493      ;
; 0.341  ; \process_5:main_count[0] ; data_bit_count[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.493      ;
; 0.348  ; \process_5:main_count[0] ; data_bit_count[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.500      ;
; 0.354  ; ram_process_count[0]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; write_ram_address[2]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; write_ram_address[4]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[6]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.365  ; write_ram_address[8]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; write_ram_address[9]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.517      ;
; 0.370  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; write_ram_address[0]     ; write_ram_address[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[1]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; write_ram_address[3]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; write_ram_address[5]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; write_ram_address[7]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.526      ;
; 0.380  ; count_serial[2]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; count_serial[2]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.533      ;
; 0.385  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.537      ;
; 0.402  ; ram_process_count[3]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.554      ;
; 0.404  ; ram_process_count[1]     ; dds_ram_wrclock          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.556      ;
; 0.407  ; count_serial[1]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.559      ;
; 0.407  ; count_serial[3]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.559      ;
; 0.408  ; count_serial[1]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.560      ;
; 0.409  ; sub_count                ; sclk_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.560      ;
; 0.412  ; count_serial[1]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.564      ;
; 0.430  ; LED_LE~reg0              ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.582      ;
; 0.431  ; write_ram_address[0]     ; dds_ram_wraddress[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 0.586      ;
; 0.431  ; write_ram_address[2]     ; dds_ram_wraddress[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 0.586      ;
; 0.433  ; command_count[2]         ; instruction[0]           ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.584      ;
; 0.434  ; write_ram_address[7]     ; dds_ram_wraddress[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 0.589      ;
; 0.434  ; command_count[2]         ; instruction[2]           ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.585      ;
; 0.444  ; write_ram_address[4]     ; dds_ram_wraddress[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 0.599      ;
; 0.449  ; ram_process_count[3]     ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.601      ;
; 0.451  ; ram_process_count[3]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.603      ;
; 0.458  ; count_serial[0]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.610      ;
; 0.460  ; count_serial[0]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.612      ;
; 0.466  ; \process_5:main_count[0] ; data_bit_count[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.619      ;
; 0.475  ; ram_process_count[0]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.627      ;
; 0.476  ; ram_process_count[0]     ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.628      ;
; 0.476  ; ram_process_count[0]     ; dds_ram_wrclock          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.628      ;
; 0.478  ; ram_process_count[0]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.630      ;
; 0.480  ; ram_process_count[2]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.632      ;
; 0.496  ; write_ram_address[4]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; write_ram_address[6]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.499  ; count_serial[1]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.503  ; write_ram_address[9]     ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; write_ram_address[8]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.655      ;
; 0.505  ; write_ram_address[5]     ; dds_ram_wraddress[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 0.660      ;
; 0.512  ; write_ram_address[1]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[0]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; write_ram_address[3]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; write_ram_address[5]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; write_ram_address[7]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.666      ;
; 0.516  ; write_ram_address[6]     ; dds_ram_wraddress[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 0.671      ;
; 0.518  ; write_ram_address[10]    ; dds_ram_wraddress[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 0.673      ;
; 0.531  ; write_ram_address[4]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; write_ram_address[6]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.683      ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.251 ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.280 ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.432      ;
; 0.287 ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.439      ;
; 0.368 ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.385 ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.387 ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.395 ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.547      ;
; 0.395 ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.547      ;
; 0.402 ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.554      ;
; 0.407 ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.559      ;
; 0.407 ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.559      ;
; 0.407 ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.559      ;
; 0.411 ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.563      ;
; 0.411 ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.563      ;
; 0.412 ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.564      ;
; 0.413 ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.565      ;
; 0.473 ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.625      ;
; 0.647 ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 0.778      ;
; 0.740 ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.767 ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 0.898      ;
; 0.770 ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 0.901      ;
; 0.771 ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 0.902      ;
; 0.774 ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 0.905      ;
; 0.775 ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 0.906      ;
; 0.802 ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; main_count[2]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 1.123 ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.254      ;
; 1.123 ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.254      ;
; 1.123 ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.254      ;
; 1.123 ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.254      ;
; 1.123 ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.254      ;
; 1.123 ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.254      ;
; 1.185 ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.316      ;
; 1.185 ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.316      ;
; 1.185 ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.316      ;
; 1.185 ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.316      ;
; 1.185 ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.316      ;
; 1.185 ; main_count[2]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 1.316      ;
; 1.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.427     ; 0.467      ;
; 1.861 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.403     ; 0.610      ;
; 1.863 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.423     ; 0.592      ;
; 1.874 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.402     ; 0.624      ;
; 1.878 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.431     ; 0.599      ;
; 1.895 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.427     ; 0.620      ;
; 1.914 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.417     ; 0.649      ;
; 1.916 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.423     ; 0.645      ;
; 1.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.403     ; 0.668      ;
; 1.932 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.424     ; 0.660      ;
; 1.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.417     ; 0.716      ;
; 1.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.431     ; 0.706      ;
; 1.998 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.438     ; 0.712      ;
; 2.000 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.402     ; 0.750      ;
; 2.009 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.444     ; 0.717      ;
; 2.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.448     ; 0.736      ;
; 2.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.402     ; 0.783      ;
; 2.070 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.444     ; 0.778      ;
; 2.074 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.419     ; 0.807      ;
; 2.076 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.452     ; 0.776      ;
; 2.083 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.452     ; 0.783      ;
; 2.120 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.438     ; 0.834      ;
; 2.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.419     ; 0.858      ;
; 2.128 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.419     ; 0.861      ;
; 2.169 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.424     ; 0.897      ;
; 2.189 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.416     ; 0.925      ;
; 2.202 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.395     ; 0.959      ;
; 2.218 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.427     ; 0.943      ;
; 2.219 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.416     ; 0.955      ;
; 2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.395     ; 1.009      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.395      ;
; 0.361 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.513      ;
; 0.372 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.527      ;
; 0.455 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.002     ; 0.605      ;
; 0.499 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.651      ;
; 0.512 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.667      ;
; 0.534 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.686      ;
; 0.547 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.702      ;
; 0.554 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.706      ;
; 0.569 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.721      ;
; 0.582 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.734      ;
; 0.584 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.736      ;
; 0.589 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.741      ;
; 0.590 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.002     ; 0.740      ;
; 0.609 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.761      ;
; 0.619 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.771      ;
; 0.624 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.776      ;
; 0.625 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.002     ; 0.775      ;
; 0.644 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.796      ;
; 0.644 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.796      ;
; 0.659 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.811      ;
; 0.660 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.002     ; 0.810      ;
; 0.663 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.815      ;
; 0.679 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.831      ;
; 0.695 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.002     ; 0.845      ;
; 0.698 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.850      ;
; 0.713 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.865      ;
; 0.714 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.866      ;
; 0.714 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.866      ;
; 0.733 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.885      ;
; 0.748 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.900      ;
; 0.749 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.901      ;
; 0.768 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.920      ;
; 0.783 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.935      ;
; 0.789 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.002     ; 0.939      ;
; 0.818 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.970      ;
; 0.824 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.002     ; 0.974      ;
; 0.859 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.002     ; 1.009      ;
; 0.894 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; -0.002     ; 1.044      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.526 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.289      ; 0.453      ;
; 0.526 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.289      ; 0.453      ;
; 0.529 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.290      ; 0.457      ;
; 0.530 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.290      ; 0.458      ;
; 0.561 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.490      ;
; 0.572 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.501      ;
; 0.639 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 0.581      ;
; 0.640 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 0.571      ;
; 0.642 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 0.584      ;
; 0.651 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.318      ; 0.607      ;
; 0.653 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 0.584      ;
; 0.662 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.597      ;
; 0.683 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.612      ;
; 0.684 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 0.616      ;
; 0.692 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.621      ;
; 0.694 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.627      ;
; 0.696 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.625      ;
; 0.696 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 0.628      ;
; 0.697 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 0.629      ;
; 0.704 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.268      ; 0.610      ;
; 0.707 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.644      ;
; 0.707 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.285      ; 0.630      ;
; 0.721 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.650      ;
; 0.767 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 0.698      ;
; 0.806 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 0.742      ;
; 0.807 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.740      ;
; 0.813 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.302      ; 0.753      ;
; 0.814 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.302      ; 0.754      ;
; 0.815 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.748      ;
; 0.818 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.302      ; 0.758      ;
; 0.820 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.268      ; 0.726      ;
; 0.824 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.285      ; 0.747      ;
; 0.828 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.761      ;
; 0.828 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.765      ;
; 0.830 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.285      ; 0.753      ;
; 0.832 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.761      ;
; 0.837 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.774      ;
; 0.837 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.288      ; 0.763      ;
; 0.842 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.775      ;
; 0.845 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.274      ; 0.757      ;
; 0.846 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.783      ;
; 0.850 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.271      ; 0.759      ;
; 0.851 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.271      ; 0.760      ;
; 0.852 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.789      ;
; 0.853 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.786      ;
; 0.857 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.271      ; 0.766      ;
; 0.858 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.273      ; 0.769      ;
; 0.861 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.270      ; 0.769      ;
; 0.862 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.273      ; 0.773      ;
; 0.863 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.270      ; 0.771      ;
; 0.866 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.270      ; 0.774      ;
; 0.867 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.271      ; 0.776      ;
; 0.868 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.270      ; 0.776      ;
; 0.872 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.270      ; 0.780      ;
; 0.873 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.285      ; 0.796      ;
; 0.875 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.273      ; 0.786      ;
; 0.885 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.282      ; 0.805      ;
; 0.890 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.282      ; 0.810      ;
; 0.892 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.287      ; 0.817      ;
; 0.899 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 0.835      ;
; 0.905 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.271      ; 0.814      ;
; 0.907 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 0.843      ;
; 0.908 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.288      ; 0.834      ;
; 0.913 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.290      ; 0.841      ;
; 0.914 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 0.850      ;
; 0.916 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.302      ; 0.856      ;
; 0.918 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.270      ; 0.826      ;
; 0.918 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.288      ; 0.844      ;
; 0.921 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.273      ; 0.832      ;
; 0.922 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.288      ; 0.848      ;
; 0.923 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.290      ; 0.851      ;
; 0.936 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.290      ; 0.864      ;
; 0.942 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.285      ; 0.865      ;
; 0.944 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.274      ; 0.856      ;
; 0.945 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.285      ; 0.868      ;
; 0.958 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.895      ;
; 0.959 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.290      ; 0.887      ;
; 0.959 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.266      ; 0.863      ;
; 0.962 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.273      ; 0.873      ;
; 0.979 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.270      ; 0.887      ;
; 0.979 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.266      ; 0.883      ;
; 0.982 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.266      ; 0.886      ;
; 0.988 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.921      ;
; 0.996 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.266      ; 0.900      ;
; 1.000 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.935      ;
; 1.002 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.274      ; 0.914      ;
; 1.014 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.285      ; 0.937      ;
; 1.015 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.285      ; 0.938      ;
; 1.020 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.287      ; 0.945      ;
; 1.022 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.287      ; 0.947      ;
; 1.036 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.287      ; 0.961      ;
; 1.038 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.287      ; 0.963      ;
; 1.038 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.287      ; 0.963      ;
; 1.043 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.272      ; 0.953      ;
; 1.049 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.301      ; 0.988      ;
; 1.051 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.287      ; 0.976      ;
; 1.056 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.263      ; 0.957      ;
; 1.059 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.263      ; 0.960      ;
; 1.063 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.263      ; 0.964      ;
; 1.064 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.263      ; 0.965      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]|clk                      ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25 ; Rise       ; clk_25                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; 3.967 ; 3.967 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 3.967 ; 3.967 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 3.919 ; 3.919 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.604 ; 3.604 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 2.486 ; 2.486 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 2.372 ; 2.372 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 2.275 ; 2.275 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 2.201 ; 2.201 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 2.288 ; 2.288 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 2.276 ; 2.276 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 2.431 ; 2.431 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 2.304 ; 2.304 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 2.386 ; 2.386 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 2.312 ; 2.312 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 2.421 ; 2.421 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 2.411 ; 2.411 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 2.486 ; 2.486 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 2.425 ; 2.425 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 2.365 ; 2.365 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 2.302 ; 2.302 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 2.416 ; 2.416 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 3.409 ; 3.409 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 3.520 ; 3.520 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 3.732 ; 3.732 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 3.593 ; 3.593 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 3.732 ; 3.732 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 3.207 ; 3.207 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 3.334 ; 3.334 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 3.150 ; 3.150 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 3.189 ; 3.189 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.334 ; 3.334 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 3.020 ; 3.020 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; 3.334 ; 3.334 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; 2.662 ; 2.662 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; 2.510 ; 2.510 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; 2.662 ; 2.662 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; -3.419 ; -3.419 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.782 ; -3.782 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.734 ; -3.734 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.419 ; -3.419 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.081 ; -2.081 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.252 ; -2.252 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.155 ; -2.155 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.081 ; -2.081 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.168 ; -2.168 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.156 ; -2.156 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.311 ; -2.311 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.184 ; -2.184 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.266 ; -2.266 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.192 ; -2.192 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.301 ; -2.301 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.291 ; -2.291 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.366 ; -2.366 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.305 ; -2.305 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.245 ; -2.245 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.182 ; -2.182 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.296 ; -2.296 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.483 ; -2.483 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.594 ; -2.594 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.022 ; -3.022 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.408 ; -3.408 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.547 ; -3.547 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.022 ; -3.022 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -3.030 ; -3.030 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.030 ; -3.030 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.069 ; -3.069 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.214 ; -3.214 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.900 ; -2.900 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; -2.336 ; -2.336 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; -2.279 ; -2.279 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; -2.310 ; -2.310 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; -2.279 ; -2.279 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.211 ; 2.211 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.767 ; 2.767 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.642 ; 2.642 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.474 ; 2.474 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.653 ; 2.653 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.514 ; 2.514 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.767 ; 2.767 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.419 ; 2.419 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.216 ; 2.216 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.264 ; 2.264 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.290 ; 2.290 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.182 ; 2.182 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.186 ; 2.186 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.030 ; 2.030 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.350 ; 2.350 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.145 ; 2.145 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.457 ; 2.457 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.141 ; 2.141 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.628 ; 2.628 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.783 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.731 ; 3.731 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.405 ; 3.405 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.783 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.567 ; 3.567 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.456 ; 3.456 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.456 ; 3.456 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 3.625 ; 3.625 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.950 ; 3.950 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 3.745 ; 3.745 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.492 ; 3.492 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.512 ; 3.512 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.211 ; 2.211 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.030 ; 2.030 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.642 ; 2.642 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.474 ; 2.474 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.653 ; 2.653 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.514 ; 2.514 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.767 ; 2.767 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.419 ; 2.419 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.216 ; 2.216 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.264 ; 2.264 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.290 ; 2.290 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.182 ; 2.182 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.186 ; 2.186 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.030 ; 2.030 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.350 ; 2.350 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.145 ; 2.145 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.457 ; 2.457 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.141 ; 2.141 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.628 ; 2.628 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.783 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.731 ; 3.731 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.405 ; 3.405 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.783 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.567 ; 3.567 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.456 ; 3.456 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.456 ; 3.456 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 3.625 ; 3.625 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.950 ; 3.950 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 3.745 ; 3.745 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.492 ; 3.492 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.512 ; 3.512 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------+
; Propagation Delay                                                      ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 6.544 ; 6.544 ; 6.544 ; 6.544 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 6.202 ; 6.202 ; 6.202 ; 6.202 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 6.496 ; 6.496 ; 6.496 ; 6.496 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 6.154 ; 6.154 ; 6.154 ; 6.154 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.954 ; 5.954 ; 5.954 ; 5.954 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.612 ; 5.612 ; 5.612 ; 5.612 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 6.170 ; 6.170 ; 6.170 ; 6.170 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.828 ; 5.828 ; 5.828 ; 5.828 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 6.309 ; 6.309 ; 6.309 ; 6.309 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.967 ; 5.967 ; 5.967 ; 5.967 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.874 ; 5.874 ; 5.874 ; 5.874 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
+-------------------+--------------------+-------+-------+-------+-------+


+------------------------------------------------------------------------+
; Minimum Propagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 6.544 ; 6.544 ; 6.544 ; 6.544 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 6.202 ; 6.202 ; 6.202 ; 6.202 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 6.496 ; 6.496 ; 6.496 ; 6.496 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 6.154 ; 6.154 ; 6.154 ; 6.154 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.954 ; 5.954 ; 5.954 ; 5.954 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.612 ; 5.612 ; 5.612 ; 5.612 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 6.170 ; 6.170 ; 6.170 ; 6.170 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.828 ; 5.828 ; 5.828 ; 5.828 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 6.309 ; 6.309 ; 6.309 ; 6.309 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.967 ; 5.967 ; 5.967 ; 5.967 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.874 ; 5.874 ; 5.874 ; 5.874 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
+-------------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -3.383   ; -2.208 ; N/A      ; N/A     ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -3.121   ; 0.215  ; N/A      ; N/A     ; 4.000               ;
;  bus_in_step_to_next_value       ; -1.208   ; 0.215  ; N/A      ; N/A     ; -1.222              ;
;  clk_25                          ; 1.726    ; -2.208 ; N/A      ; N/A     ; 19.000              ;
;  clk_system                      ; -3.383   ; -1.993 ; N/A      ; N/A     ; -1.880              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.526  ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS                  ; -511.134 ; -4.201 ; 0.0      ; 0.0     ; -1004.102           ;
;  PLL|altpll_component|pll|clk[0] ; -42.947  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  bus_in_step_to_next_value       ; -7.564   ; 0.000  ; N/A      ; N/A     ; -11.222             ;
;  clk_25                          ; 0.000    ; -2.208 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -360.279 ; -1.993 ; N/A      ; N/A     ; -511.600            ;
;  dds_ram_wrclock                 ; -100.344 ; 0.000  ; N/A      ; N/A     ; -481.280            ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; 7.704 ; 7.704 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 7.704 ; 7.704 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 7.637 ; 7.637 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.864 ; 6.864 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.415 ; 4.415 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.164 ; 4.164 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 3.985 ; 3.985 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 3.857 ; 3.857 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.027 ; 4.027 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 3.988 ; 3.988 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.226 ; 4.226 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.046 ; 4.046 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.175 ; 4.175 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.054 ; 4.054 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.322 ; 4.322 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.304 ; 4.304 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.415 ; 4.415 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.326 ; 4.326 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.174 ; 4.174 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.064 ; 4.064 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.314 ; 4.314 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 6.495 ; 6.495 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 6.588 ; 6.588 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 7.166 ; 7.166 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 6.863 ; 6.863 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 7.166 ; 7.166 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 6.005 ; 6.005 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 6.375 ; 6.375 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 5.932 ; 5.932 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 6.017 ; 6.017 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.375 ; 6.375 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 5.661 ; 5.661 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; 6.478 ; 6.478 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; 4.859 ; 4.859 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; 4.476 ; 4.476 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; 4.859 ; 4.859 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; -3.419 ; -3.419 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.782 ; -3.782 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.734 ; -3.734 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.419 ; -3.419 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.081 ; -2.081 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.252 ; -2.252 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.155 ; -2.155 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.081 ; -2.081 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.168 ; -2.168 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.156 ; -2.156 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.311 ; -2.311 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.184 ; -2.184 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.266 ; -2.266 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.192 ; -2.192 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.301 ; -2.301 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.291 ; -2.291 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.366 ; -2.366 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.305 ; -2.305 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.245 ; -2.245 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.182 ; -2.182 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.296 ; -2.296 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.483 ; -2.483 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.594 ; -2.594 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.022 ; -3.022 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.408 ; -3.408 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.547 ; -3.547 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.022 ; -3.022 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -3.030 ; -3.030 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.030 ; -3.030 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.069 ; -3.069 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.214 ; -3.214 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.900 ; -2.900 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; -2.336 ; -2.336 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; -2.279 ; -2.279 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; -2.310 ; -2.310 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; -2.279 ; -2.279 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.558 ; 4.558 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.583 ; 5.583 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.395 ; 5.395 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.980 ; 4.980 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.426 ; 5.426 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 5.086 ; 5.086 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.583 ; 5.583 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.926 ; 4.926 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.454 ; 4.454 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.610 ; 4.610 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.654 ; 4.654 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.431 ; 4.431 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.428 ; 4.428 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.122 ; 4.122 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.761 ; 4.761 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.356 ; 4.356 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.965 ; 4.965 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.348 ; 4.348 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 5.325 ; 5.325 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.398 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.837 ; 6.837 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.125 ; 6.125 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.398 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.580 ; 6.580 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.323 ; 6.323 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.323 ; 6.323 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 6.631 ; 6.631 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 7.362 ; 7.362 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 6.880 ; 6.880 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.449 ; 6.449 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.468 ; 6.468 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.211 ; 2.211 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.030 ; 2.030 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.642 ; 2.642 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.474 ; 2.474 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.653 ; 2.653 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.514 ; 2.514 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.767 ; 2.767 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.419 ; 2.419 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.216 ; 2.216 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.264 ; 2.264 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.290 ; 2.290 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.182 ; 2.182 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.186 ; 2.186 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.030 ; 2.030 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.350 ; 2.350 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.145 ; 2.145 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.457 ; 2.457 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.141 ; 2.141 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.628 ; 2.628 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.783 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.731 ; 3.731 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.405 ; 3.405 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.783 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.567 ; 3.567 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.456 ; 3.456 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.456 ; 3.456 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 3.625 ; 3.625 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.950 ; 3.950 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 3.745 ; 3.745 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.492 ; 3.492 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.512 ; 3.512 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Progagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 11.346 ; 11.346 ; 11.346 ; 11.346 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 11.279 ; 11.279 ; 11.279 ; 11.279 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 10.793 ; 10.793 ; 10.793 ; 10.793 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.060 ; 10.060 ; 10.060 ; 10.060 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 11.238 ; 11.238 ; 11.238 ; 11.238 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.505 ; 10.505 ; 10.505 ; 10.505 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 11.541 ; 11.541 ; 11.541 ; 11.541 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.808 ; 10.808 ; 10.808 ; 10.808 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 10.579 ; 10.579 ; 10.579 ; 10.579 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 9.846  ; 9.846  ; 9.846  ; 9.846  ;
+-------------------+--------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------+
; Minimum Progagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 6.544 ; 6.544 ; 6.544 ; 6.544 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 6.202 ; 6.202 ; 6.202 ; 6.202 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 6.496 ; 6.496 ; 6.496 ; 6.496 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 6.154 ; 6.154 ; 6.154 ; 6.154 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.954 ; 5.954 ; 5.954 ; 5.954 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.612 ; 5.612 ; 5.612 ; 5.612 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 6.170 ; 6.170 ; 6.170 ; 6.170 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.828 ; 5.828 ; 5.828 ; 5.828 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 6.309 ; 6.309 ; 6.309 ; 6.309 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.967 ; 5.967 ; 5.967 ; 5.967 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.874 ; 5.874 ; 5.874 ; 5.874 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
+-------------------+--------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 52       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 80       ; 0        ; 4        ; 0        ;
; clk_system                      ; clk_system                      ; 521      ; 0        ; 0        ; 1172     ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 30       ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 79       ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 52       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 80       ; 0        ; 4        ; 0        ;
; clk_system                      ; clk_system                      ; 521      ; 0        ; 0        ; 1172     ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 30       ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 79       ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 171   ; 171  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 15 14:58:17 2012
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bus_in_step_to_next_value bus_in_step_to_next_value
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.383
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.383      -360.279 clk_system 
    Info (332119):    -3.121       -42.947 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -1.915      -100.344 dds_ram_wrclock 
    Info (332119):    -1.208        -7.564 bus_in_step_to_next_value 
    Info (332119):     2.478         0.000 clk_25 
Info (332146): Worst-case hold slack is -2.208
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.208        -2.208 clk_25 
    Info (332119):    -1.993        -1.993 clk_system 
    Info (332119):     0.391         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 bus_in_step_to_next_value 
    Info (332119):     0.635         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -511.600 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 40 output pins without output pin load capacitance assignment
    Info (306007): Pin "clk_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drover_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drctl_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drhold_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "osk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_clk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_en" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_SDI[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_LE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_OE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdio_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sclk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioreset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dds_reset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioup_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "txen_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "cs_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dac_wr_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -31.034 dds_ram_wrclock 
    Info (332119):    -1.372       -18.893 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -1.060       -73.578 clk_system 
    Info (332119):    -0.014        -0.014 bus_in_step_to_next_value 
    Info (332119):     1.726         0.000 clk_25 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk_25 
    Info (332119):    -1.188        -1.188 clk_system 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 bus_in_step_to_next_value 
    Info (332119):     0.526         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -511.600 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 274 megabytes
    Info: Processing ended: Fri Jun 15 14:58:21 2012
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


