{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508531248006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508531248014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 15:27:27 2017 " "Processing started: Fri Oct 20 15:27:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508531248014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531248014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simplifiedMipsProcessor -c simplifiedMipsProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off simplifiedMipsProcessor -c simplifiedMipsProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531248014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508531248630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508531248630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/register_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register file/register_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_Nbit-mixed " "Found design unit 1: register_Nbit-mixed" {  } { { "Register File/register_Nbit.vhd" "" { Text "U:/CprE381/lab7/Register File/register_Nbit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264451 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_Nbit " "Found entity 1: register_Nbit" {  } { { "Register File/register_Nbit.vhd" "" { Text "U:/CprE381/lab7/Register File/register_Nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531264451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register file/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-structure " "Found design unit 1: register_file-structure" {  } { { "Register File/register_file.vhd" "" { Text "U:/CprE381/lab7/Register File/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264561 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Register File/register_file.vhd" "" { Text "U:/CprE381/lab7/Register File/register_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531264561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register file/mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-dataflow " "Found design unit 1: mux32to1-dataflow" {  } { { "Register File/mux32to1.vhd" "" { Text "U:/CprE381/lab7/Register File/mux32to1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264624 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "Register File/mux32to1.vhd" "" { Text "U:/CprE381/lab7/Register File/mux32to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531264624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/decoder5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register file/decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-dataflow " "Found design unit 1: decoder5to32-dataflow" {  } { { "Register File/decoder5to32.vhd" "" { Text "U:/CprE381/lab7/Register File/decoder5to32.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264680 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "Register File/decoder5to32.vhd" "" { Text "U:/CprE381/lab7/Register File/decoder5to32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531264680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-behavioral " "Found design unit 1: mem-behavioral" {  } { { "Memory/mem.vhd" "" { Text "U:/CprE381/lab7/Memory/mem.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264790 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "Memory/mem.vhd" "" { Text "U:/CprE381/lab7/Memory/mem.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531264790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-mixed " "Found design unit 1: ALU-mixed" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264853 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531264853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplifiedmipsprocessor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simplifiedmipsprocessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simplifiedMipsProcessor " "Found entity 1: simplifiedMipsProcessor" {  } { { "simplifiedMipsProcessor.bdf" "" { Schematic "U:/CprE381/lab7/simplifiedMipsProcessor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531264932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531264932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convert-dataflow " "Found design unit 1: convert-dataflow" {  } { { "convert.vhd" "" { Text "U:/CprE381/lab7/convert.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531265004 ""} { "Info" "ISGN_ENTITY_NAME" "1 convert " "Found entity 1: convert" {  } { { "convert.vhd" "" { Text "U:/CprE381/lab7/convert.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508531265004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simplifiedMipsProcessor " "Elaborating entity \"simplifiedMipsProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508531265367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "simplifiedMipsProcessor.bdf" "inst3" { Schematic "U:/CprE381/lab7/simplifiedMipsProcessor.bdf" { { 184 888 1112 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508531265501 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508531265533 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhd(65) " "Inferred latch for \"temp\[0\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhd(65) " "Inferred latch for \"temp\[1\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhd(65) " "Inferred latch for \"temp\[2\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhd(65) " "Inferred latch for \"temp\[3\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhd(65) " "Inferred latch for \"temp\[4\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhd(65) " "Inferred latch for \"temp\[5\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.vhd(65) " "Inferred latch for \"temp\[6\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.vhd(65) " "Inferred latch for \"temp\[7\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhd(65) " "Inferred latch for \"temp\[8\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ALU.vhd(65) " "Inferred latch for \"temp\[9\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ALU.vhd(65) " "Inferred latch for \"temp\[10\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ALU.vhd(65) " "Inferred latch for \"temp\[11\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ALU.vhd(65) " "Inferred latch for \"temp\[12\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ALU.vhd(65) " "Inferred latch for \"temp\[13\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ALU.vhd(65) " "Inferred latch for \"temp\[14\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ALU.vhd(65) " "Inferred latch for \"temp\[15\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] ALU.vhd(65) " "Inferred latch for \"temp\[16\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] ALU.vhd(65) " "Inferred latch for \"temp\[17\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265541 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] ALU.vhd(65) " "Inferred latch for \"temp\[18\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] ALU.vhd(65) " "Inferred latch for \"temp\[19\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] ALU.vhd(65) " "Inferred latch for \"temp\[20\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] ALU.vhd(65) " "Inferred latch for \"temp\[21\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] ALU.vhd(65) " "Inferred latch for \"temp\[22\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] ALU.vhd(65) " "Inferred latch for \"temp\[23\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] ALU.vhd(65) " "Inferred latch for \"temp\[24\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] ALU.vhd(65) " "Inferred latch for \"temp\[25\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] ALU.vhd(65) " "Inferred latch for \"temp\[26\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] ALU.vhd(65) " "Inferred latch for \"temp\[27\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] ALU.vhd(65) " "Inferred latch for \"temp\[28\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] ALU.vhd(65) " "Inferred latch for \"temp\[29\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] ALU.vhd(65) " "Inferred latch for \"temp\[30\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] ALU.vhd(65) " "Inferred latch for \"temp\[31\]\" at ALU.vhd(65)" {  } { { "ALU/ALU.vhd" "" { Text "U:/CprE381/lab7/ALU/ALU.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508531265549 "|simplifiedMipsProcessor|ALU:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:inst\"" {  } { { "simplifiedMipsProcessor.bdf" "inst" { Schematic "U:/CprE381/lab7/simplifiedMipsProcessor.bdf" { { 160 296 504 336 "inst" "" } } } }  