<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/cranelift-codegen-0.122.0/src/isa/x64/encoding/rex.rs`."><title>rex.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../../../" data-static-root-path="../../../../../static.files/" data-current-crate="cranelift_codegen" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.0 (254b59607 2026-01-19)" data-channel="1.93.0" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../../src-files.js"></script><script defer src="../../../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">cranelift_codegen/isa/x64/encoding/</div>rex.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Encodes instructions in the standard x86 encoding mode. This is called
<a href=#2 id=2 data-nosnippet>2</a>//! IA-32E mode in the Intel manuals but corresponds to the addition of the
<a href=#3 id=3 data-nosnippet>3</a>//! REX-prefix format (hence the name of this module) that allowed encoding
<a href=#4 id=4 data-nosnippet>4</a>//! instructions in both compatibility mode (32-bit instructions running on a
<a href=#5 id=5 data-nosnippet>5</a>//! 64-bit OS) and in 64-bit mode (using the full 64-bit address space).
<a href=#6 id=6 data-nosnippet>6</a>//!
<a href=#7 id=7 data-nosnippet>7</a>//! For all of the routines that take both a memory-or-reg operand (sometimes
<a href=#8 id=8 data-nosnippet>8</a>//! called "E" in the Intel documentation, see the Intel Developer's manual,
<a href=#9 id=9 data-nosnippet>9</a>//! vol. 2, section A.2) and a reg-only operand ("G" in Intel-ese), the order is
<a href=#10 id=10 data-nosnippet>10</a>//! always G first, then E. The term "enc" in the following means "hardware
<a href=#11 id=11 data-nosnippet>11</a>//! register encoding number".
<a href=#12 id=12 data-nosnippet>12</a>
<a href=#13 id=13 data-nosnippet>13</a></span><span class="kw">use </span><span class="kw">super</span>::ByteSink;
<a href=#14 id=14 data-nosnippet>14</a><span class="kw">use </span><span class="kw">crate</span>::isa::x64::inst::args::Amode;
<a href=#15 id=15 data-nosnippet>15</a><span class="kw">use </span><span class="kw">crate</span>::isa::x64::inst::{Inst, LabelUse, regs};
<a href=#16 id=16 data-nosnippet>16</a><span class="kw">use </span><span class="kw">crate</span>::machinst::{MachBuffer, Reg, RegClass};
<a href=#17 id=17 data-nosnippet>17</a>
<a href=#18 id=18 data-nosnippet>18</a><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>low8_will_sign_extend_to_32(x: u32) -&gt; bool {
<a href=#19 id=19 data-nosnippet>19</a>    <span class="kw">let </span>xs = x <span class="kw">as </span>i32;
<a href=#20 id=20 data-nosnippet>20</a>    xs == ((xs &lt;&lt; <span class="number">24</span>) &gt;&gt; <span class="number">24</span>)
<a href=#21 id=21 data-nosnippet>21</a>}
<a href=#22 id=22 data-nosnippet>22</a>
<a href=#23 id=23 data-nosnippet>23</a><span class="doccomment">/// Encode the ModR/M byte.
<a href=#24 id=24 data-nosnippet>24</a></span><span class="attr">#[inline(always)]
<a href=#25 id=25 data-nosnippet>25</a></span><span class="kw">pub fn </span>encode_modrm(m0d: u8, enc_reg_g: u8, rm_e: u8) -&gt; u8 {
<a href=#26 id=26 data-nosnippet>26</a>    <span class="macro">debug_assert!</span>(m0d &lt; <span class="number">4</span>);
<a href=#27 id=27 data-nosnippet>27</a>    <span class="macro">debug_assert!</span>(enc_reg_g &lt; <span class="number">8</span>);
<a href=#28 id=28 data-nosnippet>28</a>    <span class="macro">debug_assert!</span>(rm_e &lt; <span class="number">8</span>);
<a href=#29 id=29 data-nosnippet>29</a>    ((m0d &amp; <span class="number">3</span>) &lt;&lt; <span class="number">6</span>) | ((enc_reg_g &amp; <span class="number">7</span>) &lt;&lt; <span class="number">3</span>) | (rm_e &amp; <span class="number">7</span>)
<a href=#30 id=30 data-nosnippet>30</a>}
<a href=#31 id=31 data-nosnippet>31</a>
<a href=#32 id=32 data-nosnippet>32</a><span class="attr">#[inline(always)]
<a href=#33 id=33 data-nosnippet>33</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>encode_sib(shift: u8, enc_index: u8, enc_base: u8) -&gt; u8 {
<a href=#34 id=34 data-nosnippet>34</a>    <span class="macro">debug_assert!</span>(shift &lt; <span class="number">4</span>);
<a href=#35 id=35 data-nosnippet>35</a>    <span class="macro">debug_assert!</span>(enc_index &lt; <span class="number">8</span>);
<a href=#36 id=36 data-nosnippet>36</a>    <span class="macro">debug_assert!</span>(enc_base &lt; <span class="number">8</span>);
<a href=#37 id=37 data-nosnippet>37</a>    ((shift &amp; <span class="number">3</span>) &lt;&lt; <span class="number">6</span>) | ((enc_index &amp; <span class="number">7</span>) &lt;&lt; <span class="number">3</span>) | (enc_base &amp; <span class="number">7</span>)
<a href=#38 id=38 data-nosnippet>38</a>}
<a href=#39 id=39 data-nosnippet>39</a>
<a href=#40 id=40 data-nosnippet>40</a><span class="doccomment">/// Get the encoding number of a GPR.
<a href=#41 id=41 data-nosnippet>41</a></span><span class="attr">#[inline(always)]
<a href=#42 id=42 data-nosnippet>42</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>int_reg_enc(reg: <span class="kw">impl </span>Into&lt;Reg&gt;) -&gt; u8 {
<a href=#43 id=43 data-nosnippet>43</a>    <span class="kw">let </span>reg = reg.into();
<a href=#44 id=44 data-nosnippet>44</a>    <span class="macro">debug_assert!</span>(reg.is_real(), <span class="string">"reg = {reg:?}"</span>);
<a href=#45 id=45 data-nosnippet>45</a>    <span class="macro">debug_assert_eq!</span>(reg.class(), RegClass::Int);
<a href=#46 id=46 data-nosnippet>46</a>    reg.to_real_reg().unwrap().hw_enc()
<a href=#47 id=47 data-nosnippet>47</a>}
<a href=#48 id=48 data-nosnippet>48</a>
<a href=#49 id=49 data-nosnippet>49</a><span class="doccomment">/// Allows using the same opcode byte in different "opcode maps" to allow for more instruction
<a href=#50 id=50 data-nosnippet>50</a>/// encodings. See appendix A in the Intel Software Developer's Manual, volume 2A, for more details.
<a href=#51 id=51 data-nosnippet>51</a></span><span class="attr">#[allow(missing_docs)]
<a href=#52 id=52 data-nosnippet>52</a>#[derive(PartialEq)]
<a href=#53 id=53 data-nosnippet>53</a></span><span class="kw">pub enum </span>OpcodeMap {
<a href=#54 id=54 data-nosnippet>54</a>    <span class="prelude-val">None</span>,
<a href=#55 id=55 data-nosnippet>55</a>    _0F,
<a href=#56 id=56 data-nosnippet>56</a>    _0F38,
<a href=#57 id=57 data-nosnippet>57</a>    _0F3A,
<a href=#58 id=58 data-nosnippet>58</a>}
<a href=#59 id=59 data-nosnippet>59</a>
<a href=#60 id=60 data-nosnippet>60</a><span class="kw">impl </span>OpcodeMap {
<a href=#61 id=61 data-nosnippet>61</a>    <span class="doccomment">/// Normally the opcode map is specified as bytes in the instruction, but some x64 encoding
<a href=#62 id=62 data-nosnippet>62</a>    /// formats pack this information as bits in a prefix (e.g. VEX / EVEX).
<a href=#63 id=63 data-nosnippet>63</a>    </span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#64 id=64 data-nosnippet>64</a>        <span class="kw">match </span><span class="self">self </span>{
<a href=#65 id=65 data-nosnippet>65</a>            OpcodeMap::None =&gt; <span class="number">0b00</span>,
<a href=#66 id=66 data-nosnippet>66</a>            OpcodeMap::_0F =&gt; <span class="number">0b01</span>,
<a href=#67 id=67 data-nosnippet>67</a>            OpcodeMap::_0F38 =&gt; <span class="number">0b10</span>,
<a href=#68 id=68 data-nosnippet>68</a>            OpcodeMap::_0F3A =&gt; <span class="number">0b11</span>,
<a href=#69 id=69 data-nosnippet>69</a>        }
<a href=#70 id=70 data-nosnippet>70</a>    }
<a href=#71 id=71 data-nosnippet>71</a>}
<a href=#72 id=72 data-nosnippet>72</a>
<a href=#73 id=73 data-nosnippet>73</a><span class="kw">impl </span>Default <span class="kw">for </span>OpcodeMap {
<a href=#74 id=74 data-nosnippet>74</a>    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
<a href=#75 id=75 data-nosnippet>75</a>        <span class="self">Self</span>::None
<a href=#76 id=76 data-nosnippet>76</a>    }
<a href=#77 id=77 data-nosnippet>77</a>}
<a href=#78 id=78 data-nosnippet>78</a>
<a href=#79 id=79 data-nosnippet>79</a><span class="doccomment">/// We may need to include one or more legacy prefix bytes before the REX prefix.  This enum
<a href=#80 id=80 data-nosnippet>80</a>/// covers only the small set of possibilities that we actually need.
<a href=#81 id=81 data-nosnippet>81</a></span><span class="attr">#[derive(PartialEq)]
<a href=#82 id=82 data-nosnippet>82</a></span><span class="kw">pub enum </span>LegacyPrefixes {
<a href=#83 id=83 data-nosnippet>83</a>    <span class="doccomment">/// No prefix bytes.
<a href=#84 id=84 data-nosnippet>84</a>    </span><span class="prelude-val">None</span>,
<a href=#85 id=85 data-nosnippet>85</a>    <span class="doccomment">/// Operand Size Override -- here, denoting "16-bit operation".
<a href=#86 id=86 data-nosnippet>86</a>    </span>_66,
<a href=#87 id=87 data-nosnippet>87</a>    <span class="doccomment">/// The Lock prefix.
<a href=#88 id=88 data-nosnippet>88</a>    </span>_F0,
<a href=#89 id=89 data-nosnippet>89</a>    <span class="doccomment">/// Operand size override and Lock.
<a href=#90 id=90 data-nosnippet>90</a>    </span>_66F0,
<a href=#91 id=91 data-nosnippet>91</a>    <span class="doccomment">/// REPNE, but no specific meaning here -- is just an opcode extension.
<a href=#92 id=92 data-nosnippet>92</a>    </span>_F2,
<a href=#93 id=93 data-nosnippet>93</a>    <span class="doccomment">/// REP/REPE, but no specific meaning here -- is just an opcode extension.
<a href=#94 id=94 data-nosnippet>94</a>    </span>_F3,
<a href=#95 id=95 data-nosnippet>95</a>    <span class="doccomment">/// Operand size override and same effect as F3.
<a href=#96 id=96 data-nosnippet>96</a>    </span>_66F3,
<a href=#97 id=97 data-nosnippet>97</a>}
<a href=#98 id=98 data-nosnippet>98</a>
<a href=#99 id=99 data-nosnippet>99</a><span class="kw">impl </span>LegacyPrefixes {
<a href=#100 id=100 data-nosnippet>100</a>    <span class="doccomment">/// Emit the legacy prefix as bits (e.g. for EVEX instructions).
<a href=#101 id=101 data-nosnippet>101</a>    </span><span class="attr">#[inline(always)]
<a href=#102 id=102 data-nosnippet>102</a>    </span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#103 id=103 data-nosnippet>103</a>        <span class="kw">match </span><span class="self">self </span>{
<a href=#104 id=104 data-nosnippet>104</a>            <span class="self">Self</span>::None =&gt; <span class="number">0b00</span>,
<a href=#105 id=105 data-nosnippet>105</a>            <span class="self">Self</span>::_66 =&gt; <span class="number">0b01</span>,
<a href=#106 id=106 data-nosnippet>106</a>            <span class="self">Self</span>::_F3 =&gt; <span class="number">0b10</span>,
<a href=#107 id=107 data-nosnippet>107</a>            <span class="self">Self</span>::_F2 =&gt; <span class="number">0b11</span>,
<a href=#108 id=108 data-nosnippet>108</a>            <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(
<a href=#109 id=109 data-nosnippet>109</a>                <span class="string">"VEX and EVEX bits can only be extracted from single prefixes: None, 66, F3, F2"
<a href=#110 id=110 data-nosnippet>110</a>            </span>),
<a href=#111 id=111 data-nosnippet>111</a>        }
<a href=#112 id=112 data-nosnippet>112</a>    }
<a href=#113 id=113 data-nosnippet>113</a>}
<a href=#114 id=114 data-nosnippet>114</a>
<a href=#115 id=115 data-nosnippet>115</a><span class="kw">impl </span>Default <span class="kw">for </span>LegacyPrefixes {
<a href=#116 id=116 data-nosnippet>116</a>    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
<a href=#117 id=117 data-nosnippet>117</a>        <span class="self">Self</span>::None
<a href=#118 id=118 data-nosnippet>118</a>    }
<a href=#119 id=119 data-nosnippet>119</a>}
<a href=#120 id=120 data-nosnippet>120</a>
<a href=#121 id=121 data-nosnippet>121</a><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>emit_modrm_sib_disp(
<a href=#122 id=122 data-nosnippet>122</a>    sink: <span class="kw-2">&amp;mut </span>MachBuffer&lt;Inst&gt;,
<a href=#123 id=123 data-nosnippet>123</a>    enc_g: u8,
<a href=#124 id=124 data-nosnippet>124</a>    mem_e: <span class="kw-2">&amp;</span>Amode,
<a href=#125 id=125 data-nosnippet>125</a>    bytes_at_end: u8,
<a href=#126 id=126 data-nosnippet>126</a>    evex_scaling: <span class="prelude-ty">Option</span>&lt;i8&gt;,
<a href=#127 id=127 data-nosnippet>127</a>) {
<a href=#128 id=128 data-nosnippet>128</a>    <span class="kw">match </span><span class="kw-2">*</span>mem_e {
<a href=#129 id=129 data-nosnippet>129</a>        Amode::ImmReg { simm32, base, .. } =&gt; {
<a href=#130 id=130 data-nosnippet>130</a>            <span class="kw">let </span>enc_e = int_reg_enc(base);
<a href=#131 id=131 data-nosnippet>131</a>            <span class="kw">let </span><span class="kw-2">mut </span>imm = Imm::new(simm32, evex_scaling);
<a href=#132 id=132 data-nosnippet>132</a>
<a href=#133 id=133 data-nosnippet>133</a>            <span class="comment">// Most base registers allow for a single ModRM byte plus an
<a href=#134 id=134 data-nosnippet>134</a>            // optional immediate. If rsp is the base register, however, then a
<a href=#135 id=135 data-nosnippet>135</a>            // SIB byte must be used.
<a href=#136 id=136 data-nosnippet>136</a>            </span><span class="kw">let </span>enc_e_low3 = enc_e &amp; <span class="number">7</span>;
<a href=#137 id=137 data-nosnippet>137</a>            <span class="kw">if </span><span class="macro">enc_e_low3 !</span>= regs::ENC_RSP {
<a href=#138 id=138 data-nosnippet>138</a>                <span class="comment">// If the base register is rbp and there's no offset then force
<a href=#139 id=139 data-nosnippet>139</a>                // a 1-byte zero offset since otherwise the encoding would be
<a href=#140 id=140 data-nosnippet>140</a>                // invalid.
<a href=#141 id=141 data-nosnippet>141</a>                </span><span class="kw">if </span>enc_e_low3 == regs::ENC_RBP {
<a href=#142 id=142 data-nosnippet>142</a>                    imm.force_immediate();
<a href=#143 id=143 data-nosnippet>143</a>                }
<a href=#144 id=144 data-nosnippet>144</a>                sink.put1(encode_modrm(imm.m0d(), enc_g &amp; <span class="number">7</span>, enc_e &amp; <span class="number">7</span>));
<a href=#145 id=145 data-nosnippet>145</a>                imm.emit(sink);
<a href=#146 id=146 data-nosnippet>146</a>            } <span class="kw">else </span>{
<a href=#147 id=147 data-nosnippet>147</a>                <span class="comment">// Displacement from RSP is encoded with a SIB byte where
<a href=#148 id=148 data-nosnippet>148</a>                // the index and base are both encoded as RSP's encoding of
<a href=#149 id=149 data-nosnippet>149</a>                // 0b100. This special encoding means that the index register
<a href=#150 id=150 data-nosnippet>150</a>                // isn't used and the base is 0b100 with or without a
<a href=#151 id=151 data-nosnippet>151</a>                // REX-encoded 4th bit (e.g. rsp or r12)
<a href=#152 id=152 data-nosnippet>152</a>                </span>sink.put1(encode_modrm(imm.m0d(), enc_g &amp; <span class="number">7</span>, <span class="number">0b100</span>));
<a href=#153 id=153 data-nosnippet>153</a>                sink.put1(<span class="number">0b00_100_100</span>);
<a href=#154 id=154 data-nosnippet>154</a>                imm.emit(sink);
<a href=#155 id=155 data-nosnippet>155</a>            }
<a href=#156 id=156 data-nosnippet>156</a>        }
<a href=#157 id=157 data-nosnippet>157</a>
<a href=#158 id=158 data-nosnippet>158</a>        Amode::ImmRegRegShift {
<a href=#159 id=159 data-nosnippet>159</a>            simm32,
<a href=#160 id=160 data-nosnippet>160</a>            base: reg_base,
<a href=#161 id=161 data-nosnippet>161</a>            index: reg_index,
<a href=#162 id=162 data-nosnippet>162</a>            shift,
<a href=#163 id=163 data-nosnippet>163</a>            ..
<a href=#164 id=164 data-nosnippet>164</a>        } =&gt; {
<a href=#165 id=165 data-nosnippet>165</a>            <span class="kw">let </span>enc_base = int_reg_enc(<span class="kw-2">*</span>reg_base);
<a href=#166 id=166 data-nosnippet>166</a>            <span class="kw">let </span>enc_index = int_reg_enc(<span class="kw-2">*</span>reg_index);
<a href=#167 id=167 data-nosnippet>167</a>
<a href=#168 id=168 data-nosnippet>168</a>            <span class="comment">// Encoding of ModRM/SIB bytes don't allow the index register to
<a href=#169 id=169 data-nosnippet>169</a>            // ever be rsp. Note, though, that the encoding of r12, whose three
<a href=#170 id=170 data-nosnippet>170</a>            // lower bits match the encoding of rsp, is explicitly allowed with
<a href=#171 id=171 data-nosnippet>171</a>            // REX bytes so only rsp is disallowed.
<a href=#172 id=172 data-nosnippet>172</a>            </span><span class="macro">assert!</span>(<span class="macro">enc_index !</span>= regs::ENC_RSP);
<a href=#173 id=173 data-nosnippet>173</a>
<a href=#174 id=174 data-nosnippet>174</a>            <span class="comment">// If the offset is zero then there is no immediate. Note, though,
<a href=#175 id=175 data-nosnippet>175</a>            // that if the base register's lower three bits are `101` then an
<a href=#176 id=176 data-nosnippet>176</a>            // offset must be present. This is a special case in the encoding of
<a href=#177 id=177 data-nosnippet>177</a>            // the SIB byte and requires an explicit displacement with rbp/r13.
<a href=#178 id=178 data-nosnippet>178</a>            </span><span class="kw">let </span><span class="kw-2">mut </span>imm = Imm::new(simm32, evex_scaling);
<a href=#179 id=179 data-nosnippet>179</a>            <span class="kw">if </span>enc_base &amp; <span class="number">7 </span>== regs::ENC_RBP {
<a href=#180 id=180 data-nosnippet>180</a>                imm.force_immediate();
<a href=#181 id=181 data-nosnippet>181</a>            }
<a href=#182 id=182 data-nosnippet>182</a>
<a href=#183 id=183 data-nosnippet>183</a>            <span class="comment">// With the above determined encode the ModRM byte, then the SIB
<a href=#184 id=184 data-nosnippet>184</a>            // byte, then any immediate as necessary.
<a href=#185 id=185 data-nosnippet>185</a>            </span>sink.put1(encode_modrm(imm.m0d(), enc_g &amp; <span class="number">7</span>, <span class="number">0b100</span>));
<a href=#186 id=186 data-nosnippet>186</a>            sink.put1(encode_sib(shift, enc_index &amp; <span class="number">7</span>, enc_base &amp; <span class="number">7</span>));
<a href=#187 id=187 data-nosnippet>187</a>            imm.emit(sink);
<a href=#188 id=188 data-nosnippet>188</a>        }
<a href=#189 id=189 data-nosnippet>189</a>
<a href=#190 id=190 data-nosnippet>190</a>        Amode::RipRelative { <span class="kw-2">ref </span>target } =&gt; {
<a href=#191 id=191 data-nosnippet>191</a>            <span class="comment">// RIP-relative is mod=00, rm=101.
<a href=#192 id=192 data-nosnippet>192</a>            </span>sink.put1(encode_modrm(<span class="number">0b00</span>, enc_g &amp; <span class="number">7</span>, <span class="number">0b101</span>));
<a href=#193 id=193 data-nosnippet>193</a>
<a href=#194 id=194 data-nosnippet>194</a>            <span class="kw">let </span>offset = sink.cur_offset();
<a href=#195 id=195 data-nosnippet>195</a>            sink.use_label_at_offset(offset, <span class="kw-2">*</span>target, LabelUse::JmpRel32);
<a href=#196 id=196 data-nosnippet>196</a>            <span class="comment">// N.B.: some instructions (XmmRmRImm format for example)
<a href=#197 id=197 data-nosnippet>197</a>            // have bytes *after* the RIP-relative offset. The
<a href=#198 id=198 data-nosnippet>198</a>            // addressed location is relative to the end of the
<a href=#199 id=199 data-nosnippet>199</a>            // instruction, but the relocation is nominally relative
<a href=#200 id=200 data-nosnippet>200</a>            // to the end of the u32 field. So, to compensate for
<a href=#201 id=201 data-nosnippet>201</a>            // this, we emit a negative extra offset in the u32 field
<a href=#202 id=202 data-nosnippet>202</a>            // initially, and the relocation will add to it.
<a href=#203 id=203 data-nosnippet>203</a>            </span>sink.put4(-(i32::from(bytes_at_end)) <span class="kw">as </span>u32);
<a href=#204 id=204 data-nosnippet>204</a>        }
<a href=#205 id=205 data-nosnippet>205</a>    }
<a href=#206 id=206 data-nosnippet>206</a>}
<a href=#207 id=207 data-nosnippet>207</a>
<a href=#208 id=208 data-nosnippet>208</a><span class="attr">#[derive(Copy, Clone)]
<a href=#209 id=209 data-nosnippet>209</a></span><span class="kw">enum </span>Imm {
<a href=#210 id=210 data-nosnippet>210</a>    <span class="prelude-val">None</span>,
<a href=#211 id=211 data-nosnippet>211</a>    Imm8(i8),
<a href=#212 id=212 data-nosnippet>212</a>    Imm32(i32),
<a href=#213 id=213 data-nosnippet>213</a>}
<a href=#214 id=214 data-nosnippet>214</a>
<a href=#215 id=215 data-nosnippet>215</a><span class="kw">impl </span>Imm {
<a href=#216 id=216 data-nosnippet>216</a>    <span class="doccomment">/// Classifies the 32-bit immediate `val` as how this can be encoded
<a href=#217 id=217 data-nosnippet>217</a>    /// with ModRM/SIB bytes.
<a href=#218 id=218 data-nosnippet>218</a>    ///
<a href=#219 id=219 data-nosnippet>219</a>    /// For `evex_scaling` according to Section 2.7.5 of Intel's manual:
<a href=#220 id=220 data-nosnippet>220</a>    ///
<a href=#221 id=221 data-nosnippet>221</a>    /// &gt; EVEX-encoded instructions always use a compressed displacement scheme
<a href=#222 id=222 data-nosnippet>222</a>    /// &gt; by multiplying disp8 in conjunction with a scaling factor N that is
<a href=#223 id=223 data-nosnippet>223</a>    /// &gt; determined based on the vector length, the value of EVEX.b bit
<a href=#224 id=224 data-nosnippet>224</a>    /// &gt; (embedded broadcast) and the input element size of the instruction
<a href=#225 id=225 data-nosnippet>225</a>    ///
<a href=#226 id=226 data-nosnippet>226</a>    /// The `evex_scaling` factor provided here is `Some(N)` for EVEX
<a href=#227 id=227 data-nosnippet>227</a>    /// instructions.  This is taken into account where the `Imm` value
<a href=#228 id=228 data-nosnippet>228</a>    /// contained is the raw byte offset.
<a href=#229 id=229 data-nosnippet>229</a>    </span><span class="kw">fn </span>new(val: i32, evex_scaling: <span class="prelude-ty">Option</span>&lt;i8&gt;) -&gt; Imm {
<a href=#230 id=230 data-nosnippet>230</a>        <span class="kw">if </span>val == <span class="number">0 </span>{
<a href=#231 id=231 data-nosnippet>231</a>            <span class="kw">return </span>Imm::None;
<a href=#232 id=232 data-nosnippet>232</a>        }
<a href=#233 id=233 data-nosnippet>233</a>        <span class="kw">match </span>evex_scaling {
<a href=#234 id=234 data-nosnippet>234</a>            <span class="prelude-val">Some</span>(scaling) =&gt; {
<a href=#235 id=235 data-nosnippet>235</a>                <span class="kw">if </span>val % i32::from(scaling) == <span class="number">0 </span>{
<a href=#236 id=236 data-nosnippet>236</a>                    <span class="kw">let </span>scaled = val / i32::from(scaling);
<a href=#237 id=237 data-nosnippet>237</a>                    <span class="kw">if </span>low8_will_sign_extend_to_32(scaled <span class="kw">as </span>u32) {
<a href=#238 id=238 data-nosnippet>238</a>                        <span class="kw">return </span>Imm::Imm8(scaled <span class="kw">as </span>i8);
<a href=#239 id=239 data-nosnippet>239</a>                    }
<a href=#240 id=240 data-nosnippet>240</a>                }
<a href=#241 id=241 data-nosnippet>241</a>                Imm::Imm32(val)
<a href=#242 id=242 data-nosnippet>242</a>            }
<a href=#243 id=243 data-nosnippet>243</a>            <span class="prelude-val">None </span>=&gt; <span class="kw">match </span>i8::try_from(val) {
<a href=#244 id=244 data-nosnippet>244</a>                <span class="prelude-val">Ok</span>(val) =&gt; Imm::Imm8(val),
<a href=#245 id=245 data-nosnippet>245</a>                <span class="prelude-val">Err</span>(<span class="kw">_</span>) =&gt; Imm::Imm32(val),
<a href=#246 id=246 data-nosnippet>246</a>            },
<a href=#247 id=247 data-nosnippet>247</a>        }
<a href=#248 id=248 data-nosnippet>248</a>    }
<a href=#249 id=249 data-nosnippet>249</a>
<a href=#250 id=250 data-nosnippet>250</a>    <span class="doccomment">/// Forces `Imm::None` to become `Imm::Imm8(0)`, used for special cases
<a href=#251 id=251 data-nosnippet>251</a>    /// where some base registers require an immediate.
<a href=#252 id=252 data-nosnippet>252</a>    </span><span class="kw">fn </span>force_immediate(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#253 id=253 data-nosnippet>253</a>        <span class="kw">if let </span>Imm::None = <span class="self">self </span>{
<a href=#254 id=254 data-nosnippet>254</a>            <span class="kw-2">*</span><span class="self">self </span>= Imm::Imm8(<span class="number">0</span>);
<a href=#255 id=255 data-nosnippet>255</a>        }
<a href=#256 id=256 data-nosnippet>256</a>    }
<a href=#257 id=257 data-nosnippet>257</a>
<a href=#258 id=258 data-nosnippet>258</a>    <span class="doccomment">/// Returns the two "mod" bits present at the upper bits of the mod/rm
<a href=#259 id=259 data-nosnippet>259</a>    /// byte.
<a href=#260 id=260 data-nosnippet>260</a>    </span><span class="kw">fn </span>m0d(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#261 id=261 data-nosnippet>261</a>        <span class="kw">match </span><span class="self">self </span>{
<a href=#262 id=262 data-nosnippet>262</a>            Imm::None =&gt; <span class="number">0b00</span>,
<a href=#263 id=263 data-nosnippet>263</a>            Imm::Imm8(<span class="kw">_</span>) =&gt; <span class="number">0b01</span>,
<a href=#264 id=264 data-nosnippet>264</a>            Imm::Imm32(<span class="kw">_</span>) =&gt; <span class="number">0b10</span>,
<a href=#265 id=265 data-nosnippet>265</a>        }
<a href=#266 id=266 data-nosnippet>266</a>    }
<a href=#267 id=267 data-nosnippet>267</a>
<a href=#268 id=268 data-nosnippet>268</a>    <span class="kw">fn </span>emit&lt;BS: ByteSink + <span class="question-mark">?</span>Sized&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, sink: <span class="kw-2">&amp;mut </span>BS) {
<a href=#269 id=269 data-nosnippet>269</a>        <span class="kw">match </span><span class="self">self </span>{
<a href=#270 id=270 data-nosnippet>270</a>            Imm::None =&gt; {}
<a href=#271 id=271 data-nosnippet>271</a>            Imm::Imm8(n) =&gt; sink.put1(<span class="kw-2">*</span>n <span class="kw">as </span>u8),
<a href=#272 id=272 data-nosnippet>272</a>            Imm::Imm32(n) =&gt; sink.put4(<span class="kw-2">*</span>n <span class="kw">as </span>u32),
<a href=#273 id=273 data-nosnippet>273</a>        }
<a href=#274 id=274 data-nosnippet>274</a>    }
<a href=#275 id=275 data-nosnippet>275</a>}
</code></pre></div></section></main></body></html>