$date
	Sun Oct 23 08:57:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#963454
b101 &
b101 %
1$
b101 !
1"
#963455
0"
#963458
b10000 &
b10000 %
#963462
b1000 &
b1000 %
#963466
b100 &
b100 %
#963470
b10 &
b10 %
#963474
b1 &
b1 %
1#
#963478
b0 &
0#
b0 %
0$
#1994394
b10100 &
b10100 %
1$
b10100 !
1"
#1994395
0"
#1994398
b1010 &
b1010 %
#1994402
b101 &
b101 %
#1994406
b10000 &
b10000 %
#1994410
b1000 &
b1000 %
#1994414
b100 &
b100 %
#1994418
b10 &
b10 %
#1994422
b1 &
1#
b1 %
#1994426
b0 &
b0 %
0#
0$
#2947943
b11001 !
1"
#2947946
b11001 &
b11001 %
1$
#2947947
0"
#2947950
b1001100 &
b1001100 %
#2947954
b100110 &
b100110 %
#2947958
b10011 &
b10011 %
#2947962
b111010 &
b111010 %
#2947966
b11101 &
b11101 %
#2947970
b1011000 &
b1011000 %
#2947974
b101100 &
b101100 %
#2947978
b10110 &
b10110 %
#2947982
b1011 &
b1011 %
#2947986
b100010 &
b100010 %
#2947990
b10001 &
b10001 %
#2947994
b110100 &
b110100 %
#2947998
b11010 &
b11010 %
#2948002
b1101 &
b1101 %
#2948006
b101000 &
b101000 %
#2948010
b10100 &
b10100 %
#2948014
b1010 &
b1010 %
#2948018
b101 &
b101 %
#2948022
b10000 &
b10000 %
#2948026
b1000 &
b1000 %
#2948030
b100 &
b100 %
#2948034
b10 &
b10 %
#2948038
b1 &
1#
b1 %
#2948042
b0 &
b0 %
0#
0$
#4500012
