# GraceHDL è¿½å¹³ Verilog åŠŸèƒ½å¼€å‘è®¡åˆ’

## ğŸ“‹ é¡¹ç›®æ¦‚è¿°

æœ¬æ–‡æ¡£è¯¦ç»†è§„åˆ’äº† GraceHDL è¿½å¹³ Verilog æ ¸å¿ƒåŠŸèƒ½çš„å¼€å‘è®¡åˆ’ã€‚ç›®æ ‡æ˜¯åœ¨ä¿æŒ GraceHDL ç®€æ´è¯­æ³•ä¼˜åŠ¿çš„åŒæ—¶ï¼Œå®ç°ä¸ Verilog åŠŸèƒ½å¯¹ç­‰çš„ç¡¬ä»¶æè¿°èƒ½åŠ›ã€‚

## ğŸ¯ å¼€å‘ç›®æ ‡

- **åŠŸèƒ½å®Œæ•´æ€§**: è¦†ç›– Verilog 90% çš„å¸¸ç”¨åŠŸèƒ½
- **è¯­æ³•ä¸€è‡´æ€§**: ä¿æŒ GraceHDL çš„ Python é£æ ¼è¯­æ³•
- **æ•™å­¦å‹å¥½æ€§**: ä¼˜åŒ–å­¦ä¹ æ›²çº¿å’Œä½¿ç”¨ä½“éªŒ
- **å·¥ä¸šå¯ç”¨æ€§**: æ”¯æŒå®é™…é¡¹ç›®å¼€å‘éœ€æ±‚

## ğŸ“Š å½“å‰åŠŸèƒ½çŠ¶æ€è¯„ä¼°

### âœ… å·²å®ŒæˆåŠŸèƒ½ (70% å®Œæˆåº¦)
1. **åŸºç¡€è¯­æ³•æ”¯æŒ**
   - âœ… æ¨¡å—å®šä¹‰ã€ç«¯å£å£°æ˜ã€å¯„å­˜å™¨å®šä¹‰
   - âœ… æ—¶åºé€»è¾‘ (`run`) å’Œç»„åˆé€»è¾‘ (`always`)
   - âœ… æ§åˆ¶ç»“æ„ (`if-else`, `case`)
   - âœ… æ•°æ®ç±»å‹ (`wire`, `reg`) å’Œä½å®½æ”¯æŒ

2. **é«˜çº§è¯­æ³•ç‰¹æ€§**
   - âœ… æ•°ç»„æ”¯æŒ (å£°æ˜ã€ç´¢å¼•è®¿é—®ã€èµ‹å€¼)
   - âœ… æ¨¡å—å®ä¾‹åŒ– (æŒ‰åç§°ç«¯å£è¿æ¥)
   - âœ… æ³¨é‡Šç³»ç»Ÿ (å•è¡Œã€å¤šè¡Œã€è¡Œå†…æ³¨é‡Š)
   - âœ… Forå¾ªç¯ç”Ÿæˆè¯­å¥ (ç¼–è¯‘æ—¶å±•å¼€)
   - âœ… æ–°æ•°å€¼æ ¼å¼ `(value, base, width)`

3. **ç¼–è¯‘å™¨åŸºç¡€è®¾æ–½**
   - âœ… å®Œæ•´çš„è¯æ³•åˆ†æå™¨
   - âœ… å¥å£®çš„è¯­æ³•åˆ†æå™¨
   - âœ… æ ‡å‡†Verilogä»£ç ç”Ÿæˆå™¨
   - âœ… é”™è¯¯å¤„ç†æœºåˆ¶

## ğŸš€ éœ€è¦å¼€å‘çš„æ ¸å¿ƒåŠŸèƒ½

### ç¬¬ä¸€ä¼˜å…ˆçº§ï¼šç«‹å³å¼€å‘ (2-3å‘¨)

#### 1. å‚æ•°åŒ–æ¨¡å—ç³»ç»Ÿ â­â­â­â­â­
**é‡è¦æ€§**: Verilog parameter åŠŸèƒ½çš„ç­‰ä»·å®ç°
**å¼€å‘æ—¶é—´**: 1å‘¨
**æŠ€æœ¯éš¾åº¦**: ä¸­ç­‰

**ç›®æ ‡è¯­æ³•**:
```ghdl
module counter:
    parameter(
        WIDTH = 8,
        MAX_COUNT = 255,
        RESET_VALUE = 0
    )
    input(
        wire clk,
        wire reset
    )
    output(
        wire(WIDTH-1:0) count
    )
    
    register(
        reg(WIDTH-1:0) counter_reg
    )
    
    run(posedge clk):
        if reset:
            counter_reg = (RESET_VALUE, d, WIDTH)
        elif counter_reg == MAX_COUNT:
            counter_reg = (RESET_VALUE, d, WIDTH)
        else:
            counter_reg = counter_reg + (1, d, WIDTH)
    
    always:
        count = counter_reg

# å®ä¾‹åŒ–æ—¶ä¼ é€’å‚æ•°
counter_8bit: counter(WIDTH=8, MAX_COUNT=255)
counter_16bit: counter(WIDTH=16, MAX_COUNT=65535)
```

**å®ç°è¦ç‚¹**:
- æ‰©å±•è¯æ³•åˆ†æå™¨: æ·»åŠ  `parameter` å…³é”®å­—
- ä¿®æ”¹è¯­æ³•åˆ†æå™¨: æ”¯æŒå‚æ•°å—è¯­æ³•è§£æ
- åˆ›å»º AST èŠ‚ç‚¹: `ParameterSection`, `ParameterDeclaration`
- å®ç°å‚æ•°æ›¿æ¢: ç¼–è¯‘æ—¶å‚æ•°å€¼æ›¿æ¢æœºåˆ¶
- æ›´æ–°ä»£ç ç”Ÿæˆå™¨: è¾“å‡º Verilog parameter å£°æ˜
- æ”¯æŒå‚æ•°è¡¨è¾¾å¼: å‚æ•°é—´çš„ç®—æœ¯è¿ç®—

#### 2. æšä¸¾ç±»å‹ç³»ç»Ÿ â­â­â­â­â­
**é‡è¦æ€§**: çŠ¶æ€æœºè®¾è®¡çš„æ ¸å¿ƒéœ€æ±‚
**å¼€å‘æ—¶é—´**: 1å‘¨
**æŠ€æœ¯éš¾åº¦**: ä¸­ç­‰

**ç›®æ ‡è¯­æ³•**:
```ghdl
module state_machine:
    enum State:
        IDLE = 0,
        FETCH = 1,
        DECODE = 2,
        EXECUTE = 3,
        WRITEBACK = 4
    
    enum Operation:
        ADD = (0, b, 3),
        SUB = (1, b, 3),
        MUL = (2, b, 3),
        DIV = (3, b, 3)
    
    input(
        wire clk,
        wire reset,
        wire(2:0) op_code
    )
    output(
        wire(2:0) current_state,
        wire(2:0) current_op
    )
    
    register(
        State state_reg,
        Operation op_reg
    )
    
    run(posedge clk):
        if reset:
            state_reg = State.IDLE
            op_reg = Operation.ADD
        else:
            case state_reg:
                State.IDLE: 
                    state_reg = State.FETCH
                    op_reg = Operation(op_code)
                State.FETCH: state_reg = State.DECODE
                State.DECODE: state_reg = State.EXECUTE
                State.EXECUTE: state_reg = State.WRITEBACK
                State.WRITEBACK: state_reg = State.IDLE
    
    always:
        current_state = state_reg
        current_op = op_reg
```

**å®ç°è¦ç‚¹**:
- æ‰©å±•è¯æ³•åˆ†æå™¨: æ·»åŠ  `enum` å…³é”®å­—
- ä¿®æ”¹è¯­æ³•åˆ†æå™¨: æ”¯æŒæšä¸¾å®šä¹‰è¯­æ³•
- åˆ›å»º AST èŠ‚ç‚¹: `EnumDefinition`, `EnumValue`
- å®ç°ç±»å‹æ£€æŸ¥: æšä¸¾ç±»å‹çš„èµ‹å€¼å’Œæ¯”è¾ƒéªŒè¯
- æ›´æ–°ä»£ç ç”Ÿæˆå™¨: è¾“å‡º Verilog localparam å®šä¹‰
- æ”¯æŒæšä¸¾è½¬æ¢: æ•°å€¼åˆ°æšä¸¾ã€æšä¸¾åˆ°æ•°å€¼çš„è½¬æ¢

#### 3. è¿ç»­èµ‹å€¼è¯­å¥ â­â­â­â­
**é‡è¦æ€§**: Verilog assign è¯­å¥çš„ç­‰ä»·å®ç°
**å¼€å‘æ—¶é—´**: 1å‘¨
**æŠ€æœ¯éš¾åº¦**: ç®€å•

**ç›®æ ‡è¯­æ³•**:
```ghdl
module logic_gates:
    input(
        wire a,
        wire b,
        wire c,
        wire(7:0) data_in
    )
    output(
        wire y1,
        wire y2,
        wire(7:0) data_out,
        wire parity
    )
    
    # è¿ç»­èµ‹å€¼å—
    assign:
        y1 = a & b
        y2 = a | (b ^ c)
        data_out = data_in
        parity = ^data_in  # XOR reduction
        
    # ä¹Ÿå¯ä»¥åœ¨ always å—ä¸­ä½¿ç”¨
    always:
        # ç»„åˆé€»è¾‘
        result = a ? b : c
```

**å®ç°è¦ç‚¹**:
- æ‰©å±•è¯æ³•åˆ†æå™¨: æ·»åŠ  `assign` å…³é”®å­—
- ä¿®æ”¹è¯­æ³•åˆ†æå™¨: æ”¯æŒè¿ç»­èµ‹å€¼å—è¯­æ³•
- åˆ›å»º AST èŠ‚ç‚¹: `AssignSection`, `ContinuousAssignment`
- æ›´æ–°ä»£ç ç”Ÿæˆå™¨: è¾“å‡º Verilog assign è¯­å¥
- æ”¯æŒå½’çº¦è¿ç®—ç¬¦: `&`, `|`, `^`, `~&`, `~|`, `~^`

### ç¬¬äºŒä¼˜å…ˆçº§ï¼šæ ¸å¿ƒå¢å¼º (3-4å‘¨)

#### 4. å‡½æ•°å®šä¹‰ç³»ç»Ÿ â­â­â­â­
**é‡è¦æ€§**: ä»£ç å¤ç”¨å’Œæ¨¡å—åŒ–è®¾è®¡
**å¼€å‘æ—¶é—´**: 1å‘¨
**æŠ€æœ¯éš¾åº¦**: ä¸­ç­‰

**ç›®æ ‡è¯­æ³•**:
```ghdl
module alu:
    input(wire(7:0) a, wire(7:0) b, wire(1:0) op)
    output(wire(8:0) result, wire parity_out)
    
    # ç®€å•å‡½æ•°å®šä¹‰ - ç±»ä¼¼Python
    def add(x, y):
        return x + y
    
    def parity(data):
        return ^data  # XORå½’çº¦
    
    def select(condition, true_val, false_val):
        return true_val if condition else false_val
    
    always:
        # ç›´æ¥è°ƒç”¨å‡½æ•°ï¼ŒåƒPythonä¸€æ ·ç®€å•
        if op == 0:
            result = add(a, b)
        elif op == 1:
            result = a - b
        elif op == 2:
            result = a * b
        else:
            result = 0
            
        parity_out = parity(a)
```

**å®ç°è¦ç‚¹**:
- æ‰©å±•è¯æ³•åˆ†æå™¨: æ·»åŠ  `def`, `return` å…³é”®å­—
- ä¿®æ”¹è¯­æ³•åˆ†æå™¨: æ”¯æŒPythoné£æ ¼å‡½æ•°å®šä¹‰
- åˆ›å»º AST èŠ‚ç‚¹: `FunctionDef`, `FunctionCall`, `ReturnStatement`
- å®ç°ç±»å‹æ¨æ–­: è‡ªåŠ¨æ¨æ–­å‡½æ•°å‚æ•°å’Œè¿”å›å€¼ç±»å‹
- æ›´æ–°ä»£ç ç”Ÿæˆå™¨: è¾“å‡º Verilog function å®šä¹‰

#### 5. é«˜çº§æ•°ç»„å’Œå­˜å‚¨å™¨ â­â­â­â­
**é‡è¦æ€§**: å¤æ‚å­˜å‚¨å™¨è®¾è®¡æ”¯æŒ
**å¼€å‘æ—¶é—´**: 1å‘¨
**æŠ€æœ¯éš¾åº¦**: ä¸­ç­‰

**ç›®æ ‡è¯­æ³•**:
```ghdl
module memory:
    input(wire clk, wire(9:0) addr, wire(31:0) data_in, wire write_en)
    output(wire(31:0) data_out)
    
    # ç®€å•çš„æ•°ç»„å£°æ˜ - åƒPythonåˆ—è¡¨
    memory = [0] * 1024        # 1Kä¸ª32ä½å­˜å‚¨å•å…ƒ
    cache = [[0] * 4] * 16     # 16è¡Œï¼Œæ¯è¡Œ4è·¯çš„ç¼“å­˜
    buffer = [0, 0, 0, 0]      # å›ºå®šå¤§å°ç¼“å†²åŒº
    
    run(posedge clk):
        if write_en:
            memory[addr] = data_in
    
    always:
        data_out = memory[addr]
```

**å®ç°è¦ç‚¹**:
- æ‰©å±•æ•°ç»„è¯­æ³•: æ”¯æŒPythoné£æ ¼çš„åˆ—è¡¨å£°æ˜ `[0] * size`
- å®ç°å¤šç»´æ•°ç»„: æ”¯æŒ `[[0] * cols] * rows` è¯­æ³•
- ç®€åŒ–æ•°ç»„è®¿é—®: ç›´æ¥ä½¿ç”¨ `array[index]` è¯­æ³•
- æ›´æ–°ä»£ç ç”Ÿæˆå™¨: è½¬æ¢ä¸ºæ ‡å‡† Verilog æ•°ç»„è¯­æ³•

#### 6. ä½é€‰æ‹©å’Œæ‹¼æ¥æ“ä½œ â­â­â­â­
**é‡è¦æ€§**: ä½æ“ä½œæ˜¯ç¡¬ä»¶è®¾è®¡åŸºç¡€
**å¼€å‘æ—¶é—´**: 1å‘¨
**æŠ€æœ¯éš¾åº¦**: ä¸­ç­‰

**ç›®æ ‡è¯­æ³•**:
```ghdl
module bit_ops:
    input(
        wire(15:0) data, 
        wire(7:0) a, 
        wire(7:0) b
    )
    output(wire(7:0) high, 
    wire(7:0) low, 
    wire(15:0) joined
    )
    
    always:
        # ä½é€‰æ‹© - åƒPythonåˆ‡ç‰‡ä¸€æ ·ç®€å•
        high = data[15:8]      # é«˜8ä½
        low = data[7:0]        # ä½8ä½
        bit7 = data[7]         # å•ä¸ªä½
        
        # ä½æ‹¼æ¥ - ç”¨+å·è¿æ¥
        joined = a + b         # æ‹¼æ¥ä¸¤ä¸ªå­—èŠ‚
        
        # ä½é‡å¤ - ç”¨*å·é‡å¤
        repeated = a * 4       # é‡å¤4æ¬¡
```

**å®ç°è¦ç‚¹**:
- æ‰©å±•è¯­æ³•åˆ†æå™¨: æ”¯æŒPythoné£æ ¼åˆ‡ç‰‡ `signal[high:low]`
- å®ç°ä½æ‹¼æ¥: é‡è½½ `+` è¿ç®—ç¬¦ç”¨äºä½æ‹¼æ¥
- æ”¯æŒä½é‡å¤: é‡è½½ `*` è¿ç®—ç¬¦ç”¨äºä½é‡å¤
- æ›´æ–°ä»£ç ç”Ÿæˆå™¨: è½¬æ¢ä¸ºæ ‡å‡† Verilog ä½æ“ä½œè¯­æ³•

### ç¬¬ä¸‰ä¼˜å…ˆçº§ï¼šå®ç”¨æ€§æå‡ (4-5å‘¨)

#### 7. æ¥å£å®šä¹‰ç³»ç»Ÿ â­â­â­
**é‡è¦æ€§**: æ ‡å‡†åŒ–æ¥å£è®¾è®¡
**å¼€å‘æ—¶é—´**: 1å‘¨
**æŠ€æœ¯éš¾åº¦**: ä¸­ç­‰

**ç›®æ ‡è¯­æ³•**:
```ghdl
interface AXI4_Lite:
    parameter(
        ADDR_WIDTH = 32,
        DATA_WIDTH = 32
    )
    
    # å†™åœ°å€é€šé“
    input(
        wire(ADDR_WIDTH-1 to 0) awaddr,
        wire awvalid
    )
    output(
        wire awready
    )
    
    # å†™æ•°æ®é€šé“
    input(
        wire(DATA_WIDTH-1 to 0) wdata,
        wire((DATA_WIDTH/8)-1 to 0) wstrb,
        wire wvalid
    )
    output(
        wire wready
    )
    
    # å†™å“åº”é€šé“
    input(
        wire bready
    )
    output(
        wire(1 to 0) bresp,
        wire bvalid
    )

module axi_slave:
    port axi: AXI4_Lite(ADDR_WIDTH=32, DATA_WIDTH=32)
    
    register(
        reg(31 to 0) registers[255 to 0]
    )
    
    always:
        axi.awready = 1
        axi.wready = 1
        axi.bresp = 0b00  # OKAY response
```

#### 8. ç”Ÿæˆå—æ‰©å±• â­â­â­
**é‡è¦æ€§**: å‚æ•°åŒ–ç¡¬ä»¶ç”Ÿæˆ
**å¼€å‘æ—¶é—´**: 1å‘¨
**æŠ€æœ¯éš¾åº¦**: ä¸­ç­‰

**ç›®æ ‡è¯­æ³•**:
```ghdl
module parallel_processor:
    parameter(
        NUM_CORES = 4,
        DATA_WIDTH = 32
    )
    
    input(
        wire clk,
        wire reset,
        wire(DATA_WIDTH-1 to 0) data_in[NUM_CORES-1 to 0]
    )
    output(
        wire(DATA_WIDTH-1 to 0) data_out[NUM_CORES-1 to 0]
    )
    
    # ç”Ÿæˆå—
    generate:
        for i in range(NUM_CORES):
            # ä¸ºæ¯ä¸ªæ ¸å¿ƒç”Ÿæˆå¤„ç†å•å…ƒ
            processing_unit core_inst:
                .clk(clk)
                .reset(reset)
                .data_in(data_in[i])
                .data_out(data_out[i])
                .core_id(i)
        
        # æ¡ä»¶ç”Ÿæˆ
        if NUM_CORES > 2:
            # ç”Ÿæˆé¢å¤–çš„ä»²è£é€»è¾‘
            arbiter arb_inst:
                .clk(clk)
                .reset(reset)
```

#### 9. å¤šæ—¶é’ŸåŸŸæ”¯æŒ â­â­â­
**é‡è¦æ€§**: å®é™…è®¾è®¡ä¸­çš„å¸¸è§éœ€æ±‚
**å¼€å‘æ—¶é—´**: 1å‘¨
**æŠ€æœ¯éš¾åº¦**: ä¸­ç­‰

**ç›®æ ‡è¯­æ³•**:
```ghdl
module clock_domain_crossing:
    input(
        wire clk_a,
        wire clk_b,
        wire reset_a,
        wire reset_b,
        wire(7 to 0) data_in
    )
    output(
        wire(7 to 0) data_out,
        wire data_valid
    )
    
    register(
        reg(7 to 0) data_reg clocked_by clk_a,
        reg(7 to 0) sync_reg1 clocked_by clk_b,
        reg(7 to 0) sync_reg2 clocked_by clk_b,
        reg valid_reg clocked_by clk_b
    )
    
    run(clk_a.posedge):
        if reset_a:
            data_reg = 0
        else:
            data_reg = data_in
    
    run(clk_b.posedge):
        if reset_b:
            sync_reg1 = 0
            sync_reg2 = 0
            valid_reg = 0
        else:
            sync_reg1 = data_reg
            sync_reg2 = sync_reg1
            valid_reg = 1
    
    always:
        data_out = sync_reg2
        data_valid = valid_reg
```

### ç¬¬å››ä¼˜å…ˆçº§ï¼šéªŒè¯å’Œè°ƒè¯• (5-6å‘¨)

#### 10. æ–­è¨€ç³»ç»Ÿ â­â­
**é‡è¦æ€§**: è®¾è®¡éªŒè¯
**å¼€å‘æ—¶é—´**: 1å‘¨
**æŠ€æœ¯éš¾åº¦**: ç®€å•

**ç›®æ ‡è¯­æ³•**:
```ghdl
module counter_with_assertions:
    parameter(
        WIDTH = 8,
        MAX_COUNT = 255
    )
    
    input(
        wire clk,
        wire reset
    )
    output(
        wire(WIDTH-1 to 0) count
    )
    
    register(
        reg(WIDTH-1 to 0) counter_reg
    )
    
    run(clk.posedge):
        if reset:
            counter_reg = 0
        else:
            counter_reg = counter_reg + 1
    
    always:
        count = counter_reg
        
        # åŠŸèƒ½æ–­è¨€
        assert(counter_reg <= MAX_COUNT, "Counter overflow detected")
        
        # æ—¶åºæ–­è¨€
        assert(reset implies (count == 0), "Reset assertion failed")
        
        # è¦†ç›–ç‡æ–­è¨€
        cover(counter_reg == MAX_COUNT, "Maximum count reached")
```

#### 11. æµ‹è¯•å°è‡ªåŠ¨ç”Ÿæˆ â­â­
**é‡è¦æ€§**: æ•™å­¦å’ŒéªŒè¯ä¾¿åˆ©æ€§
**å¼€å‘æ—¶é—´**: 1å‘¨
**æŠ€æœ¯éš¾åº¦**: ä¸­ç­‰

**ç›®æ ‡è¯­æ³•**:
```ghdl
testbench for counter:
    parameter(
        CLK_PERIOD = 10ns,
        TEST_CYCLES = 100
    )
    
    # è‡ªåŠ¨ç”Ÿæˆæ—¶é’Ÿ
    clock clk with period CLK_PERIOD
    
    # æµ‹è¯•ä¿¡å·
    signal reset: wire = 0
    signal count: wire(7 to 0)
    
    # è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    dut: counter(WIDTH=8, MAX_COUNT=255)
        .clk(clk)
        .reset(reset)
        .count(count)
    
    # æµ‹è¯•åºåˆ—
    test_sequence:
        # å¤ä½æµ‹è¯•
        reset = 1
        wait for 2 * CLK_PERIOD
        assert(count == 0, "Reset test failed")
        
        # æ­£å¸¸è®¡æ•°æµ‹è¯•
        reset = 0
        wait for TEST_CYCLES * CLK_PERIOD
        assert(count == TEST_CYCLES, "Count test failed")
        
        # æº¢å‡ºæµ‹è¯•
        wait for 200 * CLK_PERIOD
        assert(count == 0, "Overflow test failed")
    
    # æ³¢å½¢è¾“å‡º
    dump_waves to "counter_test.vcd"
    
    # æµ‹è¯•æŠ¥å‘Š
    report_coverage
```

## ğŸ“… å¼€å‘æ—¶é—´è¡¨

### ç¬¬1é˜¶æ®µ (ç¬¬1-3å‘¨): æ ¸å¿ƒåŠŸèƒ½
- **Week 1**: å‚æ•°åŒ–æ¨¡å—ç³»ç»Ÿ
  - è¯æ³•åˆ†æå™¨æ‰©å±•
  - è¯­æ³•åˆ†æå™¨ä¿®æ”¹
  - ASTèŠ‚ç‚¹å®ç°
  - åŸºç¡€æµ‹è¯•ç”¨ä¾‹
  
- **Week 2**: æšä¸¾ç±»å‹ç³»ç»Ÿ
  - æšä¸¾å®šä¹‰è¯­æ³•
  - ç±»å‹æ£€æŸ¥æœºåˆ¶
  - ä»£ç ç”Ÿæˆä¼˜åŒ–
  - çŠ¶æ€æœºæµ‹è¯•ç”¨ä¾‹
  
- **Week 3**: è¿ç»­èµ‹å€¼è¯­å¥
  - assignå—è¯­æ³•
  - å½’çº¦è¿ç®—ç¬¦æ”¯æŒ
  - ä»£ç ç”Ÿæˆå®ç°
  - ç»„åˆé€»è¾‘æµ‹è¯•

### ç¬¬2é˜¶æ®µ (ç¬¬4-6å‘¨): å¢å¼ºåŠŸèƒ½
- **Week 4**: å‡½æ•°å®šä¹‰ç³»ç»Ÿ
- **Week 5**: é«˜çº§æ•°ç»„æ“ä½œ
- **Week 6**: ä½é€‰æ‹©å’Œæ‹¼æ¥

### ç¬¬3é˜¶æ®µ (ç¬¬7-9å‘¨): é«˜çº§ç‰¹æ€§
- **Week 7**: æ¥å£å®šä¹‰ç³»ç»Ÿ
- **Week 8**: ç”Ÿæˆå—æ‰©å±•
- **Week 9**: å¤šæ—¶é’ŸåŸŸæ”¯æŒ

### ç¬¬4é˜¶æ®µ (ç¬¬10-12å‘¨): éªŒè¯å·¥å…·
- **Week 10**: æ–­è¨€ç³»ç»Ÿ
- **Week 11**: æµ‹è¯•å°ç”Ÿæˆ
- **Week 12**: é›†æˆæµ‹è¯•å’Œä¼˜åŒ–

## ğŸ¯ æˆåŠŸæ ‡å‡†

### åŠŸèƒ½å®Œæ•´æ€§
- [ ] æ”¯æŒæ‰€æœ‰ Verilog å¸¸ç”¨è¯­æ³•ç»“æ„
- [ ] ç”Ÿæˆæ ‡å‡†å…¼å®¹çš„ Verilog ä»£ç 
- [ ] é€šè¿‡å®Œæ•´çš„æµ‹è¯•å¥—ä»¶éªŒè¯

### æ€§èƒ½æŒ‡æ ‡
- [ ] ç¼–è¯‘é€Ÿåº¦: < 1ç§’ (ä¸­ç­‰è§„æ¨¡è®¾è®¡)
- [ ] å†…å­˜ä½¿ç”¨: < 100MB (å¤§å‹è®¾è®¡)
- [ ] é”™è¯¯æ£€æµ‹: 90% è¯­æ³•é”™è¯¯æ•è·ç‡

### ç”¨æˆ·ä½“éªŒ
- [ ] æ¸…æ™°çš„é”™è¯¯ä¿¡æ¯
- [ ] å®Œæ•´çš„æ–‡æ¡£å’Œç¤ºä¾‹
- [ ] è‰¯å¥½çš„IDEé›†æˆæ”¯æŒ

## ğŸ“ ä¸‹ä¸€æ­¥è¡ŒåŠ¨

1. **ç¡®è®¤è¯­æ³•è§„èŒƒ**: ç­‰å¾…ç”¨æˆ·æä¾›è¯¦ç»†çš„GraceHDLè¯­æ³•è§„èŒƒ
2. **åˆ¶å®šå®æ–½è®¡åˆ’**: æ ¹æ®è¯­æ³•è§„èŒƒè°ƒæ•´å¼€å‘ä¼˜å…ˆçº§
3. **å¼€å§‹ç¬¬ä¸€é˜¶æ®µå¼€å‘**: ä»å‚æ•°åŒ–æ¨¡å—ç³»ç»Ÿå¼€å§‹å®æ–½
4. **å»ºç«‹æµ‹è¯•æ¡†æ¶**: ä¸ºæ¯ä¸ªæ–°åŠŸèƒ½åˆ›å»ºæµ‹è¯•ç”¨ä¾‹
5. **æŒç»­é›†æˆ**: ç¡®ä¿æ–°åŠŸèƒ½ä¸ç ´åç°æœ‰åŠŸèƒ½

---

**å‡†å¤‡å°±ç»ªï¼Œç­‰å¾…æ‚¨çš„è¯­æ³•è§„èŒƒæ€»ç»“ï¼** ğŸš€