// Seed: 1837475431
module module_0 (
    output wor id_0
    , id_17,
    output tri0 id_1,
    input wand id_2,
    output wor id_3
    , id_18,
    input wire id_4,
    input wor id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri id_8,
    output supply1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input tri id_12,
    input wor id_13,
    input supply1 id_14,
    input wire id_15
);
  assign id_17 = id_8 && id_7 && 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output tri1 id_3,
    output tri id_4,
    output wire id_5,
    output supply1 id_6
);
  module_0(
      id_3, id_5, id_0, id_3, id_2, id_0, id_5, id_1, id_2, id_5, id_3, id_2, id_2, id_0, id_1, id_1
  );
  assign id_3 = id_1;
endmodule
