<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::LiveRegUnits Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1LiveRegUnits-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::LiveRegUnits Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>A set of register units used to track register liveness.  
 <a href="classllvm_1_1LiveRegUnits.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="LiveRegUnits_8h_source.html">llvm/CodeGen/LiveRegUnits.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a8dfc69c592334589ab1606b8e0a86d90"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#a8dfc69c592334589ab1606b8e0a86d90">LiveRegUnits</a> ()=default</td></tr>
<tr class="memdesc:a8dfc69c592334589ab1606b8e0a86d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a new empty <a class="el" href="classllvm_1_1LiveRegUnits.html" title="A set of register units used to track register liveness.">LiveRegUnits</a> set.  <br /></td></tr>
<tr class="separator:a8dfc69c592334589ab1606b8e0a86d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eecad44f69f89053e0330df2808241d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#a0eecad44f69f89053e0330df2808241d">LiveRegUnits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI)</td></tr>
<tr class="memdesc:a0eecad44f69f89053e0330df2808241d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs and initialize an empty <a class="el" href="classllvm_1_1LiveRegUnits.html" title="A set of register units used to track register liveness.">LiveRegUnits</a> set.  <br /></td></tr>
<tr class="separator:a0eecad44f69f89053e0330df2808241d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e7fb90824f599580585b3b5c5116614"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#a5e7fb90824f599580585b3b5c5116614">init</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI)</td></tr>
<tr class="memdesc:a5e7fb90824f599580585b3b5c5116614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize and clear the set.  <br /></td></tr>
<tr class="separator:a5e7fb90824f599580585b3b5c5116614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e9f52f2a85f51a9c8e8d5f54238343"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#af7e9f52f2a85f51a9c8e8d5f54238343">clear</a> ()</td></tr>
<tr class="memdesc:af7e9f52f2a85f51a9c8e8d5f54238343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the set.  <br /></td></tr>
<tr class="separator:af7e9f52f2a85f51a9c8e8d5f54238343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2b068a5463737a98c35840d5e87aca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#adb2b068a5463737a98c35840d5e87aca">empty</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adb2b068a5463737a98c35840d5e87aca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the set is empty.  <br /></td></tr>
<tr class="separator:adb2b068a5463737a98c35840d5e87aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2909dfae74e60e8dfd886b92e5a33e3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#ab2909dfae74e60e8dfd886b92e5a33e3">addReg</a> (<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:ab2909dfae74e60e8dfd886b92e5a33e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register units covered by physical register <code>Reg</code>.  <br /></td></tr>
<tr class="separator:ab2909dfae74e60e8dfd886b92e5a33e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a380627231bd554718dbc1e28f8875c49"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#a380627231bd554718dbc1e28f8875c49">addRegMasked</a> (<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> Mask)</td></tr>
<tr class="memdesc:a380627231bd554718dbc1e28f8875c49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register units covered by physical register <code>Reg</code> that are part of the lanemask <code>Mask</code>.  <br /></td></tr>
<tr class="separator:a380627231bd554718dbc1e28f8875c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27497ce6068478bb97765620191e351"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#af27497ce6068478bb97765620191e351">removeReg</a> (<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:af27497ce6068478bb97765620191e351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Removes all register units covered by physical register <code>Reg</code>.  <br /></td></tr>
<tr class="separator:af27497ce6068478bb97765620191e351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef64448ecc992aafc1321df93a30a824"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#aef64448ecc992aafc1321df93a30a824">removeRegsNotPreserved</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *RegMask)</td></tr>
<tr class="memdesc:aef64448ecc992aafc1321df93a30a824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Removes register units not preserved by the regmask <code>RegMask</code>.  <br /></td></tr>
<tr class="separator:aef64448ecc992aafc1321df93a30a824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4798468cafe0ab51df84370b1f0e288e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#a4798468cafe0ab51df84370b1f0e288e">addRegsInMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *RegMask)</td></tr>
<tr class="memdesc:a4798468cafe0ab51df84370b1f0e288e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register units not preserved by the regmask <code>RegMask</code>.  <br /></td></tr>
<tr class="separator:a4798468cafe0ab51df84370b1f0e288e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3996f7c3774880bfe32422602fe34f9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a> (<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3996f7c3774880bfe32422602fe34f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if no part of physical register <code>Reg</code> is live.  <br /></td></tr>
<tr class="separator:a3996f7c3774880bfe32422602fe34f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5fb273566c37fdc7da88a0fec5a554c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#aa5fb273566c37fdc7da88a0fec5a554c">stepBackward</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:aa5fb273566c37fdc7da88a0fec5a554c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Updates liveness when stepping backwards over the instruction <code>MI</code>.  <br /></td></tr>
<tr class="separator:aa5fb273566c37fdc7da88a0fec5a554c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ea64c95b144306f76693d958be9741"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#af7ea64c95b144306f76693d958be9741">accumulate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:af7ea64c95b144306f76693d958be9741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds all register units used, defined or clobbered in <code>MI</code>.  <br /></td></tr>
<tr class="separator:af7ea64c95b144306f76693d958be9741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4fff7ad3de452b1b1d20de5afd986a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#ab4fff7ad3de452b1b1d20de5afd986a3">addLiveOuts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:ab4fff7ad3de452b1b1d20de5afd986a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds registers living out of block <code>MBB</code>.  <br /></td></tr>
<tr class="separator:ab4fff7ad3de452b1b1d20de5afd986a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06ac34235924f41c0072e7f895b3605"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#ae06ac34235924f41c0072e7f895b3605">addLiveIns</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:ae06ac34235924f41c0072e7f895b3605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds registers living into block <code>MBB</code>.  <br /></td></tr>
<tr class="separator:ae06ac34235924f41c0072e7f895b3605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89af6f077b0b0cd502dd2262aec6407"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#ab89af6f077b0b0cd502dd2262aec6407">addUnits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;RegUnits)</td></tr>
<tr class="memdesc:ab89af6f077b0b0cd502dd2262aec6407"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds all register units marked in the bitvector <code>RegUnits</code>.  <br /></td></tr>
<tr class="separator:ab89af6f077b0b0cd502dd2262aec6407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd16b0ae4b91830b3fa4f4f0d3de8cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#aecd16b0ae4b91830b3fa4f4f0d3de8cf">removeUnits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;RegUnits)</td></tr>
<tr class="memdesc:aecd16b0ae4b91830b3fa4f4f0d3de8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Removes all register units marked in the bitvector <code>RegUnits</code>.  <br /></td></tr>
<tr class="separator:aecd16b0ae4b91830b3fa4f4f0d3de8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35334c438622cf1bf9b46e8a010c6506"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#a35334c438622cf1bf9b46e8a010c6506">getBitVector</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a35334c438622cf1bf9b46e8a010c6506"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the internal bitvector representation of the set.  <br /></td></tr>
<tr class="separator:a35334c438622cf1bf9b46e8a010c6506"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a06c3c14971a6414e21bf3a0a2652de0f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LiveRegUnits.html#a06c3c14971a6414e21bf3a0a2652de0f">accumulateUsedDefed</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;ModifiedRegUnits, <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;UsedRegUnits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="memdesc:a06c3c14971a6414e21bf3a0a2652de0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a machine instruction <code>MI</code>, adds all register units used in <code>UsedRegUnits</code> and defined or clobbered in <code>ModifiedRegUnits</code>.  <br /></td></tr>
<tr class="separator:a06c3c14971a6414e21bf3a0a2652de0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>A set of register units used to track register liveness. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00030">30</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a8dfc69c592334589ab1606b8e0a86d90" name="a8dfc69c592334589ab1606b8e0a86d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfc69c592334589ab1606b8e0a86d90">&#9670;&#160;</a></span>LiveRegUnits() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::LiveRegUnits::LiveRegUnits </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructs a new empty <a class="el" href="classllvm_1_1LiveRegUnits.html" title="A set of register units used to track register liveness.">LiveRegUnits</a> set. </p>

</div>
</div>
<a id="a0eecad44f69f89053e0330df2808241d" name="a0eecad44f69f89053e0330df2808241d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eecad44f69f89053e0330df2808241d">&#9670;&#160;</a></span>LiveRegUnits() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::LiveRegUnits::LiveRegUnits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructs and initialize an empty <a class="el" href="classllvm_1_1LiveRegUnits.html" title="A set of register units used to track register liveness.">LiveRegUnits</a> set. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00039">39</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00073">init()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="af7ea64c95b144306f76693d958be9741" name="af7ea64c95b144306f76693d958be9741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ea64c95b144306f76693d958be9741">&#9670;&#160;</a></span>accumulate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LiveRegUnits::accumulate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Adds all register units used, defined or clobbered in <code>MI</code>. </p>
<p>This is useful when walking over a range of instruction to find registers unused over the whole range. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8cpp_source.html#l00069">69</a> of file <a class="el" href="LiveRegUnits_8cpp_source.html">LiveRegUnits.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00086">addReg()</a>, <a class="el" href="LiveRegUnits_8cpp_source.html#l00033">addRegsInMask()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01557">canRenameUntilSecondLoad()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01453">canRenameUpToDef()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06230">llvm::ARMBaseInstrInfo::isMBBSafeToOutlineFrom()</a>.</p>

</div>
</div>
<a id="a06c3c14971a6414e21bf3a0a2652de0f" name="a06c3c14971a6414e21bf3a0a2652de0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c3c14971a6414e21bf3a0a2652de0f">&#9670;&#160;</a></span>accumulateUsedDefed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void llvm::LiveRegUnits::accumulateUsedDefed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;&#160;</td>
          <td class="paramname"><em>ModifiedRegUnits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;&#160;</td>
          <td class="paramname"><em>UsedRegUnits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For a machine instruction <code>MI</code>, adds all register units used in <code>UsedRegUnits</code> and defined or clobbered in <code>ModifiedRegUnits</code>. </p>
<p>This is useful when walking over a range of instructions to track registers used or defined seperately. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00047">47</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00086">addReg()</a>, <a class="el" href="LiveRegUnits_8cpp_source.html#l00033">addRegsInMask()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00208">llvm::HexagonRegisterInfo::eliminateFrameIndex()</a>, and <a class="el" href="AArch64RedundantCopyElimination_8cpp_source.html#l00108">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a id="ae06ac34235924f41c0072e7f895b3605" name="ae06ac34235924f41c0072e7f895b3605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06ac34235924f41c0072e7f895b3605">&#9670;&#160;</a></span>addLiveIns()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LiveRegUnits::addLiveIns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Adds registers living into block <code>MBB</code>. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8cpp_source.html#l00155">155</a> of file <a class="el" href="LiveRegUnits_8cpp_source.html">LiveRegUnits.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8cpp_source.html#l00088">addBlockLiveIns()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00285">llvm::MachineBasicBlock::getParent()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00072">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFrameLowering_8cpp_source.html#l01069">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00070">llvm::RegScavenger::enterBasicBlock()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l00202">initLiveUnits()</a>.</p>

</div>
</div>
<a id="ab4fff7ad3de452b1b1d20de5afd986a3" name="ab4fff7ad3de452b1b1d20de5afd986a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4fff7ad3de452b1b1d20de5afd986a3">&#9670;&#160;</a></span>addLiveOuts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LiveRegUnits::addLiveOuts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Adds registers living out of block <code>MBB</code>. </p>
<p>Live out registers are the union of the live-in registers of the successor blocks and pristine registers. Live out registers of the end block are the callee saved registers. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8cpp_source.html#l00138">138</a> of file <a class="el" href="LiveRegUnits_8cpp_source.html">LiveRegUnits.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8cpp_source.html#l00088">addBlockLiveIns()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00174">addCalleeSavedRegs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00732">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00285">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00800">llvm::MachineFrameInfo::isCalleeSavedInfoValid()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00922">llvm::MachineBasicBlock::isReturnBlock()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00072">MBB</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00416">llvm::MachineBasicBlock::successors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00076">llvm::RegScavenger::enterBasicBlockEnd()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08673">llvm::AArch64InstrInfo::getOutlinableRanges()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00202">initLiveUnits()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06230">llvm::ARMBaseInstrInfo::isMBBSafeToOutlineFrom()</a>.</p>

</div>
</div>
<a id="ab2909dfae74e60e8dfd886b92e5a33e3" name="ab2909dfae74e60e8dfd886b92e5a33e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2909dfae74e60e8dfd886b92e5a33e3">&#9670;&#160;</a></span>addReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::LiveRegUnits::addReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds register units covered by physical register <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00086">86</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="BitVector_8h_source.html#l00351">llvm::BitVector::set()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRegUnits_8cpp_source.html#l00069">accumulate()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00047">accumulateUsedDefed()</a>, <a class="el" href="LiveRegUnits_8cpp_source.html#l00095">addCalleeSavedRegs()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00134">buildPrologSpill()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00881">buildScratchExecCopy()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01489">llvm::SIFrameLowering::determinePrologEpilogSGPRSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00915">llvm::SIFrameLowering::emitCSRSpillStores()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01221">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01069">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00049">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00072">getVGPRSpillLaneOrTempRegister()</a>, <a class="el" href="LiveRegUnits_8cpp_source.html#l00044">stepBackward()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01601">tryToFindRegisterToRename()</a>, and <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00843">updateDefinedRegisters()</a>.</p>

</div>
</div>
<a id="a380627231bd554718dbc1e28f8875c49" name="a380627231bd554718dbc1e28f8875c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a380627231bd554718dbc1e28f8875c49">&#9670;&#160;</a></span>addRegMasked()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::LiveRegUnits::addRegMasked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds register units covered by physical register <code>Reg</code> that are part of the lanemask <code>Mask</code>. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00093">93</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="BitVector_8h_source.html#l00351">llvm::BitVector::set()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRegUnits_8cpp_source.html#l00088">addBlockLiveIns()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00051">llvm::RegScavenger::setRegUsed()</a>.</p>

</div>
</div>
<a id="a4798468cafe0ab51df84370b1f0e288e" name="a4798468cafe0ab51df84370b1f0e288e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4798468cafe0ab51df84370b1f0e288e">&#9670;&#160;</a></span>addRegsInMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LiveRegUnits::addRegsInMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>RegMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Adds register units not preserved by the regmask <code>RegMask</code>. </p>
<p>The regmask has the same format as the one in the RegMask machine operand. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8cpp_source.html#l00033">33</a> of file <a class="el" href="LiveRegUnits_8cpp_source.html">LiveRegUnits.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00646">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00418">llvm::MCRegisterInfo::getNumRegUnits()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00722">llvm::MCRegUnitRootIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00351">llvm::BitVector::set()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRegUnits_8cpp_source.html#l00069">accumulate()</a>, and <a class="el" href="LiveRegUnits_8h_source.html#l00047">accumulateUsedDefed()</a>.</p>

</div>
</div>
<a id="ab89af6f077b0b0cd502dd2262aec6407" name="ab89af6f077b0b0cd502dd2262aec6407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab89af6f077b0b0cd502dd2262aec6407">&#9670;&#160;</a></span>addUnits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::LiveRegUnits::addUnits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>RegUnits</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds all register units marked in the bitvector <code>RegUnits</code>. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00144">144</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

</div>
</div>
<a id="a3996f7c3774880bfe32422602fe34f9c" name="a3996f7c3774880bfe32422602fe34f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3996f7c3774880bfe32422602fe34f9c">&#9670;&#160;</a></span>available()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::LiveRegUnits::available </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if no part of physical register <code>Reg</code> is live. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00116">116</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="BitVector_8h_source.html#l00461">llvm::BitVector::test()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01320">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01924">clearKillFlags()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00049">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00128">findSurvivorBackwards()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00034">findUnusedRegister()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08673">llvm::AArch64InstrInfo::getOutlinableRanges()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01962">hasRegisterDependency()</a>, <a class="el" href="AArch64RedundantCopyElimination_8cpp_source.html#l00108">INITIALIZE_PASS()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00167">llvm::outliner::Candidate::isAnyUnavailableAcrossOrOutOfSeq()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00158">llvm::outliner::Candidate::isAvailableAcrossAndOutOfSeq()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00184">llvm::outliner::Candidate::isAvailableInsideSeq()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06230">llvm::ARMBaseInstrInfo::isMBBSafeToOutlineFrom()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00095">llvm::RegScavenger::isRegUsed()</a>, and <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01601">tryToFindRegisterToRename()</a>.</p>

</div>
</div>
<a id="af7e9f52f2a85f51a9c8e8d5f54238343" name="af7e9f52f2a85f51a9c8e8d5f54238343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7e9f52f2a85f51a9c8e8d5f54238343">&#9670;&#160;</a></span>clear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::LiveRegUnits::clear </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clears the set. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00080">80</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00392">llvm::BitVector::reset()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RedundantCopyElimination_8cpp_source.html#l00108">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a id="adb2b068a5463737a98c35840d5e87aca" name="adb2b068a5463737a98c35840d5e87aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2b068a5463737a98c35840d5e87aca">&#9670;&#160;</a></span>empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::LiveRegUnits::empty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the set is empty. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00083">83</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00188">llvm::BitVector::none()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFrameLowering_8cpp_source.html#l00915">llvm::SIFrameLowering::emitCSRSpillStores()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01069">llvm::SIFrameLowering::emitPrologue()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l00202">initLiveUnits()</a>.</p>

</div>
</div>
<a id="a35334c438622cf1bf9b46e8a010c6506" name="a35334c438622cf1bf9b46e8a010c6506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35334c438622cf1bf9b46e8a010c6506">&#9670;&#160;</a></span>getBitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp; llvm::LiveRegUnits::getBitVector </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the internal bitvector representation of the set. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00152">152</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

</div>
</div>
<a id="a5e7fb90824f599580585b3b5c5116614" name="a5e7fb90824f599580585b3b5c5116614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e7fb90824f599580585b3b5c5116614">&#9670;&#160;</a></span>init()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::LiveRegUnits::init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize and clear the set. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00073">73</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00392">llvm::BitVector::reset()</a>, <a class="el" href="BitVector_8h_source.html#l00341">llvm::BitVector::resize()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFrameLowering_8cpp_source.html#l01489">llvm::SIFrameLowering::determinePrologEpilogSGPRSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01069">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00202">initLiveUnits()</a>, and <a class="el" href="LiveRegUnits_8h_source.html#l00039">LiveRegUnits()</a>.</p>

</div>
</div>
<a id="af27497ce6068478bb97765620191e351" name="af27497ce6068478bb97765620191e351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27497ce6068478bb97765620191e351">&#9670;&#160;</a></span>removeReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::LiveRegUnits::removeReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Removes all register units covered by physical register <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00102">102</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="BitVector_8h_source.html#l00392">llvm::BitVector::reset()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFrameLowering_8cpp_source.html#l00134">buildPrologSpill()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01069">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00296">llvm::RegScavenger::scavengeRegisterBackwards()</a>, <a class="el" href="LiveRegUnits_8cpp_source.html#l00044">stepBackward()</a>, and <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00843">updateDefinedRegisters()</a>.</p>

</div>
</div>
<a id="aef64448ecc992aafc1321df93a30a824" name="aef64448ecc992aafc1321df93a30a824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef64448ecc992aafc1321df93a30a824">&#9670;&#160;</a></span>removeRegsNotPreserved()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LiveRegUnits::removeRegsNotPreserved </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>RegMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Removes register units not preserved by the regmask <code>RegMask</code>. </p>
<p>The regmask has the same format as the one in the RegMask machine operand. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8cpp_source.html#l00022">22</a> of file <a class="el" href="LiveRegUnits_8cpp_source.html">LiveRegUnits.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00646">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00418">llvm::MCRegisterInfo::getNumRegUnits()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00722">llvm::MCRegUnitRootIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00392">llvm::BitVector::reset()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRegUnits_8cpp_source.html#l00044">stepBackward()</a>.</p>

</div>
</div>
<a id="aecd16b0ae4b91830b3fa4f4f0d3de8cf" name="aecd16b0ae4b91830b3fa4f4f0d3de8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecd16b0ae4b91830b3fa4f4f0d3de8cf">&#9670;&#160;</a></span>removeUnits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::LiveRegUnits::removeUnits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>RegUnits</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Removes all register units marked in the bitvector <code>RegUnits</code>. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8h_source.html#l00148">148</a> of file <a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00392">llvm::BitVector::reset()</a>.</p>

</div>
</div>
<a id="aa5fb273566c37fdc7da88a0fec5a554c" name="aa5fb273566c37fdc7da88a0fec5a554c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5fb273566c37fdc7da88a0fec5a554c">&#9670;&#160;</a></span>stepBackward()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LiveRegUnits::stepBackward </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Updates liveness when stepping backwards over the instruction <code>MI</code>. </p>
<p>This removes all register units defined or clobbered in <code>MI</code> and then adds the units used (as in use operands) in <code>MI</code>. </p>

<p class="definition">Definition at line <a class="el" href="LiveRegUnits_8cpp_source.html#l00044">44</a> of file <a class="el" href="LiveRegUnits_8cpp_source.html">LiveRegUnits.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00086">addReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00102">removeReg()</a>, and <a class="el" href="LiveRegUnits_8cpp_source.html#l00022">removeRegsNotPreserved()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00082">llvm::RegScavenger::backward()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08673">llvm::AArch64InstrInfo::getOutlinableRanges()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l00202">initLiveUnits()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="LiveRegUnits_8h_source.html">LiveRegUnits.h</a></li>
<li>lib/CodeGen/<a class="el" href="LiveRegUnits_8cpp_source.html">LiveRegUnits.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 17:45:00 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
