// Seed: 2227984058
`timescale 1ps / 1 ps
`define pp_1 (  pp_2  ,  pp_3  ,  pp_4  ,  pp_5  ,  pp_6  ,  pp_7  )  0
module module_0 (
    output id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    output logic id_6,
    output id_7,
    input id_8,
    output logic id_9,
    input logic id_10,
    output logic id_11,
    output logic id_12,
    input id_13,
    output id_14,
    input logic id_15,
    output id_16
);
  logic id_17 = 1'b0;
  assign id_6 = id_15;
  initial id_12 = 1;
endmodule
