============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 18:59:52 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1064 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 131 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 4830 instances
RUN-0007 : 1691 luts, 2448 seqs, 410 mslices, 226 lslices, 27 pads, 11 brams, 9 dsps
RUN-1001 : There are total 6023 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4567 nets have 2 pins
RUN-1001 : 1093 nets have [3 - 5] pins
RUN-1001 : 173 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 97 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     679     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     88      
RUN-1001 :   Yes  |  No   |  Yes  |    1544     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |  52   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 62
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4828 instances, 1691 luts, 2448 seqs, 636 slices, 108 macros(636 instances: 410 mslices 226 lslices)
PHY-3001 : Huge net I_rstn_dup_5 with 1940 pins
PHY-0007 : Cell area utilization is 50%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 751076
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 50%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 494016, overlap = 54.75
PHY-3002 : Step(2): len = 451095, overlap = 74.875
PHY-3002 : Step(3): len = 303872, overlap = 95.4062
PHY-3002 : Step(4): len = 269923, overlap = 113.719
PHY-3002 : Step(5): len = 243067, overlap = 116.938
PHY-3002 : Step(6): len = 218586, overlap = 121.719
PHY-3002 : Step(7): len = 205519, overlap = 137.906
PHY-3002 : Step(8): len = 186614, overlap = 145.312
PHY-3002 : Step(9): len = 183169, overlap = 144.719
PHY-3002 : Step(10): len = 175199, overlap = 151.781
PHY-3002 : Step(11): len = 161356, overlap = 156.344
PHY-3002 : Step(12): len = 154202, overlap = 170.438
PHY-3002 : Step(13): len = 138549, overlap = 188.219
PHY-3002 : Step(14): len = 128908, overlap = 206.344
PHY-3002 : Step(15): len = 120110, overlap = 217.781
PHY-3002 : Step(16): len = 115954, overlap = 221.625
PHY-3002 : Step(17): len = 113585, overlap = 235
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.46968e-06
PHY-3002 : Step(18): len = 110131, overlap = 228.469
PHY-3002 : Step(19): len = 111156, overlap = 226.781
PHY-3002 : Step(20): len = 114964, overlap = 211.844
PHY-3002 : Step(21): len = 118606, overlap = 193.406
PHY-3002 : Step(22): len = 116048, overlap = 186.5
PHY-3002 : Step(23): len = 117348, overlap = 175.375
PHY-3002 : Step(24): len = 115586, overlap = 170.938
PHY-3002 : Step(25): len = 114882, overlap = 170.219
PHY-3002 : Step(26): len = 115568, overlap = 173.875
PHY-3002 : Step(27): len = 113516, overlap = 166.969
PHY-3002 : Step(28): len = 112805, overlap = 159.75
PHY-3002 : Step(29): len = 112626, overlap = 146.438
PHY-3002 : Step(30): len = 110777, overlap = 145.875
PHY-3002 : Step(31): len = 109976, overlap = 143.344
PHY-3002 : Step(32): len = 107472, overlap = 142.281
PHY-3002 : Step(33): len = 108057, overlap = 136.094
PHY-3002 : Step(34): len = 106071, overlap = 128.25
PHY-3002 : Step(35): len = 105624, overlap = 124.812
PHY-3002 : Step(36): len = 104212, overlap = 130.281
PHY-3002 : Step(37): len = 103408, overlap = 133.75
PHY-3002 : Step(38): len = 102677, overlap = 133.875
PHY-3002 : Step(39): len = 101684, overlap = 132.031
PHY-3002 : Step(40): len = 101085, overlap = 129.625
PHY-3002 : Step(41): len = 100541, overlap = 120.25
PHY-3002 : Step(42): len = 100123, overlap = 119.281
PHY-3002 : Step(43): len = 100280, overlap = 117.406
PHY-3002 : Step(44): len = 100016, overlap = 119.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49394e-05
PHY-3002 : Step(45): len = 99900.8, overlap = 116.344
PHY-3002 : Step(46): len = 99947.8, overlap = 115.75
PHY-3002 : Step(47): len = 99983.9, overlap = 115.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.95091e-05
PHY-3002 : Step(48): len = 101759, overlap = 110.719
PHY-3002 : Step(49): len = 102071, overlap = 110.562
PHY-3002 : Step(50): len = 104557, overlap = 103.031
PHY-3002 : Step(51): len = 105408, overlap = 102.625
PHY-3002 : Step(52): len = 104040, overlap = 106.531
PHY-3002 : Step(53): len = 104130, overlap = 105.781
PHY-3002 : Step(54): len = 105878, overlap = 93.875
PHY-3002 : Step(55): len = 108209, overlap = 92.6562
PHY-3002 : Step(56): len = 110024, overlap = 97.1562
PHY-3002 : Step(57): len = 110327, overlap = 98.5625
PHY-3002 : Step(58): len = 110690, overlap = 99.3125
PHY-3002 : Step(59): len = 111442, overlap = 92.6562
PHY-3002 : Step(60): len = 111066, overlap = 87.4062
PHY-3002 : Step(61): len = 110765, overlap = 86.75
PHY-3002 : Step(62): len = 109917, overlap = 84.6562
PHY-3002 : Step(63): len = 109540, overlap = 82.4375
PHY-3002 : Step(64): len = 109450, overlap = 81.0938
PHY-3002 : Step(65): len = 109158, overlap = 75.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.90183e-05
PHY-3002 : Step(66): len = 110064, overlap = 77.4062
PHY-3002 : Step(67): len = 110161, overlap = 77.2812
PHY-3002 : Step(68): len = 110194, overlap = 74.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014381s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6023.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 149144, over cnt = 754(6%), over = 4004, worst = 28
PHY-1001 : End global iterations;  0.400488s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (19.5%)

PHY-1001 : Congestion index: top1 = 89.79, top5 = 71.52, top10 = 61.27, top15 = 54.91.
PHY-3001 : End congestion estimation;  0.471824s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (19.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.58189e-06
PHY-3002 : Step(69): len = 117660, overlap = 95.7812
PHY-3002 : Step(70): len = 117064, overlap = 92.375
PHY-3002 : Step(71): len = 111207, overlap = 102.031
PHY-3002 : Step(72): len = 109646, overlap = 105.156
PHY-3002 : Step(73): len = 104525, overlap = 122.656
PHY-3002 : Step(74): len = 102154, overlap = 145.062
PHY-3002 : Step(75): len = 100717, overlap = 153.062
PHY-3002 : Step(76): len = 98440.6, overlap = 166.781
PHY-3002 : Step(77): len = 97073.9, overlap = 169.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.16378e-06
PHY-3002 : Step(78): len = 96565.3, overlap = 157.25
PHY-3002 : Step(79): len = 96760.5, overlap = 156.094
PHY-3002 : Step(80): len = 97723.4, overlap = 157.938
PHY-3002 : Step(81): len = 97723.4, overlap = 157.938
PHY-3002 : Step(82): len = 97090.2, overlap = 155.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.28223e-06
PHY-3002 : Step(83): len = 104993, overlap = 125.062
PHY-3002 : Step(84): len = 107080, overlap = 118.906
PHY-3002 : Step(85): len = 105724, overlap = 105.219
PHY-3002 : Step(86): len = 106222, overlap = 100.062
PHY-3002 : Step(87): len = 105986, overlap = 99.3438
PHY-3002 : Step(88): len = 106629, overlap = 96.5
PHY-3002 : Step(89): len = 106194, overlap = 100.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.85645e-05
PHY-3002 : Step(90): len = 109179, overlap = 85.4375
PHY-3002 : Step(91): len = 110577, overlap = 82.5938
PHY-3002 : Step(92): len = 114519, overlap = 75.9688
PHY-3002 : Step(93): len = 116883, overlap = 74.7188
PHY-3002 : Step(94): len = 117457, overlap = 59.5625
PHY-3002 : Step(95): len = 115827, overlap = 55.6875
PHY-3002 : Step(96): len = 114804, overlap = 53.7188
PHY-3002 : Step(97): len = 114844, overlap = 53.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.71289e-05
PHY-3002 : Step(98): len = 116569, overlap = 52.0625
PHY-3002 : Step(99): len = 117659, overlap = 52.8125
PHY-3002 : Step(100): len = 120246, overlap = 46.125
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 105/6023.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 145984, over cnt = 726(6%), over = 3740, worst = 31
PHY-1001 : End global iterations;  0.295870s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (68.7%)

PHY-1001 : Congestion index: top1 = 85.49, top5 = 63.03, top10 = 53.89, top15 = 48.51.
PHY-3001 : End congestion estimation;  0.361247s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (60.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69041e-05
PHY-3002 : Step(101): len = 122555, overlap = 193.469
PHY-3002 : Step(102): len = 124157, overlap = 193.656
PHY-3002 : Step(103): len = 120783, overlap = 176.125
PHY-3002 : Step(104): len = 120791, overlap = 182.125
PHY-3002 : Step(105): len = 120087, overlap = 166.688
PHY-3002 : Step(106): len = 119825, overlap = 179.125
PHY-3002 : Step(107): len = 118581, overlap = 175.406
PHY-3002 : Step(108): len = 116793, overlap = 168.688
PHY-3002 : Step(109): len = 113885, overlap = 172.219
PHY-3002 : Step(110): len = 112753, overlap = 171.219
PHY-3002 : Step(111): len = 111838, overlap = 180.688
PHY-3002 : Step(112): len = 109962, overlap = 187.969
PHY-3002 : Step(113): len = 108958, overlap = 187.375
PHY-3002 : Step(114): len = 108126, overlap = 194.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.38083e-05
PHY-3002 : Step(115): len = 109256, overlap = 184.969
PHY-3002 : Step(116): len = 110632, overlap = 179.094
PHY-3002 : Step(117): len = 111050, overlap = 174.656
PHY-3002 : Step(118): len = 111350, overlap = 170.625
PHY-3002 : Step(119): len = 111925, overlap = 163.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000105728
PHY-3002 : Step(120): len = 113373, overlap = 164.25
PHY-3002 : Step(121): len = 114515, overlap = 162.406
PHY-3002 : Step(122): len = 116461, overlap = 150.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000171068
PHY-3002 : Step(123): len = 116658, overlap = 147.969
PHY-3002 : Step(124): len = 117218, overlap = 147.719
PHY-3002 : Step(125): len = 120766, overlap = 132.438
PHY-3002 : Step(126): len = 124325, overlap = 123.406
PHY-3002 : Step(127): len = 124651, overlap = 119.188
PHY-3002 : Step(128): len = 124296, overlap = 120.75
PHY-3002 : Step(129): len = 124428, overlap = 113.156
PHY-3002 : Step(130): len = 124503, overlap = 109.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000308582
PHY-3002 : Step(131): len = 125455, overlap = 113.469
PHY-3002 : Step(132): len = 126770, overlap = 112.969
PHY-3002 : Step(133): len = 127657, overlap = 112.156
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000499285
PHY-3002 : Step(134): len = 128067, overlap = 109.219
PHY-3002 : Step(135): len = 128770, overlap = 110.781
PHY-3002 : Step(136): len = 129431, overlap = 110.094
PHY-3002 : Step(137): len = 131129, overlap = 106.531
PHY-3002 : Step(138): len = 133239, overlap = 105.375
PHY-3002 : Step(139): len = 134291, overlap = 103.781
PHY-3002 : Step(140): len = 135286, overlap = 98.4375
PHY-3002 : Step(141): len = 136130, overlap = 100.125
PHY-3002 : Step(142): len = 136959, overlap = 91
PHY-3002 : Step(143): len = 137067, overlap = 93.4688
PHY-3002 : Step(144): len = 136907, overlap = 89.0625
PHY-3002 : Step(145): len = 136938, overlap = 101.188
PHY-3002 : Step(146): len = 137237, overlap = 97.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000807844
PHY-3002 : Step(147): len = 137585, overlap = 95.1875
PHY-3002 : Step(148): len = 138272, overlap = 93.5938
PHY-3002 : Step(149): len = 139049, overlap = 89.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 89.81 peak overflow 1.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 255/6023.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 174936, over cnt = 959(8%), over = 3420, worst = 19
PHY-1001 : End global iterations;  0.426372s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (22.0%)

PHY-1001 : Congestion index: top1 = 64.31, top5 = 54.92, top10 = 49.23, top15 = 45.49.
PHY-1001 : End incremental global routing;  0.490695s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (28.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24603, tnet num: 6021, tinst num: 4828, tnode num: 33641, tedge num: 41282.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.516023s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (24.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.109865s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (32.4%)

OPT-1001 : Current memory(MB): used = 293, reserve = 268, peak = 293.
OPT-1001 : End physical optimization;  1.158102s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (32.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1691 LUT to BLE ...
SYN-4008 : Packed 1691 LUT and 597 SEQ to BLE.
SYN-4003 : Packing 1851 remaining SEQ's ...
SYN-4005 : Packed 1123 SEQ with LUT/SLICE
SYN-4006 : 122 single LUT's are left
SYN-4006 : 728 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2419/3180 primitive instances ...
PHY-3001 : End packing;  0.325515s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (43.2%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2142 instances
RUN-1001 : 1043 mslices, 1044 lslices, 27 pads, 11 brams, 9 dsps
RUN-1001 : There are total 5500 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4006 nets have 2 pins
RUN-1001 : 1130 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 74 nets have [11 - 20] pins
RUN-1001 : 98 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 2140 instances, 2087 slices, 108 macros(636 instances: 410 mslices 226 lslices)
PHY-3001 : Huge net I_rstn_dup_5 with 1203 pins
PHY-3001 : Cell area utilization is 77%
PHY-3001 : After packing: Len = 142523, Over = 164.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 77%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2561/5500.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 181208, over cnt = 872(7%), over = 2169, worst = 18
PHY-1002 : len = 194272, over cnt = 466(4%), over = 775, worst = 7
PHY-1002 : len = 197304, over cnt = 345(3%), over = 507, worst = 6
PHY-1002 : len = 206024, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 206616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.832112s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (48.8%)

PHY-1001 : Congestion index: top1 = 59.03, top5 = 50.65, top10 = 46.94, top15 = 44.49.
PHY-3001 : End congestion estimation;  0.916006s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (49.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12767e-05
PHY-3002 : Step(150): len = 130365, overlap = 173.75
PHY-3002 : Step(151): len = 128779, overlap = 177.5
PHY-3002 : Step(152): len = 127044, overlap = 173.75
PHY-3002 : Step(153): len = 124084, overlap = 180.5
PHY-3002 : Step(154): len = 123790, overlap = 175.25
PHY-3002 : Step(155): len = 122530, overlap = 175.25
PHY-3002 : Step(156): len = 121826, overlap = 173.5
PHY-3002 : Step(157): len = 121084, overlap = 173.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.25534e-05
PHY-3002 : Step(158): len = 123894, overlap = 167.75
PHY-3002 : Step(159): len = 124809, overlap = 167.75
PHY-3002 : Step(160): len = 125713, overlap = 163.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.51069e-05
PHY-3002 : Step(161): len = 129818, overlap = 153
PHY-3002 : Step(162): len = 132278, overlap = 150.25
PHY-3002 : Step(163): len = 133744, overlap = 139.5
PHY-3002 : Step(164): len = 134167, overlap = 141.25
PHY-3002 : Step(165): len = 135035, overlap = 136
PHY-3002 : Step(166): len = 136156, overlap = 139.25
PHY-3002 : Step(167): len = 136996, overlap = 140.5
PHY-3002 : Step(168): len = 137251, overlap = 142.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000170214
PHY-3002 : Step(169): len = 138929, overlap = 139.5
PHY-3002 : Step(170): len = 141285, overlap = 131.5
PHY-3002 : Step(171): len = 144294, overlap = 120.75
PHY-3002 : Step(172): len = 145314, overlap = 115.5
PHY-3002 : Step(173): len = 145596, overlap = 111
PHY-3002 : Step(174): len = 145628, overlap = 114.5
PHY-3002 : Step(175): len = 146076, overlap = 109.75
PHY-3002 : Step(176): len = 146690, overlap = 109
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000309153
PHY-3002 : Step(177): len = 148418, overlap = 104.5
PHY-3002 : Step(178): len = 150963, overlap = 104.75
PHY-3002 : Step(179): len = 153323, overlap = 102
PHY-3002 : Step(180): len = 155148, overlap = 101.75
PHY-3002 : Step(181): len = 156382, overlap = 100
PHY-3002 : Step(182): len = 156882, overlap = 99.5
PHY-3002 : Step(183): len = 156835, overlap = 98.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000561938
PHY-3002 : Step(184): len = 158265, overlap = 96.25
PHY-3002 : Step(185): len = 161331, overlap = 95.5
PHY-3002 : Step(186): len = 163614, overlap = 95.5
PHY-3002 : Step(187): len = 163901, overlap = 92.25
PHY-3002 : Step(188): len = 164260, overlap = 87.75
PHY-3002 : Step(189): len = 165277, overlap = 89.75
PHY-3002 : Step(190): len = 166517, overlap = 87.5
PHY-3002 : Step(191): len = 167479, overlap = 90
PHY-3002 : Step(192): len = 167877, overlap = 89.25
PHY-3002 : Step(193): len = 168235, overlap = 92.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000919721
PHY-3002 : Step(194): len = 169179, overlap = 93.75
PHY-3002 : Step(195): len = 170666, overlap = 91.25
PHY-3002 : Step(196): len = 172563, overlap = 91
PHY-3002 : Step(197): len = 173842, overlap = 89.25
PHY-3002 : Step(198): len = 174747, overlap = 89.75
PHY-3002 : Step(199): len = 176096, overlap = 85.75
PHY-3002 : Step(200): len = 177296, overlap = 87.5
PHY-3002 : Step(201): len = 177810, overlap = 86.5
PHY-3002 : Step(202): len = 178268, overlap = 86
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.727874s wall, 0.062500s user + 0.125000s system = 0.187500s CPU (25.8%)

PHY-3001 : Trial Legalized: Len = 190840
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 76%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 177/5500.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 231440, over cnt = 791(7%), over = 1314, worst = 9
PHY-1002 : len = 236416, over cnt = 475(4%), over = 667, worst = 5
PHY-1002 : len = 241216, over cnt = 236(2%), over = 311, worst = 5
PHY-1002 : len = 245032, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 245640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.853456s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (36.6%)

PHY-1001 : Congestion index: top1 = 54.38, top5 = 49.48, top10 = 46.61, top15 = 44.77.
PHY-3001 : End congestion estimation;  0.952483s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (39.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.83263e-05
PHY-3002 : Step(203): len = 172779, overlap = 78.25
PHY-3002 : Step(204): len = 165869, overlap = 95.25
PHY-3002 : Step(205): len = 163072, overlap = 97
PHY-3002 : Step(206): len = 161769, overlap = 94.75
PHY-3002 : Step(207): len = 160251, overlap = 99.75
PHY-3002 : Step(208): len = 159712, overlap = 100
PHY-3002 : Step(209): len = 159148, overlap = 100.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000174699
PHY-3002 : Step(210): len = 160721, overlap = 97
PHY-3002 : Step(211): len = 161582, overlap = 93.25
PHY-3002 : Step(212): len = 161977, overlap = 89.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000324624
PHY-3002 : Step(213): len = 163182, overlap = 84.75
PHY-3002 : Step(214): len = 164083, overlap = 82
PHY-3002 : Step(215): len = 164971, overlap = 79.75
PHY-3002 : Step(216): len = 165927, overlap = 75.5
PHY-3002 : Step(217): len = 167205, overlap = 75.75
PHY-3002 : Step(218): len = 167955, overlap = 75.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006550s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 173960, Over = 0
PHY-3001 : Spreading special nets. 52 overflows in 930 tiles.
PHY-3001 : End spreading;  0.020212s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 81 instances has been re-located, deltaX = 38, deltaY = 47, maxDist = 3.
PHY-3001 : Final: Len = 175175, Over = 0
RUN-1003 : finish command "place" in  12.584664s wall, 4.421875s user + 0.609375s system = 5.031250s CPU (40.0%)

RUN-1004 : used memory is 269 MB, reserved memory is 243 MB, peak memory is 294 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.122768s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (69.6%)

RUN-1004 : used memory is 264 MB, reserved memory is 240 MB, peak memory is 339 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2142 instances
RUN-1001 : 1043 mslices, 1044 lslices, 27 pads, 11 brams, 9 dsps
RUN-1001 : There are total 5500 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4006 nets have 2 pins
RUN-1001 : 1130 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 74 nets have [11 - 20] pins
RUN-1001 : 98 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 21373, tnet num: 5498, tinst num: 2140, tnode num: 27937, tedge num: 37205.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1043 mslices, 1044 lslices, 27 pads, 11 brams, 9 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5498 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3096 clock pins, and constraint 6562 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 213152, over cnt = 815(7%), over = 1321, worst = 9
PHY-1002 : len = 218832, over cnt = 464(4%), over = 660, worst = 7
PHY-1002 : len = 226568, over cnt = 100(0%), over = 116, worst = 3
PHY-1002 : len = 228640, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 229184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.928842s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (35.3%)

PHY-1001 : Congestion index: top1 = 55.07, top5 = 49.93, top10 = 46.52, top15 = 44.14.
PHY-1001 : End global routing;  1.023993s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (36.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 349, reserve = 326, peak = 349.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 435, reserve = 413, peak = 435.
PHY-1001 : End build detailed router design. 1.920008s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (34.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 69520, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.576580s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (43.4%)

PHY-1001 : Current memory(MB): used = 446, reserve = 425, peak = 446.
PHY-1001 : End phase 1; 0.578371s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (43.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 610088, over cnt = 847(0%), over = 861, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 448, reserve = 426, peak = 448.
PHY-1001 : End initial routed; 4.732914s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (38.3%)

PHY-1001 : Current memory(MB): used = 448, reserve = 426, peak = 448.
PHY-1001 : End phase 2; 4.732972s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (38.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 571552, over cnt = 231(0%), over = 232, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.259687s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (53.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 569984, over cnt = 74(0%), over = 74, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.368805s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (42.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 570504, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.155658s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (50.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 571144, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.104960s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (44.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 571360, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.100950s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (61.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 261 feed throughs used by 143 nets
PHY-1001 : End commit to database; 0.752061s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (45.7%)

PHY-1001 : Current memory(MB): used = 479, reserve = 458, peak = 479.
PHY-1001 : End phase 3; 3.806222s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (50.9%)

PHY-1003 : Routed, final wirelength = 571360
PHY-1001 : Current memory(MB): used = 480, reserve = 459, peak = 480.
PHY-1001 : End export database. 0.015368s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  11.191671s wall, 4.609375s user + 0.078125s system = 4.687500s CPU (41.9%)

RUN-1003 : finish command "route" in  13.125390s wall, 5.375000s user + 0.078125s system = 5.453125s CPU (41.5%)

RUN-1004 : used memory is 392 MB, reserved memory is 371 MB, peak memory is 480 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3054   out of   5824   52.44%
#reg                     2508   out of   5824   43.06%
#le                      3775
  #lut only              1267   out of   3775   33.56%
  #reg only               721   out of   3775   19.10%
  #lut&reg               1787   out of   3775   47.34%
#dsp                        9   out of     10   90.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                                            Type               DriverType         Driver                                                                                 Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk              GCLK               pll                u_pll/pll_inst.clkc1                                                                   775
#2        u_pll/clk0_buf                                                      GCLK               pll                u_pll/pll_inst.clkc0                                                                   690
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk          GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_12.q0               73
#4        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en    GCLK               mslice             u_ahb_foc_controller/u_foc_controller/u_as5600_encoder/u_as5600_read/reg0_syn_77.q0    15
#5        I_clk_25m_dup_1                                                     GCLK               io                 I_clk_25m_syn_2.di                                                                     1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |3775   |2418    |636     |2518    |11      |9       |
|  u_ahb_foc_controller    |ahb_foc_controller |3607   |2334    |552     |2493    |11      |9       |
|    u_foc_controller      |foc_controller     |2575   |1606    |552     |1465    |11      |9       |
|      u_adc_ad7928        |adc_ad7928         |136    |68      |28      |80      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |281    |172     |90      |104     |0       |1       |
|        u_as5600_read     |i2c_register_read  |253    |157     |82      |88      |0       |0       |
|      u_foc_top           |foc_top            |1217   |889     |259     |661     |11      |6       |
|        u_adc_sn_ctrl     |hold_detect        |17     |13      |4       |11      |0       |0       |
|        u_cartesian2polar |cartesian2polar    |384    |316     |59      |185     |8       |1       |
|        u_clark_tr        |clark_tr           |164    |102     |48      |99      |0       |0       |
|        u_park_tr         |park_tr            |214    |170     |44      |93      |2       |4       |
|          u_sincos        |sincos             |150    |124     |26      |61      |2       |0       |
|        u_svpwm           |svpwm              |322    |221     |79      |201     |1       |1       |
|      u_hall_encoder      |hall_encoder       |757    |384     |147     |486     |0       |2       |
|        u_divider         |Divider            |103    |77      |18      |64      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3985  
    #2          2       625   
    #3          3       364   
    #4          4       140   
    #5        5-10      194   
    #6        11-50     146   
    #7       51-100      8    
    #8       101-500     6    
    #9        >500       1    
  Average     2.61            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.069119s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (95.0%)

RUN-1004 : used memory is 397 MB, reserved memory is 375 MB, peak memory is 480 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2140
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 5500, pip num: 48946
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 261
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1117 valid insts, and 134192 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.647620s wall, 21.281250s user + 0.062500s system = 21.343750s CPU (585.1%)

RUN-1004 : used memory is 399 MB, reserved memory is 380 MB, peak memory is 586 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_185952.log"
