PTX CoWW-RR
"Non-atomic memory operations may be observed by one thread in a different order than they were written by another thread"
{
P1:r0 = 0;
P1:r1 = 0;
x=0;
}
 P0@cta 0,gpu 0 | P1@cta 0,gpu 0 ;
 st.weak x, 1   | ld.weak r0, x  ;
 st.weak x, 2   | ld.weak r1, x  ;
exists
(P1:r0 == 2 /\ P1:r1 == 1)