

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Fri Mar 13 21:35:23 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1847|  1847|  1847|  1847|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_1d_fu_208  |dct_1d  |  105|  105|  105|  105|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  856|  856|       107|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  856|  856|       107|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    122|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|      1|     111|    111|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     88|
|Register         |        -|      -|      92|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      1|     203|    321|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_1d_fu_208  |dct_1d  |        1|      1|  111|  111|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        1|      1|  111|  111|
    +-------------------+--------+---------+-------+-----+-----+

    * Memory: 
    +--------------+-------------------+---------+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    |col_inbuf_U   |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |Total         |                   |        3|   192|   48|     3|         3072|
    +--------------+-------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_229_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_5_fu_337_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_275_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_7_fu_383_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next2_fu_349_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_241_p2   |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_369_p2                   |     +    |      0|  0|   4|           4|           1|
    |j_s_fu_261_p2                   |     +    |      0|  0|   4|           4|           1|
    |p_addr4_fu_428_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr5_fu_295_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr7_fu_320_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr9_fu_403_p2               |     +    |      0|  0|   8|           8|           8|
    |i_1_mid2_fu_253_p3              |  Select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_361_p3              |  Select  |      0|  0|   4|           1|           1|
    |j_1_mid2_fu_375_p3              |  Select  |      0|  0|   4|           1|           4|
    |j_mid2_fu_267_p3                |  Select  |      0|  0|   4|           1|           4|
    |exitcond1_fu_355_p2             |   icmp   |      0|  0|   5|           4|           5|
    |exitcond4_fu_331_p2             |   icmp   |      0|  0|   5|           4|           5|
    |exitcond7_fu_223_p2             |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_flatten2_fu_343_p2     |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_flatten_fu_235_p2      |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_fu_247_p2              |   icmp   |      0|  0|   5|           4|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 122|         104|          86|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |col_inbuf_address0        |   6|          3|    6|         18|
    |col_outbuf_address0       |   6|          3|    6|         18|
    |grp_dct_1d_fu_208_src_q0  |  16|          3|   16|         48|
    |grp_dct_1d_fu_208_tmp_1   |   4|          3|    4|         12|
    |grp_dct_1d_fu_208_tmp_11  |   4|          3|    4|         12|
    |i_1_reg_151               |   4|          2|    4|          8|
    |i_2_reg_162               |   4|          2|    4|          8|
    |i_3_reg_196               |   4|          2|    4|          8|
    |i_reg_117                 |   4|          2|    4|          8|
    |indvar_flatten2_reg_174   |   7|          2|    7|         14|
    |indvar_flatten_reg_129    |   7|          2|    7|         14|
    |j_1_phi_fu_189_p4         |   4|          2|    4|          8|
    |j_1_reg_185               |   4|          2|    4|          8|
    |j_phi_fu_144_p4           |   4|          2|    4|          8|
    |j_reg_140                 |   4|          2|    4|          8|
    |row_outbuf_address0       |   6|          3|    6|         18|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  88|         38|   88|        218|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+-----+-----------+
    |                      Name                      | FF| Bits| Const Bits|
    +------------------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                       |  3|    3|          0|
    |ap_reg_ppiten_pp0_it0                           |  1|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |  1|    1|          0|
    |ap_reg_ppiten_pp0_it2                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it0                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it1                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it2                           |  1|    1|          0|
    |ap_reg_ppstg_exitcond_flatten2_reg_487_pp1_it1  |  1|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_447_pp0_it1   |  1|    1|          0|
    |ap_reg_ppstg_i_1_mid2_reg_456_pp0_it1           |  4|    4|          0|
    |ap_reg_ppstg_i_3_mid2_reg_496_pp1_it1           |  4|    4|          0|
    |ap_reg_ppstg_j_1_mid2_reg_502_pp1_it1           |  4|    4|          0|
    |ap_reg_ppstg_j_mid2_reg_462_pp0_it1             |  4|    4|          0|
    |exitcond_flatten2_reg_487                       |  1|    1|          0|
    |exitcond_flatten_reg_447                        |  1|    1|          0|
    |grp_dct_1d_fu_208_ap_start_ap_start_reg         |  1|    1|          0|
    |i_1_mid2_reg_456                                |  4|    4|          0|
    |i_1_reg_151                                     |  4|    4|          0|
    |i_2_reg_162                                     |  4|    4|          0|
    |i_3_mid2_reg_496                                |  4|    4|          0|
    |i_3_reg_196                                     |  4|    4|          0|
    |i_4_reg_442                                     |  4|    4|          0|
    |i_5_reg_482                                     |  4|    4|          0|
    |i_reg_117                                       |  4|    4|          0|
    |indvar_flatten2_reg_174                         |  7|    7|          0|
    |indvar_flatten_reg_129                          |  7|    7|          0|
    |j_1_mid2_reg_502                                |  4|    4|          0|
    |j_1_reg_185                                     |  4|    4|          0|
    |j_mid2_reg_462                                  |  4|    4|          0|
    |j_reg_140                                       |  4|    4|          0|
    +------------------------------------------------+---+-----+-----------+
    |Total                                           | 92|   92|          0|
    +------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

