$comment
	File created using the following command:
		vcd file Aula5final.msim.vcd -direction
$end
$date
	Tue Sep 13 15:01:47 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5final_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EQUAL_FLAG $end
$var wire 1 # JEQ_FLAG $end
$var wire 1 $ JMP_FLAG $end
$var wire 1 % JSR_FLAG $end
$var wire 1 & KEY [3] $end
$var wire 1 ' KEY [2] $end
$var wire 1 ( KEY [1] $end
$var wire 1 ) KEY [0] $end
$var wire 1 * LEDR [9] $end
$var wire 1 + LEDR [8] $end
$var wire 1 , LEDR [7] $end
$var wire 1 - LEDR [6] $end
$var wire 1 . LEDR [5] $end
$var wire 1 / LEDR [4] $end
$var wire 1 0 LEDR [3] $end
$var wire 1 1 LEDR [2] $end
$var wire 1 2 LEDR [1] $end
$var wire 1 3 LEDR [0] $end
$var wire 1 4 PC_OUT [7] $end
$var wire 1 5 PC_OUT [6] $end
$var wire 1 6 PC_OUT [5] $end
$var wire 1 7 PC_OUT [4] $end
$var wire 1 8 PC_OUT [3] $end
$var wire 1 9 PC_OUT [2] $end
$var wire 1 : PC_OUT [1] $end
$var wire 1 ; PC_OUT [0] $end
$var wire 1 < REG_OUT [7] $end
$var wire 1 = REG_OUT [6] $end
$var wire 1 > REG_OUT [5] $end
$var wire 1 ? REG_OUT [4] $end
$var wire 1 @ REG_OUT [3] $end
$var wire 1 A REG_OUT [2] $end
$var wire 1 B REG_OUT [1] $end
$var wire 1 C REG_OUT [0] $end
$var wire 1 D RET_FLAG $end
$var wire 1 E SEL_MUX_PC [1] $end
$var wire 1 F SEL_MUX_PC [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_CLOCK_50 $end
$var wire 1 Q ww_KEY [3] $end
$var wire 1 R ww_KEY [2] $end
$var wire 1 S ww_KEY [1] $end
$var wire 1 T ww_KEY [0] $end
$var wire 1 U ww_PC_OUT [7] $end
$var wire 1 V ww_PC_OUT [6] $end
$var wire 1 W ww_PC_OUT [5] $end
$var wire 1 X ww_PC_OUT [4] $end
$var wire 1 Y ww_PC_OUT [3] $end
$var wire 1 Z ww_PC_OUT [2] $end
$var wire 1 [ ww_PC_OUT [1] $end
$var wire 1 \ ww_PC_OUT [0] $end
$var wire 1 ] ww_LEDR [9] $end
$var wire 1 ^ ww_LEDR [8] $end
$var wire 1 _ ww_LEDR [7] $end
$var wire 1 ` ww_LEDR [6] $end
$var wire 1 a ww_LEDR [5] $end
$var wire 1 b ww_LEDR [4] $end
$var wire 1 c ww_LEDR [3] $end
$var wire 1 d ww_LEDR [2] $end
$var wire 1 e ww_LEDR [1] $end
$var wire 1 f ww_LEDR [0] $end
$var wire 1 g ww_REG_OUT [7] $end
$var wire 1 h ww_REG_OUT [6] $end
$var wire 1 i ww_REG_OUT [5] $end
$var wire 1 j ww_REG_OUT [4] $end
$var wire 1 k ww_REG_OUT [3] $end
$var wire 1 l ww_REG_OUT [2] $end
$var wire 1 m ww_REG_OUT [1] $end
$var wire 1 n ww_REG_OUT [0] $end
$var wire 1 o ww_SEL_MUX_PC [1] $end
$var wire 1 p ww_SEL_MUX_PC [0] $end
$var wire 1 q ww_JMP_FLAG $end
$var wire 1 r ww_JEQ_FLAG $end
$var wire 1 s ww_JSR_FLAG $end
$var wire 1 t ww_RET_FLAG $end
$var wire 1 u ww_EQUAL_FLAG $end
$var wire 1 v \KEY[1]~input_o\ $end
$var wire 1 w \KEY[2]~input_o\ $end
$var wire 1 x \KEY[3]~input_o\ $end
$var wire 1 y \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 z \KEY[0]~input_o\ $end
$var wire 1 { \CLOCK_50~input_o\ $end
$var wire 1 | \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 } \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 ~ \gravar:detectorSub0|saida~combout\ $end
$var wire 1 !! \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 "! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 #! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 $! \incrementaPC|Add0~2\ $end
$var wire 1 %! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 &! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 '! \ROM1|memROM~0_combout\ $end
$var wire 1 (! \ROM1|memROM~3_combout\ $end
$var wire 1 )! \decoderInstru1|saida~1_combout\ $end
$var wire 1 *! \ROM1|memROM~5_combout\ $end
$var wire 1 +! \MUX2|MUX_OUT[1]~1_combout\ $end
$var wire 1 ,! \ROM1|memROM~7_combout\ $end
$var wire 1 -! \incrementaPC|Add0~6\ $end
$var wire 1 .! \incrementaPC|Add0~10\ $end
$var wire 1 /! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 0! \MUX2|MUX_OUT[3]~3_combout\ $end
$var wire 1 1! \ROM1|memROM~2_combout\ $end
$var wire 1 2! \FLAG|DOUT~1_combout\ $end
$var wire 1 3! \MUX1|saida_MUX[7]~0_combout\ $end
$var wire 1 4! \LOG_DESVIO|SelMuxPC[0]~2_combout\ $end
$var wire 1 5! \ROM1|memROM~6_combout\ $end
$var wire 1 6! \decoderInstru1|saida[4]~2_combout\ $end
$var wire 1 7! \MUX1|saida_MUX[7]~1_combout\ $end
$var wire 1 8! \ULA1|saida[4]~4_combout\ $end
$var wire 1 9! \decoderInstru1|Equal8~0_combout\ $end
$var wire 1 :! \decoderInstru1|saida[5]~3_combout\ $end
$var wire 1 ;! \REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 <! \RAM1|ram~161_combout\ $end
$var wire 1 =! \RAM1|ram~21_q\ $end
$var wire 1 >! \ROM1|memROM~4_combout\ $end
$var wire 1 ?! \RAM1|ram~153_combout\ $end
$var wire 1 @! \RAM1|ram~154_combout\ $end
$var wire 1 A! \ULA1|Add0~1_sumout\ $end
$var wire 1 B! \REGA|DOUT[0]~feeder_combout\ $end
$var wire 1 C! \ULA1|Add1~34_cout\ $end
$var wire 1 D! \ULA1|Add1~1_sumout\ $end
$var wire 1 E! \ULA1|saida[0]~0_combout\ $end
$var wire 1 F! \RAM1|ram~17_q\ $end
$var wire 1 G! \RAM1|ram~145_combout\ $end
$var wire 1 H! \RAM1|ram~146_combout\ $end
$var wire 1 I! \ULA1|Add0~2\ $end
$var wire 1 J! \ULA1|Add0~5_sumout\ $end
$var wire 1 K! \REGA|DOUT[1]~feeder_combout\ $end
$var wire 1 L! \ULA1|Add1~2\ $end
$var wire 1 M! \ULA1|Add1~5_sumout\ $end
$var wire 1 N! \ULA1|saida[1]~1_combout\ $end
$var wire 1 O! \RAM1|ram~18_q\ $end
$var wire 1 P! \RAM1|ram~147_combout\ $end
$var wire 1 Q! \RAM1|ram~148_combout\ $end
$var wire 1 R! \ULA1|Add1~6\ $end
$var wire 1 S! \ULA1|Add1~9_sumout\ $end
$var wire 1 T! \ULA1|saida[2]~2_combout\ $end
$var wire 1 U! \ULA1|Add0~6\ $end
$var wire 1 V! \ULA1|Add0~9_sumout\ $end
$var wire 1 W! \REGA|DOUT[2]~feeder_combout\ $end
$var wire 1 X! \REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 Y! \RAM1|ram~19_q\ $end
$var wire 1 Z! \RAM1|ram~149_combout\ $end
$var wire 1 [! \RAM1|ram~150_combout\ $end
$var wire 1 \! \ULA1|Add0~10\ $end
$var wire 1 ]! \ULA1|Add0~13_sumout\ $end
$var wire 1 ^! \REGA|DOUT[3]~feeder_combout\ $end
$var wire 1 _! \ULA1|Add1~10\ $end
$var wire 1 `! \ULA1|Add1~13_sumout\ $end
$var wire 1 a! \ULA1|saida[3]~3_combout\ $end
$var wire 1 b! \RAM1|ram~20_q\ $end
$var wire 1 c! \RAM1|ram~151_combout\ $end
$var wire 1 d! \RAM1|ram~152_combout\ $end
$var wire 1 e! \ULA1|Add0~14\ $end
$var wire 1 f! \ULA1|Add0~17_sumout\ $end
$var wire 1 g! \REGA|DOUT[4]~feeder_combout\ $end
$var wire 1 h! \ULA1|Add1~14\ $end
$var wire 1 i! \ULA1|Add1~17_sumout\ $end
$var wire 1 j! \FLAG|DOUT~2_combout\ $end
$var wire 1 k! \ULA1|saida[5]~5_combout\ $end
$var wire 1 l! \ULA1|Add0~18\ $end
$var wire 1 m! \ULA1|Add0~21_sumout\ $end
$var wire 1 n! \REGA|DOUT[5]~feeder_combout\ $end
$var wire 1 o! \REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 p! \RAM1|ram~22_q\ $end
$var wire 1 q! \RAM1|ram~155_combout\ $end
$var wire 1 r! \RAM1|ram~156_combout\ $end
$var wire 1 s! \ULA1|Add1~18\ $end
$var wire 1 t! \ULA1|Add1~21_sumout\ $end
$var wire 1 u! \RAM1|ram~23feeder_combout\ $end
$var wire 1 v! \RAM1|ram~23_q\ $end
$var wire 1 w! \RAM1|ram~157_combout\ $end
$var wire 1 x! \RAM1|ram~158_combout\ $end
$var wire 1 y! \ULA1|saida[6]~6_combout\ $end
$var wire 1 z! \ULA1|Add0~22\ $end
$var wire 1 {! \ULA1|Add0~25_sumout\ $end
$var wire 1 |! \REGA|DOUT[6]~feeder_combout\ $end
$var wire 1 }! \REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 ~! \ULA1|Add1~22\ $end
$var wire 1 !" \ULA1|Add1~25_sumout\ $end
$var wire 1 "" \ULA1|Add0~26\ $end
$var wire 1 #" \ULA1|Add0~29_sumout\ $end
$var wire 1 $" \REGA|DOUT[7]~feeder_combout\ $end
$var wire 1 %" \ULA1|saida[7]~7_combout\ $end
$var wire 1 &" \REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 '" \RAM1|ram~24_q\ $end
$var wire 1 (" \RAM1|ram~159_combout\ $end
$var wire 1 )" \RAM1|ram~160_combout\ $end
$var wire 1 *" \ULA1|Add1~26\ $end
$var wire 1 +" \ULA1|Add1~29_sumout\ $end
$var wire 1 ," \FLAG|DOUT~0_combout\ $end
$var wire 1 -" \FLAG|DOUT~q\ $end
$var wire 1 ." \LOG_DESVIO|SelMuxPC[0]~0_combout\ $end
$var wire 1 /" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 0" \MUX2|MUX_OUT[2]~2_combout\ $end
$var wire 1 1" \ROM1|memROM~1_combout\ $end
$var wire 1 2" \LOG_DESVIO|SelMuxPC[1]~1_combout\ $end
$var wire 1 3" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 4" \MUX2|MUX_OUT[0]~0_combout\ $end
$var wire 1 5" \incrementaPC|Add0~14\ $end
$var wire 1 6" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 7" \MUX2|MUX_OUT[4]~4_combout\ $end
$var wire 1 8" \incrementaPC|Add0~18\ $end
$var wire 1 9" \incrementaPC|Add0~21_sumout\ $end
$var wire 1 :" \MUX2|MUX_OUT[5]~5_combout\ $end
$var wire 1 ;" \incrementaPC|Add0~22\ $end
$var wire 1 <" \incrementaPC|Add0~25_sumout\ $end
$var wire 1 =" \MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 >" \incrementaPC|Add0~26\ $end
$var wire 1 ?" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 @" \MUX2|MUX_OUT[7]~7_combout\ $end
$var wire 1 A" \decoderInstru1|Equal4~0_combout\ $end
$var wire 1 B" \decoderInstru1|saida~0_combout\ $end
$var wire 1 C" \REGA|DOUT\ [7] $end
$var wire 1 D" \REGA|DOUT\ [6] $end
$var wire 1 E" \REGA|DOUT\ [5] $end
$var wire 1 F" \REGA|DOUT\ [4] $end
$var wire 1 G" \REGA|DOUT\ [3] $end
$var wire 1 H" \REGA|DOUT\ [2] $end
$var wire 1 I" \REGA|DOUT\ [1] $end
$var wire 1 J" \REGA|DOUT\ [0] $end
$var wire 1 K" \PC|DOUT\ [8] $end
$var wire 1 L" \PC|DOUT\ [7] $end
$var wire 1 M" \PC|DOUT\ [6] $end
$var wire 1 N" \PC|DOUT\ [5] $end
$var wire 1 O" \PC|DOUT\ [4] $end
$var wire 1 P" \PC|DOUT\ [3] $end
$var wire 1 Q" \PC|DOUT\ [2] $end
$var wire 1 R" \PC|DOUT\ [1] $end
$var wire 1 S" \PC|DOUT\ [0] $end
$var wire 1 T" \REG_RET|DOUT\ [8] $end
$var wire 1 U" \REG_RET|DOUT\ [7] $end
$var wire 1 V" \REG_RET|DOUT\ [6] $end
$var wire 1 W" \REG_RET|DOUT\ [5] $end
$var wire 1 X" \REG_RET|DOUT\ [4] $end
$var wire 1 Y" \REG_RET|DOUT\ [3] $end
$var wire 1 Z" \REG_RET|DOUT\ [2] $end
$var wire 1 [" \REG_RET|DOUT\ [1] $end
$var wire 1 \" \REG_RET|DOUT\ [0] $end
$var wire 1 ]" \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ^" \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 _" \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 `" \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 a" \REGA|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 b" \REGA|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 c" \REGA|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 d" \REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 e" \REGA|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 f" \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 g" \FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 h" \FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 i" \LOG_DESVIO|ALT_INV_SelMuxPC[0]~2_combout\ $end
$var wire 1 j" \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 k" \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 l" \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 m" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 n" \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 "# \MUX1|ALT_INV_saida_MUX[7]~1_combout\ $end
$var wire 1 ## \MUX1|ALT_INV_saida_MUX[7]~0_combout\ $end
$var wire 1 $# \decoderInstru1|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 (# \REG_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 )# \REG_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 *# \REG_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 +# \REG_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 ,# \REG_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 -# \REG_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 .# \REG_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 /# \REG_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 0# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 1# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 2# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 3# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 4# \LOG_DESVIO|ALT_INV_SelMuxPC[1]~1_combout\ $end
$var wire 1 5# \LOG_DESVIO|ALT_INV_SelMuxPC[0]~0_combout\ $end
$var wire 1 6# \FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 7# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 8# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 9# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 :# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 ;# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 <# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 =# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ># \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 ?# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 @# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 A# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 B# \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 C# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 D# \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 E# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 F# \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 G# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 H# \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 I# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 J# \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 K# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 L# \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 M# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 N# \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 O# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 P# \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 Q# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 R# \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 S# \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 T# \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 U# \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 V# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 W# \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 X# \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 Y# \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 Z# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 [# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 \# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 ]# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 ^# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 _# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 `# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 a# \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0#
0$
1%
0D
0G
1H
xI
1J
1K
1L
1M
1N
1O
xP
0q
0r
1s
0t
0u
xv
xw
xx
xy
1z
x{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
1(!
1)!
0*!
1+!
0,!
0-!
0.!
0/!
10!
01!
02!
13!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
1*"
0+"
0,"
0-"
1."
0/"
10"
01"
02"
13"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
0f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
0##
1$#
1%#
1&#
1'#
10#
11#
12#
13#
14#
05#
16#
07#
18#
19#
1:#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
0Y#
x&
x'
x(
1)
xQ
xR
xS
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
xK"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
xT"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0E
1F
$end
#20000
0)
0T
0z
1f"
1|
1~
1"!
1#!
1&!
1R"
1P"
1Q"
1\"
0/#
0@#
0?#
0A#
0]"
0_"
0^"
1/"
1%!
1/!
1'!
1,!
0(!
1*!
15!
01#
02#
17#
00#
0:#
0V#
0X#
0W#
1Y
1[
1Z
00!
0)!
0."
0+!
00"
1:
19
18
15#
1+!
10!
10"
14"
0p
0s
0F
0%
#40000
1)
1T
1z
0f"
0|
0~
#60000
0)
0T
0z
1f"
1|
1~
1!!
1S"
0`"
03"
1$!
1(!
11"
09#
07#
1Y#
1\
0%!
1-!
04"
12"
1X#
1;
0/"
1.!
04#
0+!
1W#
00!
00"
14"
0/!
15"
1V#
1o
1t
16"
0U#
1E
1D
#80000
1)
1T
1z
0f"
0|
0~
#100000
0)
0T
0z
1f"
1|
1~
0"!
0#!
0&!
0R"
0P"
0Q"
1@#
1?#
1A#
1]"
1_"
1^"
1/"
0.!
1%!
0-!
1/!
05"
0(!
11!
05!
1>!
03#
11#
08#
17#
0V#
0X#
0W#
0Y
0[
0Z
06"
0/"
0/!
14!
1."
02"
1A"
1V#
1W#
1U#
0:
09
08
14#
05#
0i"
10"
1q
0o
0t
1p
1$
1F
0E
0D
#120000
1)
1T
1z
0f"
0|
0~
#140000
0)
0T
0z
1f"
1|
1~
1"!
1Q"
0@#
0^"
1/"
01"
19#
0W#
1Z
03!
16!
1:!
0."
0A"
19
15#
0$#
1##
17!
1A!
1D!
0L!
1S!
0_!
1V!
1+!
04"
0M#
0L#
0P#
0Q#
0"#
0q
0p
1`!
0h!
1M!
0R!
1B!
1E!
1T!
1W!
0N#
0J#
0$
0F
0S!
1i!
0s!
0H#
1L#
1t!
0~!
0F#
1!"
0*"
0D#
1+"
0B#
#160000
1)
1T
1z
0f"
0|
0~
#180000
0)
0T
0z
1f"
1|
1~
0!!
1#!
1R"
1J"
1H"
1X!
0S"
0e"
0_#
0a#
0A#
0_"
1`"
13"
0$!
0%!
1-!
0>!
0'!
15!
1<!
0A!
1I!
0D!
1L!
0V!
1\!
1S!
0L#
1M#
1P#
1Q#
01#
1:#
13#
1X#
0Y#
0\
1d
1l
1f
1n
1[
1]!
0M!
1R!
1J!
0/"
1.!
1%!
0-!
0+!
14"
06!
07!
0:!
1A!
0I!
1D!
0S!
1_!
1V!
0\!
0B!
0E!
0W!
0T!
0X#
1W#
0O#
1N#
0K#
0;
1:
13
11
1C
1A
1/"
0.!
1/!
1S!
0M#
1L#
0P#
0Q#
1"#
1$#
1^!
1K!
00"
1+!
0]!
0`!
1h!
0J!
0L#
0V#
0W#
18!
1a!
1k!
1y!
1%"
1B!
1E!
1W!
0/!
1O#
1J#
1K#
10"
10!
1T!
0i!
1s!
1V#
0^!
0a!
0K!
1H#
00!
0t!
1~!
08!
1F#
0!"
1*"
0k!
1D#
0+"
0y!
1B#
0%"
#200000
1)
1T
1z
0f"
0|
0~
#220000
0)
0T
0z
1f"
1|
1~
1!!
1F!
1Y!
1S"
0|"
0'#
0`"
03"
1$!
1'!
1(!
01!
0<!
1G!
1Z!
0{"
0&#
18#
07#
0:#
1Y#
1\
0%!
1-!
04"
17!
12!
13!
04!
1H!
1[!
1X#
1;
0/"
1.!
0z"
0%#
1i"
0##
0h"
0"#
0+!
1W#
07!
0A!
1I!
0D!
0S!
0V!
1\!
1/!
00"
0V#
1M#
1L#
1P#
1Q#
1"#
1]!
1J!
0B!
0E!
0T!
1j!
0W!
10!
0O#
0K#
0g"
1^!
1K!
1,"
#240000
1)
1T
1z
0f"
0|
0~
#260000
0)
0T
0z
1f"
1|
1~
0!!
0"!
0#!
1&!
0R"
1P"
1-"
0Q"
0S"
1@#
06#
0?#
1A#
0]"
1_"
1^"
1`"
13"
0$!
1/"
0.!
1%!
0-!
0/!
15"
0(!
0*!
11!
11"
09#
08#
12#
17#
1V#
0X#
0W#
0Y#
0\
1u
1Y
0[
0Z
16"
0/"
1/!
05"
0%!
14"
10"
00!
1+!
0G!
0Z!
14!
02!
1."
1A"
1X#
0V#
1W#
0U#
0;
0:
09
18
1"
06"
05#
1h"
0i"
1{"
1&#
17"
00"
10!
0+!
1U#
0H!
0[!
1+!
00!
04"
07"
1z"
1%#
1q
1p
1A!
0I!
1D!
1S!
1V!
0\!
1$
1F
0M#
0L#
0P#
0Q#
0]!
0J!
1B!
1E!
1T!
1W!
1O#
1K#
0^!
0K!
#280000
1)
1T
1z
0f"
0|
0~
#300000
0)
0T
0z
1f"
1|
1~
1#!
0&!
1R"
0P"
1?#
0A#
1]"
0_"
1%!
0/!
0'!
1*!
0,!
1>!
03#
10#
02#
1:#
1V#
0X#
0Y
1[
0A"
1B"
0+!
10!
14"
1:
08
1r
0q
1#
0$
#320000
1)
1T
1z
0f"
0|
0~
#340000
0)
0T
0z
1f"
1|
1~
1!!
0#!
1&!
0R"
1P"
1S"
0?#
1A#
0]"
1_"
0`"
03"
1$!
0%!
1/!
1'!
1,!
01!
0>!
01"
19#
13#
18#
00#
0:#
0V#
1X#
1Y#
1\
1Y
0[
1%!
00!
04!
1G!
1Z!
04"
0."
0B"
0X#
1;
0:
18
15#
0{"
0&#
1i"
1H!
1[!
1+!
10!
0z"
0%#
0r
0p
0A!
1I!
0D!
0S!
0V!
1\!
0#
0F
1M#
1L#
1P#
1Q#
1]!
1J!
0B!
0E!
0T!
0W!
0O#
0K#
1^!
1K!
#360000
1)
1T
1z
0f"
0|
0~
#380000
0)
0T
0z
1f"
1|
1~
0!!
1#!
1R"
0S"
0A#
0_"
1`"
13"
0$!
0%!
1-!
11!
05!
11#
08#
1X#
0Y#
0\
1[
1/"
1%!
0-!
14"
0+!
03!
14!
16!
1:!
0H!
0[!
0X#
0W#
0;
1:
0/"
1z"
1%#
0$#
0i"
1##
10"
1+!
1W#
17!
1A!
0I!
1D!
00"
0P#
0Q#
0"#
0J!
1T!
1B!
1O#
0K!
#400000
1)
1T
1z
0f"
0|
0~
#420000
0)
0T
0z
1f"
1|
1~
1!!
0J"
1S"
1a#
0`"
03"
1$!
1(!
01!
15!
0A!
0D!
1P#
1Q#
01#
18#
07#
1Y#
1\
0f
0n
0%!
1-!
04"
12!
13!
04!
06!
0:!
1H!
1S!
0T!
1V!
0\!
1[!
0B!
1X#
1;
03
0C
1/"
0z"
0M#
0L#
0%#
1$#
1i"
0##
0h"
0+!
0]!
0W#
07!
1A!
1D!
0L!
0j!
1W!
0S!
1T!
0V!
1\!
1K#
10"
1M#
1L#
1g"
0P#
0Q#
1"#
0^!
1]!
1M!
0R!
1B!
1E!
0,"
0T!
0W!
0N#
0K#
1S!
0_!
1^!
1N!
0L#
1`!
0h!
1T!
0J#
1i!
0s!
1a!
0H#
1t!
0~!
18!
0F#
1!"
0*"
1k!
0D#
1+"
1y!
0B#
1%"
#440000
1)
1T
1z
0f"
0|
0~
#460000
0)
0T
0z
1f"
1|
1~
0!!
1"!
0#!
0R"
0-"
1Q"
0S"
0@#
16#
1A#
1_"
0^"
1`"
13"
0$!
0/"
1.!
1%!
0-!
0'!
0(!
0*!
11!
1>!
11"
09#
03#
08#
12#
17#
1:#
0X#
1W#
0Y#
0\
0u
0[
1Z
1/"
0.!
0/!
15"
0%!
00"
1+!
14!
0G!
0Z!
14"
02!
1B"
1X#
1V#
0W#
0;
0:
19
0"
16"
1/!
05"
1h"
1{"
1&#
0i"
10"
00!
0+!
0V#
0U#
0H!
0[!
06"
17"
10!
1U#
1z"
1%#
1r
0A!
0D!
1L!
0S!
1_!
1V!
0\!
07"
1#
0M#
1L#
1P#
1Q#
0]!
0`!
1h!
0M!
1R!
0B!
0E!
0T!
1W!
1N#
1J#
1K#
1S!
0i!
1s!
0^!
0a!
0N!
1H#
0L#
0t!
1~!
1T!
08!
1F#
0!"
1*"
0k!
1D#
0+"
0y!
1B#
0%"
#480000
1)
1T
1z
0f"
0|
0~
#500000
0)
0T
0z
1f"
1|
1~
1!!
1S"
0`"
03"
1$!
1'!
1*!
0,!
05!
11#
10#
02#
0:#
1Y#
1\
1%!
04"
1."
1A"
0B"
0X#
1;
05#
1+!
0+!
14"
0r
1q
1p
0#
1$
1F
#520000
1)
1T
1z
0f"
0|
0~
#540000
0)
0T
0z
1f"
1|
1~
#560000
