

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_141_7'
================================================================
* Date:           Wed Sep 14 20:24:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.976 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_7  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     139|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     139|     261|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_22_1_1_U84  |mux_32_22_1_1  |        0|   0|  0|  14|    0|
    |mux_32_22_1_1_U88  |mux_32_22_1_1  |        0|   0|  0|  14|    0|
    |mux_42_22_1_1_U85  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U86  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U87  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U89  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U90  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U91  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0| 148|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_216_p2    |         +|   0|  0|   9|           2|           2|
    |i_V_14_fu_330_p2       |         +|   0|  0|  12|           4|           2|
    |icmp_ln1065_fu_188_p2  |      icmp|   0|  0|   9|           4|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  32|          11|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |i_V_6_fu_52               |   9|          2|    4|          8|
    |x_imag_3taps_V_0_2_fu_68  |   9|          2|   22|         44|
    |x_imag_3taps_V_1_2_fu_72  |   9|          2|   22|         44|
    |x_imag_3taps_V_2_2_fu_76  |   9|          2|   22|         44|
    |x_real_3taps_V_0_2_fu_56  |   9|          2|   22|         44|
    |x_real_3taps_V_1_2_fu_60  |   9|          2|   22|         44|
    |x_real_3taps_V_2_2_fu_64  |   9|          2|   22|         44|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  81|         18|  138|        276|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_V_6_fu_52               |   4|   0|    4|          0|
    |x_imag_3taps_V_0_2_fu_68  |  22|   0|   22|          0|
    |x_imag_3taps_V_1_2_fu_72  |  22|   0|   22|          0|
    |x_imag_3taps_V_2_2_fu_76  |  22|   0|   22|          0|
    |x_real_3taps_V_0_2_fu_56  |  22|   0|   22|          0|
    |x_real_3taps_V_1_2_fu_60  |  22|   0|   22|          0|
    |x_real_3taps_V_2_2_fu_64  |  22|   0|   22|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 139|   0|  139|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|x_imag_3taps_V_2_1             |   in|   22|     ap_none|                     x_imag_3taps_V_2_1|        scalar|
|x_imag_3taps_V_1_1             |   in|   22|     ap_none|                     x_imag_3taps_V_1_1|        scalar|
|x_imag_3taps_V_0_1             |   in|   22|     ap_none|                     x_imag_3taps_V_0_1|        scalar|
|x_real_3taps_V_2_1             |   in|   22|     ap_none|                     x_real_3taps_V_2_1|        scalar|
|x_real_3taps_V_1_1             |   in|   22|     ap_none|                     x_real_3taps_V_1_1|        scalar|
|x_real_3taps_V_0_1             |   in|   22|     ap_none|                     x_real_3taps_V_0_1|        scalar|
|i_V                            |   in|    4|     ap_none|                                    i_V|        scalar|
|x_imag_3taps_V_2_2_out         |  out|   22|      ap_vld|                 x_imag_3taps_V_2_2_out|       pointer|
|x_imag_3taps_V_2_2_out_ap_vld  |  out|    1|      ap_vld|                 x_imag_3taps_V_2_2_out|       pointer|
|x_imag_3taps_V_1_2_out         |  out|   22|      ap_vld|                 x_imag_3taps_V_1_2_out|       pointer|
|x_imag_3taps_V_1_2_out_ap_vld  |  out|    1|      ap_vld|                 x_imag_3taps_V_1_2_out|       pointer|
|x_real_3taps_V_2_2_out         |  out|   22|      ap_vld|                 x_real_3taps_V_2_2_out|       pointer|
|x_real_3taps_V_2_2_out_ap_vld  |  out|    1|      ap_vld|                 x_real_3taps_V_2_2_out|       pointer|
|x_real_3taps_V_1_2_out         |  out|   22|      ap_vld|                 x_real_3taps_V_1_2_out|       pointer|
|x_real_3taps_V_1_2_out_ap_vld  |  out|    1|      ap_vld|                 x_real_3taps_V_1_2_out|       pointer|
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+

