Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May  1 10:42:21 2025
| Host         : hp running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_dot_product_engine_timing_summary_routed.rpt -pb top_dot_product_engine_timing_summary_routed.pb -rpx top_dot_product_engine_timing_summary_routed.rpx -warn_on_violation
| Design       : top_dot_product_engine
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  145         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (112)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (112)
--------------------------------
 There are 112 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.573        0.000                      0                81867        0.054        0.000                      0                81867        1.732        0.000                       0                 51926  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.573        0.000                      0                81867        0.054        0.000                      0                81867        1.732        0.000                       0                 51926  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 2.911ns (69.789%)  route 1.260ns (30.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 9.290 - 5.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.518     4.699    dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/aclk
    DSP48_X1Y53          DSP48E1                                      r  dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.860     7.559 r  dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[24]
                         net (fo=1, routed)           0.893     8.452    dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/P[0]
    SLICE_X37Y135        LUT3 (Prop_lut3_I1_O)        0.051     8.503 r  dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.367     8.870    dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X37Y135        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD27                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     5.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     7.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.321     9.290    dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X37Y135        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.300     9.590    
                         clock uncertainty           -0.035     9.555    
    SLICE_X37Y135        FDRE (Setup_fdre_C_D)       -0.112     9.443    dpe_inst/GEN_ADD_LVL1[17].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 2.911ns (71.763%)  route 1.145ns (28.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 9.236 - 5.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.470     4.651    dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/aclk
    DSP48_X3Y55          DSP48E1                                      r  dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y55          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.860     7.511 r  dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[24]
                         net (fo=1, routed)           0.925     8.436    dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/P[0]
    SLICE_X87Y139        LUT3 (Prop_lut3_I1_O)        0.051     8.487 r  dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.220     8.707    dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X87Y139        FDRE                                         r  dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD27                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     5.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     7.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.267     9.236    dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X87Y139        FDRE                                         r  dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.300     9.536    
                         clock uncertainty           -0.035     9.501    
    SLICE_X87Y139        FDRE (Setup_fdre_C_D)       -0.124     9.377    dpe_inst/GEN_ADD_LVL4[2].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 2.907ns (71.999%)  route 1.131ns (28.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 9.230 - 5.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.465     4.646    dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/aclk
    DSP48_X3Y46          DSP48E1                                      r  dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.860     7.506 r  dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[24]
                         net (fo=1, routed)           0.834     8.339    dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/P[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I1_O)        0.047     8.386 r  dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.297     8.683    dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X85Y118        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD27                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     5.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     7.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.261     9.230    dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X85Y118        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.300     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X85Y118        FDRE (Setup_fdre_C_D)       -0.113     9.382    dpe_inst/GEN_ADD_LVL1[22].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                          9.382    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 2.912ns (71.876%)  route 1.139ns (28.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 9.413 - 5.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.645     4.826    dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/aclk
    DSP48_X3Y37          DSP48E1                                      r  dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.860     7.686 r  dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[24]
                         net (fo=1, routed)           0.809     8.494    dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/P[0]
    SLICE_X95Y95         LUT3 (Prop_lut3_I1_O)        0.052     8.546 r  dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.331     8.877    dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X94Y95         FDRE                                         r  dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD27                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     5.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     7.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.444     9.413    dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X94Y95         FDRE                                         r  dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.302     9.715    
                         clock uncertainty           -0.035     9.680    
    SLICE_X94Y95         FDRE (Setup_fdre_C_D)       -0.103     9.577    dpe_inst/GEN_ADD_LVL2[12].add_lvl2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 2.913ns (71.934%)  route 1.137ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 9.233 - 5.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.470     4.651    dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/aclk
    DSP48_X3Y44          DSP48E1                                      r  dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.860     7.511 r  dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[24]
                         net (fo=1, routed)           0.916     8.427    dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/P[0]
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.053     8.480 r  dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.221     8.700    dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X82Y112        FDRE                                         r  dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD27                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     5.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     7.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.264     9.233    dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X82Y112        FDRE                                         r  dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.300     9.533    
                         clock uncertainty           -0.035     9.498    
    SLICE_X82Y112        FDRE (Setup_fdre_C_D)       -0.095     9.403    dpe_inst/GEN_ADD_LVL4[3].add_lvl4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 2.911ns (72.221%)  route 1.120ns (27.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 9.239 - 5.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.474     4.655    dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/aclk
    DSP48_X3Y41          DSP48E1                                      r  dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.860     7.515 r  dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[24]
                         net (fo=1, routed)           0.820     8.334    dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/P[0]
    SLICE_X86Y102        LUT3 (Prop_lut3_I1_O)        0.051     8.385 r  dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.300     8.685    dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X84Y102        FDRE                                         r  dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD27                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     5.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     7.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.270     9.239    dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X84Y102        FDRE                                         r  dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.300     9.539    
                         clock uncertainty           -0.035     9.504    
    SLICE_X84Y102        FDRE (Setup_fdre_C_D)       -0.113     9.391    dpe_inst/GEN_ADD_LVL3[6].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 2.912ns (72.471%)  route 1.106ns (27.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 9.100 - 5.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.329     4.510    dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/aclk
    DSP48_X1Y89          DSP48E1                                      r  dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y89          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.860     7.370 r  dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[24]
                         net (fo=1, routed)           0.806     8.175    dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/P[0]
    SLICE_X27Y224        LUT3 (Prop_lut3_I1_O)        0.052     8.227 r  dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.301     8.528    dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X27Y223        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD27                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     5.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     7.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.131     9.100    dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X27Y223        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.305     9.405    
                         clock uncertainty           -0.035     9.370    
    SLICE_X27Y223        FDRE (Setup_fdre_C_D)       -0.115     9.255    dpe_inst/GEN_ADD_LVL1[2].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                          9.255    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 2.911ns (72.846%)  route 1.085ns (27.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.071ns = ( 9.071 - 5.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.302     4.483    dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/aclk
    DSP48_X3Y60          DSP48E1                                      r  dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y60          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.860     7.343 r  dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[24]
                         net (fo=1, routed)           0.727     8.069    dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/P[0]
    SLICE_X93Y152        LUT3 (Prop_lut3_I1_O)        0.051     8.120 r  dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.358     8.479    dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X90Y152        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD27                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     5.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     7.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.102     9.071    dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X90Y152        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.298     9.369    
                         clock uncertainty           -0.035     9.334    
    SLICE_X90Y152        FDRE (Setup_fdre_C_D)       -0.095     9.239    dpe_inst/GEN_ADD_LVL1[15].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                          9.239    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 2.911ns (73.540%)  route 1.047ns (26.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 9.048 - 5.000 ) 
    Source Clock Delay      (SCD):    4.463ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.282     4.463    dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/aclk
    DSP48_X3Y92          DSP48E1                                      r  dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y92          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.860     7.323 r  dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[24]
                         net (fo=1, routed)           0.827     8.150    dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/P[0]
    SLICE_X89Y233        LUT3 (Prop_lut3_I1_O)        0.051     8.201 r  dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.220     8.421    dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X89Y233        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD27                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     5.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     7.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.079     9.048    dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X89Y233        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.305     9.353    
                         clock uncertainty           -0.035     9.318    
    SLICE_X89Y233        FDRE (Setup_fdre_C_D)       -0.124     9.194    dpe_inst/GEN_ADD_LVL1[4].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 2.911ns (73.871%)  route 1.030ns (26.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 9.289 - 5.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.523     4.704    dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/aclk
    DSP48_X1Y55          DSP48E1                                      r  dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.860     7.564 r  dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[24]
                         net (fo=1, routed)           0.809     8.373    dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/P[0]
    SLICE_X40Y137        LUT3 (Prop_lut3_I1_O)        0.051     8.424 r  dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.220     8.644    dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X41Y137        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD27                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     5.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     7.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.320     9.289    dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X41Y137        FDRE                                         r  dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.300     9.589    
                         clock uncertainty           -0.035     9.554    
    SLICE_X41Y137        FDRE (Setup_fdre_C_D)       -0.115     9.439    dpe_inst/GEN_ADD_LVL1[16].add_lvl1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                          9.439    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.195ns (50.155%)  route 0.194ns (49.845%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.542     1.777    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X66Y150        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.118     1.895 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=9, routed)           0.194     2.089    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4
    SLICE_X67Y149        LUT3 (Prop_lut3_I2_O)        0.028     2.117 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[7].mux_lut/O
                         net (fo=1, routed)           0.000     2.117    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/A[7]
    SLICE_X67Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.166 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.166    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]_0[7]
    SLICE_X67Y149        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.366     0.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.528    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.558 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.814     2.372    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X67Y149        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.331     2.041    
    SLICE_X67Y149        FDRE (Hold_fdre_C_D)         0.071     2.112    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dpe_inst/GEN_MUL[58].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_MUL[58].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.107ns (52.431%)  route 0.097ns (47.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.685     1.920    dpe_inst/GEN_MUL[58].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X38Y99         FDRE                                         r  dpe_inst/GEN_MUL[58].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.107     2.027 r  dpe_inst/GEN_MUL[58].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]/Q
                         net (fo=1, routed)           0.097     2.124    dpe_inst/GEN_MUL[58].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X40Y100        FDRE                                         r  dpe_inst/GEN_MUL[58].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.366     0.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.528    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.558 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.852     2.410    dpe_inst/GEN_MUL[58].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIGN_UP_DELAY/i_pipe/aclk
    SLICE_X40Y100        FDRE                                         r  dpe_inst/GEN_MUL[58].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.351     2.059    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.009     2.068    dpe_inst/GEN_MUL[58].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.194ns (55.537%)  route 0.155ns (44.463%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.583     1.818    dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X77Y130        FDRE                                         r  dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.100     1.918 r  dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=2, routed)           0.155     2.073    dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][2][0]
    SLICE_X82Y130        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     2.167 r  dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/O[1]
                         net (fo=1, routed)           0.000     2.167    dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/D[1]
    SLICE_X82Y130        FDRE                                         r  dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.366     0.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.528    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.558 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.804     2.362    dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X82Y130        FDRE                                         r  dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.351     2.011    
    SLICE_X82Y130        FDRE (Hold_fdre_C_D)         0.092     2.103    dpe_inst/GEN_ADD_LVL3[5].add_lvl3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dpe_inst/GEN_CONV[10].int8_to_fp32/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_MUL[10].fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.688%)  route 0.195ns (60.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.517     1.752    dpe_inst/GEN_CONV[10].int8_to_fp32/inst/i_synth/i_nd_to_rdy/aclk
    SLICE_X79Y218        FDRE                                         r  dpe_inst/GEN_CONV[10].int8_to_fp32/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y218        FDRE (Prop_fdre_C_Q)         0.100     1.852 r  dpe_inst/GEN_CONV[10].int8_to_fp32/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]/Q
                         net (fo=6, routed)           0.195     2.046    dpe_inst/GEN_MUL[10].fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/s_axis_b_tvalid
    SLICE_X80Y219        LUT5 (Prop_lut5_I3_O)        0.028     2.074 r  dpe_inst/GEN_MUL[10].fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_valid_i_1/O
                         net (fo=1, routed)           0.000     2.074    dpe_inst/GEN_MUL[10].fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_valid_nxt
    SLICE_X80Y219        FDRE                                         r  dpe_inst/GEN_MUL[10].fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.366     0.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.528    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.558 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.723     2.281    dpe_inst/GEN_MUL[10].fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X80Y219        FDRE                                         r  dpe_inst/GEN_MUL[10].fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_valid_reg/C
                         clock pessimism             -0.331     1.950    
    SLICE_X80Y219        FDRE (Hold_fdre_C_D)         0.060     2.010    dpe_inst/GEN_MUL[10].fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.486%)  route 0.149ns (50.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.644     1.879    dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/aclk
    SLICE_X14Y148        FDRE                                         r  dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_fdre_C_Q)         0.118     1.997 f  dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=4, routed)           0.149     2.146    dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0[1]
    SLICE_X14Y150        LUT6 (Prop_lut6_I1_O)        0.028     2.174 r  dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.174    dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/D[1]
    SLICE_X14Y150        FDRE                                         r  dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.366     0.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.528    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.558 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.792     2.350    dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X14Y150        FDRE                                         r  dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.331     2.019    
    SLICE_X14Y150        FDRE (Hold_fdre_C_D)         0.087     2.106    dpe_inst/GEN_CONV[34].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.197ns (48.667%)  route 0.208ns (51.333%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.542     1.777    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X66Y150        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.118     1.895 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=9, routed)           0.208     2.103    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4
    SLICE_X67Y149        LUT3 (Prop_lut3_I2_O)        0.028     2.131 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[6].mux_lut/O
                         net (fo=1, routed)           0.000     2.131    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/A[6]
    SLICE_X67Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.182 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.182    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]_0[6]
    SLICE_X67Y149        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.366     0.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.528    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.558 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.814     2.372    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X67Y149        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.331     2.041    
    SLICE_X67Y149        FDRE (Hold_fdre_C_D)         0.071     2.112    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.218ns (50.961%)  route 0.210ns (49.039%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.552     1.787    dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X102Y155       FDRE                                         r  dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y155       FDRE (Prop_fdre_C_Q)         0.107     1.894 r  dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[1]/Q
                         net (fo=1, routed)           0.210     2.104    dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/Q[1]
    SLICE_X102Y147       LUT2 (Prop_lut2_I1_O)        0.064     2.168 r  dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     2.168    dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[1]
    SLICE_X102Y147       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.215 r  dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.215    dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/D[1]
    SLICE_X102Y147       FDRE                                         r  dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.366     0.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.528    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.558 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.825     2.383    dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X102Y147       FDRE                                         r  dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.331     2.052    
    SLICE_X102Y147       FDRE (Hold_fdre_C_D)         0.092     2.144    dpe_inst/GEN_CONV[29].int8_to_fp32/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dpe_inst/GEN_MUL[48].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_MUL[48].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.651%)  route 0.101ns (50.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.609     1.844    dpe_inst/GEN_MUL[48].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X112Y107       FDRE                                         r  dpe_inst/GEN_MUL[48].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.100     1.944 r  dpe_inst/GEN_MUL[48].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.101     2.045    dpe_inst/GEN_MUL[48].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/first_q
    SLICE_X110Y107       SRL16E                                       r  dpe_inst/GEN_MUL[48].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.366     0.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.528    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.558 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.828     2.386    dpe_inst/GEN_MUL[48].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X110Y107       SRL16E                                       r  dpe_inst/GEN_MUL[48].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
                         clock pessimism             -0.511     1.875    
    SLICE_X110Y107       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.974    dpe_inst/GEN_MUL[48].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dpe_inst/GEN_MUL[17].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_MUL[17].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.391%)  route 0.102ns (50.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.590     1.825    dpe_inst/GEN_MUL[17].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X9Y190         FDRE                                         r  dpe_inst/GEN_MUL[17].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y190         FDRE (Prop_fdre_C_Q)         0.100     1.925 r  dpe_inst/GEN_MUL[17].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.102     2.027    dpe_inst/GEN_MUL[17].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/first_q[1]
    SLICE_X10Y190        SRL16E                                       r  dpe_inst/GEN_MUL[17].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.366     0.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.528    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.558 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.791     2.349    dpe_inst/GEN_MUL[17].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X10Y190        SRL16E                                       r  dpe_inst/GEN_MUL[17].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
                         clock pessimism             -0.491     1.858    
    SLICE_X10Y190        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.956    dpe_inst/GEN_MUL[17].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dpe_inst/GEN_MUL[15].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpe_inst/GEN_MUL[15].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.540     1.775    dpe_inst/GEN_MUL[15].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X83Y187        FDRE                                         r  dpe_inst/GEN_MUL[15].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y187        FDRE (Prop_fdre_C_Q)         0.100     1.875 r  dpe_inst/GEN_MUL[15].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.101     1.976    dpe_inst/GEN_MUL[15].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/first_q[1]
    SLICE_X86Y187        SRL16E                                       r  dpe_inst/GEN_MUL[15].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.366     0.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.528    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.558 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.740     2.298    dpe_inst/GEN_MUL[15].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X86Y187        SRL16E                                       r  dpe_inst/GEN_MUL[15].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
                         clock pessimism             -0.491     1.807    
    SLICE_X86Y187        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.905    dpe_inst/GEN_MUL[15].fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.819         5.000       3.181      DSP48_X0Y78    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.819         5.000       3.181      DSP48_X0Y79    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.819         5.000       3.181      DSP48_X3Y88    dpe_inst/GEN_MUL[10].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.819         5.000       3.181      DSP48_X3Y89    dpe_inst/GEN_MUL[10].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.819         5.000       3.181      DSP48_X3Y86    dpe_inst/GEN_MUL[11].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.819         5.000       3.181      DSP48_X3Y87    dpe_inst/GEN_MUL[11].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.819         5.000       3.181      DSP48_X4Y76    dpe_inst/GEN_MUL[12].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.819         5.000       3.181      DSP48_X4Y77    dpe_inst/GEN_MUL[12].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.819         5.000       3.181      DSP48_X4Y74    dpe_inst/GEN_MUL[13].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.819         5.000       3.181      DSP48_X4Y75    dpe_inst/GEN_MUL[13].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y198  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y198  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y196  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y198  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y198  GEN_X_BRAMS[0].bram_inst/mem_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.718ns  (logic 2.604ns (45.547%)  route 3.114ns (54.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.395     4.576    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y144        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y144        FDRE (Prop_fdre_C_Q)         0.204     4.780 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/Q
                         net (fo=1, routed)           3.114     7.894    y_out_OBUF[1]
    W22                  OBUF (Prop_obuf_I_O)         2.400    10.294 r  y_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.294    y_out[1]
    W22                                                               r  y_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 2.605ns (46.706%)  route 2.973ns (53.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.395     4.576    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y144        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y144        FDRE (Prop_fdre_C_Q)         0.204     4.780 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/Q
                         net (fo=1, routed)           2.973     7.753    y_out_OBUF[2]
    W21                  OBUF (Prop_obuf_I_O)         2.401    10.154 r  y_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.154    y_out[2]
    W21                                                               r  y_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.532ns  (logic 2.675ns (48.363%)  route 2.857ns (51.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.395     4.576    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y144        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y144        FDRE (Prop_fdre_C_Q)         0.204     4.780 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/Q
                         net (fo=1, routed)           2.857     7.637    y_out_OBUF[15]
    V30                  OBUF (Prop_obuf_I_O)         2.471    10.108 r  y_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.108    y_out[15]
    V30                                                               r  y_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.522ns  (logic 2.649ns (47.978%)  route 2.872ns (52.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.395     4.576    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X52Y144        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.236     4.812 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/Q
                         net (fo=1, routed)           2.872     7.684    y_out_OBUF[6]
    V21                  OBUF (Prop_obuf_I_O)         2.413    10.098 r  y_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.098    y_out[6]
    V21                                                               r  y_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.464ns  (logic 2.594ns (47.484%)  route 2.869ns (52.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.394     4.575    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X52Y143        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.259     4.834 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/Q
                         net (fo=1, routed)           2.869     7.703    y_out_OBUF[3]
    V24                  OBUF (Prop_obuf_I_O)         2.335    10.039 r  y_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.039    y_out[3]
    V24                                                               r  y_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.447ns  (logic 2.536ns (46.564%)  route 2.911ns (53.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.395     4.576    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y144        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y144        FDRE (Prop_fdre_C_Q)         0.223     4.799 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/Q
                         net (fo=1, routed)           2.911     7.710    y_out_OBUF[11]
    V20                  OBUF (Prop_obuf_I_O)         2.313    10.023 r  y_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.023    y_out[11]
    V20                                                               r  y_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.423ns  (logic 2.549ns (47.005%)  route 2.874ns (52.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.394     4.575    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y143        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.223     4.798 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/Q
                         net (fo=1, routed)           2.874     7.672    y_out_OBUF[5]
    V22                  OBUF (Prop_obuf_I_O)         2.326     9.998 r  y_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.998    y_out[5]
    V22                                                               r  y_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.418ns  (logic 2.564ns (47.326%)  route 2.854ns (52.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.394     4.575    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y143        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.223     4.798 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/Q
                         net (fo=1, routed)           2.854     7.652    y_out_OBUF[8]
    U22                  OBUF (Prop_obuf_I_O)         2.341     9.993 r  y_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.993    y_out[8]
    U22                                                               r  y_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.398ns  (logic 2.561ns (47.451%)  route 2.837ns (52.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.394     4.575    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y143        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.223     4.798 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/Q
                         net (fo=1, routed)           2.837     7.635    y_out_OBUF[7]
    U23                  OBUF (Prop_obuf_I_O)         2.338     9.973 r  y_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.973    y_out[7]
    U23                                                               r  y_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 2.707ns (50.560%)  route 2.647ns (49.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.395     4.576    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X52Y144        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.236     4.812 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/Q
                         net (fo=1, routed)           2.647     7.459    y_out_OBUF[20]
    U29                  OBUF (Prop_obuf_I_O)         2.471     9.929 r  y_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     9.929    y_out[20]
    U29                                                               r  y_out[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.391ns (59.410%)  route 0.951ns (40.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.596     1.831    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y146        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.100     1.931 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/Q
                         net (fo=1, routed)           0.951     2.881    y_out_OBUF[29]
    R26                  OBUF (Prop_obuf_I_O)         1.291     4.173 r  y_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.173    y_out[29]
    R26                                                               r  y_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.421ns (60.313%)  route 0.935ns (39.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.596     1.831    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y146        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.091     1.922 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/Q
                         net (fo=1, routed)           0.935     2.857    y_out_OBUF[26]
    T26                  OBUF (Prop_obuf_I_O)         1.330     4.187 r  y_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     4.187    y_out[26]
    T26                                                               r  y_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.401ns (57.695%)  route 1.027ns (42.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.596     1.831    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X52Y144        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.118     1.949 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/Q
                         net (fo=1, routed)           1.027     2.976    y_out_OBUF[18]
    V26                  OBUF (Prop_obuf_I_O)         1.283     4.259 r  y_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.259    y_out[18]
    V26                                                               r  y_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.442ns (57.875%)  route 1.050ns (42.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.541     1.776    dpe_inst/add_lvl6/inst/i_synth/i_nd_to_rdy/aclk
    SLICE_X66Y153        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y153        FDRE (Prop_fdre_C_Q)         0.118     1.894 r  dpe_inst/add_lvl6/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]/Q
                         net (fo=1, routed)           1.050     2.943    done_OBUF
    R30                  OBUF (Prop_obuf_I_O)         1.324     4.267 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     4.267    done
    R30                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.426ns (55.767%)  route 1.131ns (44.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.596     1.831    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y146        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.091     1.922 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/Q
                         net (fo=1, routed)           1.131     3.053    y_out_OBUF[30]
    P26                  OBUF (Prop_obuf_I_O)         1.335     4.388 r  y_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     4.388    y_out[30]
    P26                                                               r  y_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.409ns (55.036%)  route 1.151ns (44.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.596     1.831    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y146        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.100     1.931 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/Q
                         net (fo=1, routed)           1.151     3.082    y_out_OBUF[27]
    T28                  OBUF (Prop_obuf_I_O)         1.309     4.391 r  y_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     4.391    y_out[27]
    T28                                                               r  y_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.351ns (52.652%)  route 1.215ns (47.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.596     1.831    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X52Y143        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.118     1.949 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/Q
                         net (fo=1, routed)           1.215     3.163    y_out_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         1.233     4.396 r  y_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.396    y_out[0]
    W19                                                               r  y_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.432ns (55.612%)  route 1.143ns (44.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.596     1.831    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y146        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.091     1.922 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/Q
                         net (fo=1, routed)           1.143     3.065    y_out_OBUF[28]
    R28                  OBUF (Prop_obuf_I_O)         1.341     4.405 r  y_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000     4.405    y_out[28]
    R28                                                               r  y_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.397ns (54.214%)  route 1.180ns (45.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.596     1.831    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y146        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.100     1.931 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/Q
                         net (fo=1, routed)           1.180     3.111    y_out_OBUF[25]
    T27                  OBUF (Prop_obuf_I_O)         1.297     4.408 r  y_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     4.408    y_out[25]
    T27                                                               r  y_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.384ns (53.485%)  route 1.204ns (46.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.209    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       0.596     1.831    dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLICE_X53Y144        FDRE                                         r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y144        FDRE (Prop_fdre_C_Q)         0.100     1.931 r  dpe_inst/add_lvl6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/Q
                         net (fo=1, routed)           1.204     3.134    y_out_OBUF[13]
    W26                  OBUF (Prop_obuf_I_O)         1.284     4.418 r  y_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.418    y_out[13]
    W26                                                               r  y_out[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         18311 Endpoints
Min Delay         18311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_wr_addr[3]
                            (input port)
  Destination:            GEN_X_BRAMS[6].bram_inst/dout_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.161ns  (logic 0.869ns (3.454%)  route 24.292ns (96.546%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  x_wr_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    x_wr_addr[3]
    R23                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  x_wr_addr_IBUF[3]_inst/O
                         net (fo=2048, routed)       24.292    25.018    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_25_25/A3
    SLICE_X38Y236        RAMS32 (Prop_rams32_ADR3_O)
                                                      0.143    25.161 r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_25_25/SP/O
                         net (fo=1, routed)           0.000    25.161    GEN_X_BRAMS[6].bram_inst/dout0__5[25]
    SLICE_X38Y236        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     0.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     2.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.134     4.103    GEN_X_BRAMS[6].bram_inst/clk_IBUF_BUFG
    SLICE_X38Y236        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[25]/C

Slack:                    inf
  Source:                 x_wr_addr[3]
                            (input port)
  Destination:            GEN_X_BRAMS[6].bram_inst/dout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.108ns  (logic 0.884ns (3.519%)  route 24.224ns (96.481%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  x_wr_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    x_wr_addr[3]
    R23                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  x_wr_addr_IBUF[3]_inst/O
                         net (fo=2048, routed)       24.224    24.950    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_29_29/A3
    SLICE_X38Y241        RAMS32 (Prop_rams32_ADR3_O)
                                                      0.158    25.108 r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_29_29/SP/O
                         net (fo=1, routed)           0.000    25.108    GEN_X_BRAMS[6].bram_inst/dout0__5[29]
    SLICE_X38Y241        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     0.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     2.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.136     4.105    GEN_X_BRAMS[6].bram_inst/clk_IBUF_BUFG
    SLICE_X38Y241        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[29]/C

Slack:                    inf
  Source:                 x_wr_addr[3]
                            (input port)
  Destination:            GEN_X_BRAMS[6].bram_inst/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.102ns  (logic 0.772ns (3.077%)  route 24.330ns (96.923%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  x_wr_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    x_wr_addr[3]
    R23                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  x_wr_addr_IBUF[3]_inst/O
                         net (fo=2048, routed)       24.330    25.056    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_3_3/A3
    SLICE_X38Y242        RAMS32 (Prop_rams32_ADR3_O)
                                                      0.046    25.102 r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_3_3/SP/O
                         net (fo=1, routed)           0.000    25.102    GEN_X_BRAMS[6].bram_inst/dout0__5[3]
    SLICE_X38Y242        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     0.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     2.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.137     4.106    GEN_X_BRAMS[6].bram_inst/clk_IBUF_BUFG
    SLICE_X38Y242        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[3]/C

Slack:                    inf
  Source:                 x_wr_addr[3]
                            (input port)
  Destination:            GEN_X_BRAMS[6].bram_inst/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.100ns  (logic 0.869ns (3.462%)  route 24.231ns (96.538%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  x_wr_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    x_wr_addr[3]
    R23                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  x_wr_addr_IBUF[3]_inst/O
                         net (fo=2048, routed)       24.231    24.957    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_14_14/A3
    SLICE_X38Y240        RAMS32 (Prop_rams32_ADR3_O)
                                                      0.143    25.100 r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_14_14/SP/O
                         net (fo=1, routed)           0.000    25.100    GEN_X_BRAMS[6].bram_inst/dout0__5[14]
    SLICE_X38Y240        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     0.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     2.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.136     4.105    GEN_X_BRAMS[6].bram_inst/clk_IBUF_BUFG
    SLICE_X38Y240        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[14]/C

Slack:                    inf
  Source:                 x_wr_addr[3]
                            (input port)
  Destination:            GEN_X_BRAMS[6].bram_inst/dout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.099ns  (logic 0.769ns (3.064%)  route 24.330ns (96.936%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  x_wr_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    x_wr_addr[3]
    R23                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  x_wr_addr_IBUF[3]_inst/O
                         net (fo=2048, routed)       24.330    25.056    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_31_31/A3
    SLICE_X38Y242        RAMS32 (Prop_rams32_ADR3_O)
                                                      0.043    25.099 r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.000    25.099    GEN_X_BRAMS[6].bram_inst/dout0__5[31]
    SLICE_X38Y242        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     0.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     2.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.137     4.106    GEN_X_BRAMS[6].bram_inst/clk_IBUF_BUFG
    SLICE_X38Y242        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[31]/C

Slack:                    inf
  Source:                 x_wr_addr[3]
                            (input port)
  Destination:            GEN_X_BRAMS[6].bram_inst/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.089ns  (logic 0.759ns (3.025%)  route 24.330ns (96.975%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  x_wr_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    x_wr_addr[3]
    R23                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  x_wr_addr_IBUF[3]_inst/O
                         net (fo=2048, routed)       24.330    25.056    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_5_5/A3
    SLICE_X38Y242        RAMS32 (Prop_rams32_ADR3_O)
                                                      0.033    25.089 r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_5_5/SP/O
                         net (fo=1, routed)           0.000    25.089    GEN_X_BRAMS[6].bram_inst/dout0__5[5]
    SLICE_X38Y242        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     0.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     2.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.137     4.106    GEN_X_BRAMS[6].bram_inst/clk_IBUF_BUFG
    SLICE_X38Y242        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[5]/C

Slack:                    inf
  Source:                 x_wr_addr[3]
                            (input port)
  Destination:            GEN_X_BRAMS[6].bram_inst/dout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.062ns  (logic 0.869ns (3.468%)  route 24.193ns (96.532%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  x_wr_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    x_wr_addr[3]
    R23                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  x_wr_addr_IBUF[3]_inst/O
                         net (fo=2048, routed)       24.193    24.919    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_18_18/A3
    SLICE_X38Y234        RAMS32 (Prop_rams32_ADR3_O)
                                                      0.143    25.062 r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_18_18/SP/O
                         net (fo=1, routed)           0.000    25.062    GEN_X_BRAMS[6].bram_inst/dout0__5[18]
    SLICE_X38Y234        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     0.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     2.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.132     4.101    GEN_X_BRAMS[6].bram_inst/clk_IBUF_BUFG
    SLICE_X38Y234        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[18]/C

Slack:                    inf
  Source:                 x_wr_addr[3]
                            (input port)
  Destination:            GEN_X_BRAMS[6].bram_inst/dout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.061ns  (logic 0.769ns (3.068%)  route 24.292ns (96.932%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  x_wr_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    x_wr_addr[3]
    R23                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  x_wr_addr_IBUF[3]_inst/O
                         net (fo=2048, routed)       24.292    25.018    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_24_24/A3
    SLICE_X38Y236        RAMS32 (Prop_rams32_ADR3_O)
                                                      0.043    25.061 r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_24_24/SP/O
                         net (fo=1, routed)           0.000    25.061    GEN_X_BRAMS[6].bram_inst/dout0__5[24]
    SLICE_X38Y236        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     0.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     2.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.134     4.103    GEN_X_BRAMS[6].bram_inst/clk_IBUF_BUFG
    SLICE_X38Y236        FDRE                                         r  GEN_X_BRAMS[6].bram_inst/dout_reg[24]/C

Slack:                    inf
  Source:                 x_wr_addr[3]
                            (input port)
  Destination:            GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_31_31/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.056ns  (logic 0.726ns (2.897%)  route 24.330ns (97.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  x_wr_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    x_wr_addr[3]
    R23                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  x_wr_addr_IBUF[3]_inst/O
                         net (fo=2048, routed)       24.330    25.056    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_31_31/A3
    SLICE_X38Y242        RAMS32                                       r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_31_31/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     0.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     2.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.137     4.106    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_31_31/WCLK
    SLICE_X38Y242        RAMS32                                       r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_31_31/SP/CLK

Slack:                    inf
  Source:                 x_wr_addr[3]
                            (input port)
  Destination:            GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_3_3/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.056ns  (logic 0.726ns (2.897%)  route 24.330ns (97.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  x_wr_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    x_wr_addr[3]
    R23                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  x_wr_addr_IBUF[3]_inst/O
                         net (fo=2048, routed)       24.330    25.056    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_3_3/A3
    SLICE_X38Y242        RAMS32                                       r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_3_3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.701     0.701 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.185     2.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.969 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.137     4.106    GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_3_3/WCLK
    SLICE_X38Y242        RAMS32                                       r  GEN_X_BRAMS[6].bram_inst/mem_reg_0_15_3_3/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y78          DSP48E1                      0.000     0.000 r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.000     0.000    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.357     4.538    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y78          DSP48E1                      0.000     0.000 r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.000     0.000    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.357     4.538    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y78          DSP48E1                      0.000     0.000 r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.000     0.000    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.357     4.538    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y78          DSP48E1                      0.000     0.000 r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.000     0.000    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.357     4.538    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y78          DSP48E1                      0.000     0.000 r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.000     0.000    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.357     4.538    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y78          DSP48E1                      0.000     0.000 r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.000     0.000    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.357     4.538    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y78          DSP48E1                      0.000     0.000 r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.000     0.000    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.357     4.538    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y78          DSP48E1                      0.000     0.000 r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.000     0.000    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.357     4.538    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y78          DSP48E1                      0.000     0.000 r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.000     0.000    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.357     4.538    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y78          DSP48E1                      0.000     0.000 r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.000     0.000    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][18]
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AD27                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=52051, routed)       1.357     4.538    dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y79          DSP48E1                                      r  dpe_inst/GEN_MUL[0].fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





