===== Simulator configuration =====
L1_SIZE      :1024 
L1_ASSOC     :1 
L1_BLOCKSIZE :16 
VC_NUM_BLOCKS:0 
L2_SIZE      :8192 
L2_ASSOC     :4 
TRACE_FILE   :gcc_trace.txt 

===== L1 contents =====
Set 0: 1000C5 
Set 1: 100147 D  
Set 2: 100147 D  
Set 3: 100147 D  
Set 4: 1000C5 
Set 5: 1000C5 
Set 6: 100147 D  
Set 7: 1000C5 
Set 8: 1000C5 
Set 9: 1000BD D  
Set 10: 1000BD 
Set 11: 1000C5 
Set 12: 1000D9 D  
Set 13: 1000C5 
Set 14: 1000D6 
Set 15: 1000D9 D  
Set 16: 1EC0CE D  
Set 17: 10007D 
Set 18: 10007D 
Set 19: 1000D9 D  
Set 20: 10007D 
Set 21: 10010A 
Set 22: 1000D5 
Set 23: 10009D 
Set 24: 1000F9 
Set 25: 1000D5 
Set 26: 100146 D  
Set 27: 10009D 
Set 28: 10009D 
Set 29: 10009D 
Set 30: 100146 D  
Set 31: 1000FC D  
Set 32: 100146 D  
Set 33: 100146 D  
Set 34: 1000E0 D  
Set 35: 100146 D  
Set 36: 100111 D  
Set 37: 1000E0 
Set 38: 100146 D  
Set 39: 100146 D  
Set 40: 1000C7 D  
Set 41: 1000C7 
Set 42: 100146 D  
Set 43: 100004 
Set 44: 100004 
Set 45: 100004 
Set 46: 100004 
Set 47: 100004 
Set 48: 100004 
Set 49: 100004 
Set 50: 100004 
Set 51: 100004 
Set 52: 100004 
Set 53: 100004 
Set 54: 100004 
Set 55: 1000D5 
Set 56: 1000C7 D  
Set 57: 1000D5 
Set 58: 100146 D  
Set 59: 100146 D  
Set 60: 100146 D  
Set 61: 1000C6 D  
Set 62: 1000C6 D  
Set 63: 1000C6 D  

===== L2 contents =====
Set 0: 80066 D  800AC D  800AB D  800A3 D  
Set 1: 800A3 D  8007D D  80066 D  800AC D  
Set 2: 800A3 D  80066 D  8006D D  8007E D  
Set 3: 800A3 D  800AA D  800A7 D  80066 D  
Set 4: 800AC D  80066 D  800A3 D  800AA D  
Set 5: 800AC D  80066 D  800A3 D  800AA D  
Set 6: 800AB D  800A3 D  800A9 D  800AC D  
Set 7: 800A3 D  8006B D  8006C D  800AC D  
Set 8: 800AB D  8006B D  800A3 D  800AC D  
Set 9: 800A3 D  800AC D  800AB D  8003E 
Set 10: 800AB D  800A3 D  800AA D  800AC D  
Set 11: 800AC D  800AA D  800A3 D  800AB D  
Set 12: 800AC D  800AA D  8006B D  800A3 D  
Set 13: 8006F D  80079 D  800AC D  800A3 D  
Set 14: 800AC D  8006B 800AB D  800A3 D  
Set 15: 800AA D  800AC D  800AB D  800A3 D  
Set 16: 800AC D  800AA D  F6067 D  800A3 D  
Set 17: 8007F D  800A3 D  800AA D  800AC D  
Set 18: 800AC D  800AA D  800AB D  800A3 D  
Set 19: 800A8 D  800A3 D  800AC D  F6067 D  
Set 20: 800A8 D  800A3 D  80085 D  8007F D  
Set 21: 800A3 D  800A8 D  800AC D  80085 D  
Set 22: 800A3 D  80085 D  800AA D  800AC D  
Set 23: 800AB D  800AC D  800A3 D  F6067 D  
Set 24: 800AC D  800AA D  800A3 D  8003E 
Set 25: 800A3 D  800AB D  8007D D  800AC D  
Set 26: 800A3 800AB D  800AA D  800AC D  
Set 27: 800AC D  800AA D  800AB D  800A3 D  
Set 28: 800AC D  800AB D  800A3 D  8007F D  
Set 29: 800AC D  8006A D  800A3 D  80074 D  
Set 30: 800AB D  800A3 8007F D  800AC D  
Set 31: 8007E D  800AC D  800A3 D  800AB D  
Set 32: 800A3 D  800AC D  F6067 D  80074 D  
Set 33: 80074 D  800AB D  800AC D  800A3 D  
Set 34: 80074 D  80070 800AC D  800A3 D  
Set 35: 800A9 D  800A8 D  800AC D  800A3 D  
Set 36: 80090 80070 D  800AC D  800A3 D  
Set 37: 80070 D  800A3 D  80052 8007F D  
Set 38: 80070 D  800A3 8006F D  8007F D  
Set 39: 800A3 800A9 D  800AC D  80070 D  
Set 40: 80052 8005A D  800A3 D  800A9 D  
Set 41: 800A3 D  800AC D  8006B D  8003E 
Set 42: 8006B D  800AA D  800AB D  800A3 D  
Set 43: 80002 800AB D  80070 D  800A3 D  
Set 44: 800AB D  800A3 D  80002 8006B D  
Set 45: 8003E 800AB D  80002 800A3 D  
Set 46: 8003E 80052 80002 800A3 D  
Set 47: 800A3 D  800AB D  80002 8003E 
Set 48: 80002 800A3 D  800A2 D  8003E 
Set 49: 800AB D  80052 80002 800A3 D  
Set 50: 800A2 D  8003E 800A3 D  80002 
Set 51: 8007F D  80002 800A6 D  800A3 D  
Set 52: 800A9 D  80002 800A8 D  800A3 D  
Set 53: 80002 800A9 D  800A3 D  800A8 D  
Set 54: 800A2 D  800A3 D  800AB D  80002 
Set 55: 800A3 D  800AB D  800A2 D  80063 D  
Set 56: 80063 D  8006B D  800A3 D  80062 D  
Set 57: 800AB D  80063 D  80062 800A3 D  
Set 58: 800A3 80074 D  8006F D  80063 D  
Set 59: 80063 D  80074 D  8007D D  800A3 
Set 60: 800AB D  8006B D  80063 D  800A3 
Set 61: 8006B D  800A3 D  80063 D  8007D D  
Set 62: 800AB D  80063 800A2 D  800A3 D  
Set 63: 80063 8006A D  800A3 D  8006B D  
Set 64: 800A3 D  80062 8005E D  800A2 D  
Set 65: 800A3 800A2 D  800AA D  800AB D  
Set 66: 800A2 D  800A3 800AB D  800AA D  
Set 67: 800AB D  800A3 800A7 D  800A8 D  
Set 68: 800AB D  80062 800A3 D  800A8 D  
Set 69: 800A3 D  800A8 D  80062 800AB D  
Set 70: 800AA D  800AB D  800A3 800A2 D  
Set 71: 800A8 D  80062 8005E D  800A3 D  
Set 72: 800A3 D  800A8 D  80062 800AB D  
Set 73: 800A3 D  800A2 D  8005E D  800AB D  
Set 74: 8005E 80062 8003E 800A3 D  
Set 75: 80062 800A2 D  8006C D  800AB D  
Set 76: 800A2 D  8006C 800AA D  800AB D  
Set 77: 8006C D  800AB D  80062 800A2 D  
Set 78: 8006C D  8005E 8003E 8007D D  
Set 79: 800A2 D  8006C 8003E 800AB D  
Set 80: 8006C D  800A2 D  800AB D  800AA D  
Set 81: 800AB D  8006A 8003E 8006C D  
Set 82: 8003E 8006A 8006C D  800AB D  
Set 83: 8006C 800A6 D  8006A 800A9 D  
Set 84: 8006A 8006C D  800A9 D  8003E 
Set 85: 8006A 800A9 D  800AB D  8006B 
Set 86: 800AB D  800AA D  800A2 D  8006A 
Set 87: 800A8 D  8004E 800A9 D  8006A 
Set 88: 8007C 80062 D  8004E 800A9 D  
Set 89: 8007C 800AB D  800A2 D  8006A 
Set 90: 8006C D  800A2 D  800AB D  800AA D  
Set 91: 80088 D  8004E 8007F D  800A2 D  
Set 92: 800AA D  800A2 D  8004E 800AB D  
Set 93: 800AB D  8006C D  800A2 D  8004E 
Set 94: 800A2 D  800AA D  800AB D  80088 D  
Set 95: 800A2 D  8004E 80088 D  800AB D  
Set 96: 800A2 D  800AA D  800AB D  80073 
Set 97: 80088 D  800AB D  8006A 800A2 D  
Set 98: 80054 D  800AB D  8003E 8004E 
Set 99: 8004E 800AB D  800A8 D  800A2 D  
Set 100: 8007D D  800AB D  800A2 D  80088 D  
Set 101: 800A2 D  800AB D  800A8 D  8004E 
Set 102: 800A2 D  800AA D  800A9 D  800AB D  
Set 103: 800AA D  800A2 D  800AB D  800A5 D  
Set 104: 800A2 D  80063 D  8008F 8007C D  
Set 105: 800A2 D  8008F 80063 D  800A9 D  
Set 106: 800AB D  80063 D  8008F 800A2 D  
Set 107: 80063 D  800A2 D  8008F 800AB D  
Set 108: 800A2 D  8008F 80088 D  800AB D  
Set 109: 8008F 800AB D  800A2 D  80073 D  
Set 110: 800AB D  8008F 800A2 D  800AA D  
Set 111: 8006B D  8008F 8006E D  8005E D  
Set 112: 8008F 8006E D  800AB D  8005E D  
Set 113: 8008F 800A2 D  8005E D  8007D D  
Set 114: 800A2 D  8003D 800AB D  8008F 
Set 115: 800A6 D  8008F 8005E D  800A2 D  
Set 116: 8008F 800A2 D  80063 D  8003D 
Set 117: 80063 D  8006A D  8008F 800A2 D  
Set 118: 8008F 800AB D  800AA D  800A2 D  
Set 119: 800AB D  8006A 800A2 D  8008F 
Set 120: 800AB D  80063 8006B D  8008F 
Set 121: 8006A 800AB D  800A2 D  80039 
Set 122: 8006B D  800AB D  8006A D  8006C D  
Set 123: 80039 800A2 D  8006C D  800AB D  
Set 124: 8006C D  80069 D  8003D 800A2 D  
Set 125: 8006C D  800AB D  80039 800A2 D  
Set 126: 800A2 D  80039 80069 D  80065 D  
Set 127: 80065 D  800AB D  800AA D  800A2 D  

===== Simulation results (raw) =====
a. number  of L1  reads                : 63640 
b. number  of L1  read misses          : 10728 
c. number  of L1  writes               : 36360 
d. number  of L1  write misses         : 8493 
e. number  of swap requests            : 0 
f. swap request rate                   : 0.000000 
g. number  of swaps                    : 0 
h. combined L1+VC miss rate            : 0.192210 
i. number  of write backs from L1/VC   : 9802 
j. number  of L2  reads                : 19221 
k. number  of L2  read misses          : 6013 
l. number  of L2  writes               : 9802 
m. number  of L2  write misses         : 0 
n. L2 miss rate                        : 0.312835 
o. number  of write backs from L2      : 4060 
p. Total memory traffic                : 10073 

===== Simulation results (performance) =====
 1. average access time: 1.4361   
  2. energy-delay product:  120867264.0000 
  3. total area:  0.0726 
