var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[47.0479, 24.8305, 23.7642, 22.8529, 8.23452], "total":[200492, 406083, 620, 125, 583], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[179950, 358572, 492, 123, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2303, 3201, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 4 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 4 global loads and 2 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"KernelCompute<1>", "compute_units":1, "type":"function", "total_percent":[3.18143, 2.04319, 1.32824, 1.21637, 0.0658762], "total_kernel_resources":[8637, 22697, 33, 1, 441], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'a\' (loop_coalesce.cpp:58)", "type":"resource", "data":[112, 576, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":58}]], "details":[{"type":"text", "text":"Type: Shift Register (16 or fewer tap points)"}, {"type":"text", "text":"16 registers of width 32 bits and depth 1"}, {"type":"brief", "text":"Shift Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'b\' (loop_coalesce.cpp:59)", "type":"resource", "data":[112, 576, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":59}]], "details":[{"type":"text", "text":"Type: Shift Register (16 or fewer tap points)"}, {"type":"text", "text":"16 registers of width 32 bits and depth 1"}, {"type":"brief", "text":"Shift Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (loop_coalesce.cpp:66)", "type":"resource", "data":[14, 75, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":66}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (loop_coalesce.cpp:80)", "type":"resource", "data":[14, 75, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":80}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (loop_coalesce.cpp:92)", "type":"resource", "data":[14, 75, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":92}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'idx\' (loop_coalesce.cpp:57)", "type":"resource", "data":[28, 272, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":57}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"4 registers of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n4 regs, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (loop_coalesce.cpp:67)", "type":"resource", "data":[14, 75, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":67}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (loop_coalesce.cpp:81)", "type":"resource", "data":[14, 75, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":81}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (loop_coalesce.cpp:93)", "type":"resource", "data":[14, 75, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":93}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'k\' (loop_coalesce.cpp:83)", "type":"resource", "data":[14, 75, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":83}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'tmp\' (loop_coalesce.cpp:60)", "type":"resource", "data":[224, 1152, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":60}]], "details":[{"type":"text", "text":"Type: Shift Register (32 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 32 bits and depth 1"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 32 width by 1 depth"}]}, {"name":"KernelCompute<1>.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"KernelCompute<1>.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[257, 1472, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[257, 1472, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"KernelCompute<1>.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[368, 1046, 0, 0, 84], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[368, 1046, 0, 0, 84]}]}, {"name":"Feedback", "type":"resource", "data":[420, 1730, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[24, 142, 0, 0, 0]}, {"name":"loop_coalesce.cpp:60", "type":"resource", "data":[88, 396, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":60}]]}, {"name":"loop_coalesce.cpp:70", "type":"resource", "data":[128, 576, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":70}]]}, {"name":"loop_coalesce.cpp:80", "type":"resource", "data":[65, 212, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":80}]]}, {"name":"loop_coalesce.cpp:81", "type":"resource", "data":[49, 202, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":81}]]}, {"name":"loop_coalesce.cpp:83", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":83}]]}, {"name":"loop_coalesce.cpp:84", "type":"resource", "data":[40, 180, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":84}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 95], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[352, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[352, 0, 0, 0, 0]}]}, {"name":"loop_coalesce.cpp:83", "type":"resource", "data":[5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":83}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:84", "type":"resource", "data":[192, 32, 0, 1, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":84}]], "children":[{"name":"32-bit Floating-point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":2, "data":[192, 32, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B11", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[10, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"loop_coalesce.cpp:57", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":57}]]}, {"name":"loop_coalesce.cpp:92", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":92}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[352, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[352, 0, 0, 0, 0]}]}, {"name":"loop_coalesce.cpp:92", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":92}]], "children":[{"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B13", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 200, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 200, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[43, 159, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 132, 0, 0, 0]}, {"name":"loop_coalesce.cpp:57", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":57}]]}, {"name":"loop_coalesce.cpp:92", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":92}]]}, {"name":"loop_coalesce.cpp:93", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":93}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"loop_coalesce.cpp:93", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":93}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:94", "type":"resource", "data":[487, 2128, 0, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":94}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[96, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B14", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}, {"name":"KernelCompute<1>.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[10, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"loop_coalesce.cpp:57", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":57}]]}, {"name":"loop_coalesce.cpp:58", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":58}]]}, {"name":"loop_coalesce.cpp:66", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":66}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"loop_coalesce.cpp:66", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":66}]], "children":[{"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[74, 1366, 3, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[74, 342, 3, 0, 0]}, {"name":"loop_coalesce.cpp:68", "type":"resource", "data":[0, 512, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":68}]]}, {"name":"loop_coalesce.cpp:69", "type":"resource", "data":[0, 512, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":69}]]}]}, {"name":"Feedback", "type":"resource", "data":[155, 201, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"loop_coalesce.cpp:57", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":57}]]}, {"name":"loop_coalesce.cpp:58", "type":"resource", "data":[24, 23, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":58}]]}, {"name":"loop_coalesce.cpp:59", "type":"resource", "data":[24, 24, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":59}]]}, {"name":"loop_coalesce.cpp:60", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":60}]]}, {"name":"loop_coalesce.cpp:66", "type":"resource", "data":[32, 83, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":66}]]}, {"name":"loop_coalesce.cpp:67", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":67}]]}, {"name":"loop_coalesce.cpp:68", "type":"resource", "data":[9, 9, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":68}]]}, {"name":"loop_coalesce.cpp:69", "type":"resource", "data":[8, 8, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 36], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[102, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":16, "data":[16, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":1, "data":[21, 0, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}]}, {"name":"loop_coalesce.cpp:67", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":67}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:68", "type":"resource", "data":[1088, 2050, 15, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":68}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":8, "data":[168, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:69", "type":"resource", "data":[920, 2050, 15, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":69}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:70", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":70}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 480, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 480, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"KernelCompute<1>.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 514, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 514, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[137, 583, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"loop_coalesce.cpp:60", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":60}]]}, {"name":"loop_coalesce.cpp:70", "type":"resource", "data":[128, 576, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":70}]]}, {"name":"loop_coalesce.cpp:80", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":80}]]}, {"name":"loop_coalesce.cpp:84", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":84}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 61], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[352, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[352, 0, 0, 0, 0]}]}, {"name":"loop_coalesce.cpp:80", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":80}]], "children":[{"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 1220, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 1220, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[177, 798, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 132, 0, 0, 0]}, {"name":"loop_coalesce.cpp:60", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":60}]]}, {"name":"loop_coalesce.cpp:70", "type":"resource", "data":[128, 576, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":70}]]}, {"name":"loop_coalesce.cpp:80", "type":"resource", "data":[32, 83, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":80}]]}, {"name":"loop_coalesce.cpp:81", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":81}]]}, {"name":"loop_coalesce.cpp:84", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":84}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 100], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"loop_coalesce.cpp:81", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":81}]], "children":[{"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 1064, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 552, 0, 0, 0]}, {"name":"loop_coalesce.cpp:86", "type":"resource", "data":[0, 512, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":86}]]}]}, {"name":"Feedback", "type":"resource", "data":[16, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"loop_coalesce.cpp:60", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":60}]]}, {"name":"loop_coalesce.cpp:84", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":84}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[100, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":15, "data":[15, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":1, "data":[21, 1, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}]}, {"name":"loop_coalesce.cpp:84", "type":"resource", "data":[168, 8, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":84}]], "children":[{"name":"64-bit Integer Compare", "type":"resource", "count":8, "data":[168, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:86", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":86}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"KernelCompute<2>", "compute_units":1, "type":"function", "total_percent":[2.61312, 1.45623, 1.26088, 1.17951, 0.0658762], "total_kernel_resources":[9602, 21546, 32, 1, 142], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'a\' (loop_coalesce.cpp:58)", "type":"resource", "data":[112, 576, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":58}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'b\' (loop_coalesce.cpp:59)", "type":"resource", "data":[112, 576, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":59}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'k\' (loop_coalesce.cpp:83)", "type":"resource", "data":[14, 75, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":83}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'tmp\' (loop_coalesce.cpp:60)", "type":"resource", "data":[784, 3856, 0, 0, 0], "debug":[[{"filename":"loop_coalesce.cpp", "line":60}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 bits and depth 1"}, {"type":"text", "text":"16 registers of width 32 bits and depth 4"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth,\\n16 regs, 32 width by 4 depth"}]}, {"name":"KernelCompute<2>.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"KernelCompute<2>.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 960, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 960, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"KernelCompute<2>.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[65, 1689, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 153, 2, 0, 0]}, {"name":"loop_coalesce.cpp:68", "type":"resource", "data":[0, 512, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":68}]]}, {"name":"loop_coalesce.cpp:69", "type":"resource", "data":[0, 512, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":69}]]}, {"name":"loop_coalesce.cpp:70", "type":"resource", "data":[0, 512, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":70}]]}]}, {"name":"Feedback", "type":"resource", "data":[135, 321, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"loop_coalesce.cpp:57", "type":"resource", "data":[16, 136, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":57}]]}, {"name":"loop_coalesce.cpp:58", "type":"resource", "data":[27.5, 14, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":58}]]}, {"name":"loop_coalesce.cpp:59", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":59}]]}, {"name":"loop_coalesce.cpp:60", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":60}]]}, {"name":"loop_coalesce.cpp:66", "type":"resource", "data":[47, 103, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":66}]]}, {"name":"loop_coalesce.cpp:67", "type":"resource", "data":[8, 68, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":67}]]}, {"name":"loop_coalesce.cpp:68", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":68}]]}, {"name":"loop_coalesce.cpp:69", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[100, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":15, "data":[15, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":1, "data":[21, 0, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}]}, {"name":"loop_coalesce.cpp:57", "type":"resource", "data":[102, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":57}]], "children":[{"name":"64-bit Select", "type":"resource", "count":2, "data":[102, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:58", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":58}]], "children":[{"name":"3-bit Select", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:66", "type":"resource", "data":[59, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":66}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[51, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:67", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":67}]], "children":[{"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:68", "type":"resource", "data":[1088, 2050, 15, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":68}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":8, "data":[168, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:69", "type":"resource", "data":[920, 2050, 15, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":69}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:70", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":70}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<2>.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 480, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 480, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"KernelCompute<2>.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[260, 521, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[260, 521, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[392, 685, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"loop_coalesce.cpp:60", "type":"resource", "data":[250.5, 370, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":60}]]}, {"name":"loop_coalesce.cpp:80", "type":"resource", "data":[15, 75, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":80}]]}, {"name":"loop_coalesce.cpp:81", "type":"resource", "data":[8, 68, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":81}]]}, {"name":"loop_coalesce.cpp:84", "type":"resource", "data":[118.5, 172, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":84}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 13], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[352, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[352, 0, 0, 0, 0]}]}, {"name":"loop_coalesce.cpp:60", "type":"resource", "data":[288.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":60}]], "children":[{"name":"3-bit Select", "type":"resource", "count":2, "data":[2.5, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[286, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:80", "type":"resource", "data":[53, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":80}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[51, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:81", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":81}]], "children":[{"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:84", "type":"resource", "data":[132.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":84}]], "children":[{"name":"3-bit Select", "type":"resource", "count":2, "data":[2.5, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":10, "data":[130, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<2>.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 513, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 1, 0, 0, 0]}, {"name":"loop_coalesce.cpp:86", "type":"resource", "data":[1, 512, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":86}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[100, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":15, "data":[15, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":1, "data":[21, 0, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}]}, {"name":"loop_coalesce.cpp:84", "type":"resource", "data":[168, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":84}]], "children":[{"name":"64-bit Integer Compare", "type":"resource", "count":8, "data":[168, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:86", "type":"resource", "data":[512, 512, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":86}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<2>.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[101, 864, 0, 0, 40], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[101, 864, 0, 0, 40]}]}, {"name":"Feedback", "type":"resource", "data":[194, 876, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 132, 0, 0, 0]}, {"name":"loop_coalesce.cpp:60", "type":"resource", "data":[88, 396, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":60}]]}, {"name":"loop_coalesce.cpp:80", "type":"resource", "data":[24, 78, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":80}]]}, {"name":"loop_coalesce.cpp:81", "type":"resource", "data":[8, 68, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":81}]]}, {"name":"loop_coalesce.cpp:83", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":83}]]}, {"name":"loop_coalesce.cpp:84", "type":"resource", "data":[40, 180, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":84}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 34], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[352, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[352, 0, 0, 0, 0]}]}, {"name":"loop_coalesce.cpp:83", "type":"resource", "data":[5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":83}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:84", "type":"resource", "data":[192, 32, 0, 1, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":84}]], "children":[{"name":"32-bit Floating-point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":2, "data":[192, 32, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<2>.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 9, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[87, 321, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"loop_coalesce.cpp:57", "type":"resource", "data":[16, 136, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":57}]]}, {"name":"loop_coalesce.cpp:92", "type":"resource", "data":[55, 110, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":92}]]}, {"name":"loop_coalesce.cpp:93", "type":"resource", "data":[16, 75, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":93}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[352, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[352, 0, 0, 0, 0]}]}, {"name":"loop_coalesce.cpp:57", "type":"resource", "data":[102, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":57}]], "children":[{"name":"64-bit Select", "type":"resource", "count":2, "data":[102, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:92", "type":"resource", "data":[62, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":92}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[51, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:93", "type":"resource", "data":[35, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":93}]], "children":[{"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"loop_coalesce.cpp:94", "type":"resource", "data":[487, 2128, 0, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":94}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[96, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<2>.B8", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2303,3201,61,0,0],"details":[{"text":"Global interconnect for 4 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[1053,3549,0,0,316],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Shift Register (16 or fewer tap points)","type":"text"},{"text":"16 registers of width 32 bits and depth 1","type":"text"},{"text":"Shift Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'a\' (loop_coalesce.cpp:58)","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Shift Register (16 or fewer tap points)","type":"text"},{"text":"16 registers of width 32 bits and depth 1","type":"text"},{"text":"Shift Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'b\' (loop_coalesce.cpp:59)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (loop_coalesce.cpp:66)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (loop_coalesce.cpp:80)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (loop_coalesce.cpp:92)","type":"resource"},{"data":[28,272,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"4 registers of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n4 regs, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'idx\' (loop_coalesce.cpp:57)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (loop_coalesce.cpp:67)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (loop_coalesce.cpp:81)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (loop_coalesce.cpp:93)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'k\' (loop_coalesce.cpp:83)","type":"resource"},{"data":[224,1152,0,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"32 registers of width 32 bits and depth 1","type":"text"},{"text":"Shift Register,\\n32 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'tmp\' (loop_coalesce.cpp:60)","type":"resource"},{"children":[{"count":10,"data":[706,5830,3,0,84],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":12,"data":[1056,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"},{"count":32,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Compare","type":"resource"},{"count":2,"data":[128,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Or","type":"resource"}],"data":[1966,5831,3,0,84],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":83}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:83","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"32-bit Floating-point Accumulator","type":"resource"},{"count":2,"data":[192,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"llvm.fpga.case","type":"resource"},{"count":8,"data":[168,8,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"64-bit Integer Compare","type":"resource"}],"data":[360,40,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":84}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:84","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":92}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":93}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"94"}]],"name":"Store","type":"resource"},{"count":1,"data":[96,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"94"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[487,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":94}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:94","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":66}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:66","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[168,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"Load","type":"resource"}],"data":[1088,2562,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":68}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:68","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"Load","type":"resource"}],"data":[920,2562,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":69}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:69","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":67}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:67","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"70"}]],"name":"32-bit Select","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":70}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:70","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"80"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":80}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"81"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":81}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:81","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"86"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"86"}]],"name":"32-bit Select","type":"resource"}],"data":[416,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":86}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:86","type":"resource"}],"compute_units":1,"data":[8637,22697,33,1,441],"debug":[[{"filename":"loop_coalesce.cpp","line":57}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelCompute<1>","total_kernel_resources":[8637,22697,33,1,441],"total_percent":[3.18143,2.04319,1.32824,1.21637,0.0658762],"type":"function"},{"children":[{"data":[861,2243,0,0,61],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'a\' (loop_coalesce.cpp:58)","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'b\' (loop_coalesce.cpp:59)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'k\' (loop_coalesce.cpp:83)","type":"resource"},{"data":[784,3856,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 bits and depth 1","type":"text"},{"text":"16 registers of width 32 bits and depth 4","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth,\\n16 regs, 32 width by 4 depth","type":"brief"}],"name":"Private Variable: \\n - \'tmp\' (loop_coalesce.cpp:60)","type":"resource"},{"children":[{"count":7,"data":[431,2988,2,0,40],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":30,"data":[30,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Compare","type":"resource"},{"count":2,"data":[128,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Or","type":"resource"},{"count":12,"data":[1056,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"}],"data":[1687,2988,2,0,40],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[168,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"Load","type":"resource"}],"data":[1088,2562,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":68}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:68","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"Load","type":"resource"}],"data":[920,2562,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":69}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:69","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"70"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"70"}]],"name":"32-bit Select","type":"resource"}],"data":[416,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":70}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:70","type":"resource"},{"children":[{"count":4,"data":[204,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"57"}]],"name":"64-bit Select","type":"resource"}],"data":[204,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":57}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:57","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"58"}]],"name":"3-bit Select","type":"resource"}],"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":58}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:58","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[51,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"64-bit Select","type":"resource"}],"data":[59,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":66}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:66","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"64-bit Select","type":"resource"}],"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":67}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:67","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2.5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"60"}]],"name":"3-bit Select","type":"resource"},{"count":16,"data":[286,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"60"}]],"name":"32-bit Select","type":"resource"}],"data":[288.5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":60}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:60","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"80"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"80"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[51,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"80"}]],"name":"64-bit Select","type":"resource"}],"data":[53,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":80}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"81"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"81"}]],"name":"64-bit Select","type":"resource"}],"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":81}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:81","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2.5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"3-bit Select","type":"resource"},{"count":10,"data":[130,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[168,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"32-bit Floating-point Accumulator","type":"resource"},{"count":2,"data":[192,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[492.5,32,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":84}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:84","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[1,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"86"}]],"name":"State","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"86"}]],"name":"32-bit Select","type":"resource"}],"data":[513,1024,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":86}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:86","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":83}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:83","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[51,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"64-bit Select","type":"resource"}],"data":[62,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":92}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"64-bit Select","type":"resource"}],"data":[35,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":93}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"94"}]],"name":"Store","type":"resource"},{"count":1,"data":[96,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"94"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[487,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":94}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:94","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9602,21546,32,1,142],"debug":[[{"filename":"loop_coalesce.cpp","line":58}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelCompute<2>","total_kernel_resources":[9602,21546,32,1,142],"total_percent":[2.61312,1.45623,1.26088,1.17951,0.0658762],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[20542,47511,128,2,583],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[200492,406083,620,125,583],"total_percent":[47.0479,24.8305,23.7642,22.8529,8.23452],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"KernelCompute<1>", "children":[{"type":"bb", "id":3, "name":"KernelCompute<1>.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"KernelCompute<1>.B1", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":5, "name":"KernelCompute<1>.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"6"}]}, {"type":"bb", "id":6, "name":"KernelCompute<1>.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"KernelCompute<1>.B4", "children":[{"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":68}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"5", "Latency":"223", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"5", "Latency":"223", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":67}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"22"}]}, {"type":"inst", "id":22, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"233", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"233", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":8, "name":"KernelCompute<1>.B5", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":9, "name":"KernelCompute<1>.B6", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"11"}]}, {"type":"bb", "id":10, "name":"KernelCompute<1>.B7", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"12"}]}, {"type":"bb", "id":11, "name":"KernelCompute<1>.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":12, "name":"KernelCompute<1>.B9", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":13, "name":"KernelCompute<1>.B10", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"", "Loops To":"13"}]}, {"type":"bb", "id":14, "name":"KernelCompute<1>.B11", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"15"}]}, {"type":"bb", "id":15, "name":"KernelCompute<1>.B12", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":16, "name":"KernelCompute<1>.B13", "children":[{"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":94}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"5", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":93}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"24"}]}, {"type":"inst", "id":24, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"7", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":17, "name":"KernelCompute<1>.B14", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":26, "name":"KernelCompute<2>", "children":[{"type":"bb", "id":27, "name":"KernelCompute<2>.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":28, "name":"KernelCompute<2>.B1", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":29, "name":"KernelCompute<2>.B2", "children":[{"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":68}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"5", "Latency":"223", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"5", "Latency":"223", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":39, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":66}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"40"}]}, {"type":"inst", "id":40, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"233", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"233", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":30, "name":"KernelCompute<2>.B3", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":31, "name":"KernelCompute<2>.B4", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"32"}]}, {"type":"bb", "id":32, "name":"KernelCompute<2>.B5", "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":33, "name":"KernelCompute<2>.B6", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"", "Loops To":"33"}]}, {"type":"bb", "id":34, "name":"KernelCompute<2>.B7", "children":[{"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":94}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":41, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":92}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"42"}]}, {"type":"inst", "id":42, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":35, "name":"KernelCompute<2>.B8", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":25, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}], "links":[{"from":6, "to":4}, {"from":6, "to":5}, {"from":3, "to":5}, {"from":22, "to":6}, {"from":22, "to":21}, {"from":5, "to":21}, {"from":18, "to":22}, {"from":19, "to":22}, {"from":11, "to":8}, {"from":11, "to":9}, {"from":4, "to":9}, {"from":12, "to":10}, {"from":9, "to":10}, {"from":12, "to":11}, {"from":13, "to":12}, {"from":13, "to":13}, {"from":10, "to":13}, {"from":15, "to":14}, {"from":8, "to":14}, {"from":24, "to":15}, {"from":24, "to":23}, {"from":14, "to":23}, {"from":20, "to":24}, {"from":15, "to":17}, {"from":21, "to":18}, {"from":21, "to":19}, {"from":23, "to":20}, {"from":25, "to":19}, {"from":20, "to":25}, {"from":25, "to":18}, {"from":40, "to":28}, {"from":40, "to":39}, {"from":27, "to":39}, {"from":36, "to":40}, {"from":37, "to":40}, {"from":32, "to":30}, {"from":32, "to":31}, {"from":28, "to":31}, {"from":33, "to":32}, {"from":33, "to":33}, {"from":31, "to":33}, {"from":42, "to":41}, {"from":30, "to":41}, {"from":38, "to":42}, {"from":42, "to":35}, {"from":39, "to":36}, {"from":39, "to":37}, {"from":41, "to":38}, {"from":25, "to":37}, {"from":38, "to":25}, {"from":25, "to":36}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: KernelCompute<1>", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":56}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"KernelCompute<1>.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":66}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"KernelCompute<1>.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":67}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":"68"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":"69"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"KernelCompute<1>.B6", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":80}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"KernelCompute<1>.B7", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":81}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"KernelCompute<1>.B10", "data":["Yes", "1", "1"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":83}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"KernelCompute<1>.B11", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":92}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"KernelCompute<1>.B13", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":93}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":"94"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"Kernel: KernelCompute<2>", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":56}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"KernelCompute<2>.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":66}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":"68"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":"69"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"loop_coalesce.cpp", "line":67}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}, {"name":"KernelCompute<2>.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":80}]], "details":[{"type":"brief", "text":"Serial exe: Data dependency"}, {"type":"text", "text":"Iteration executed serially across KernelCompute<2>.B6. Only a single loop iteration will execute inside this region due to data dependency on variable(s):", "details":[{"type":"text", "text":"tmp (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":"60"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"loop_coalesce.cpp", "line":81}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}, {"name":"KernelCompute<2>.B6", "data":["Yes", "1", "1"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":83}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"KernelCompute<2>.B7", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":92}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":"94"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"loop_coalesce.cpp", "line":93}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"k0_ZTS13KernelComputeILi1EE", "id":1147349136, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"KernelCompute<1>.B0", "id":1145550928, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<1>.B2", "id":1146176704, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"5.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":66}]], "type":"loop", "children":[{"name":"KernelCompute<1>.B4", "id":1146176864, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"233.000000", "mi":"1", "pl":"Yes", "tc":"4", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":67}]], "type":"loop"}]}, {"name":"KernelCompute<1>.B3", "id":1146176784, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"4", "tn":"1", "type":"bb"}, {"name":"KernelCompute<1>.B1", "id":1145551232, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<1>.B6", "id":1146177024, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"5.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":80}]], "type":"loop", "children":[{"name":"KernelCompute<1>.B7", "id":1146177104, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"5.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":81}]], "type":"loop", "children":[{"name":"KernelCompute<1>.B10", "id":1146177344, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"10.000000", "mi":"1", "pl":"Yes", "tc":"4", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":83}]], "type":"loop"}]}, {"name":"KernelCompute<1>.B9", "id":1146177264, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"4.000000", "mi":"n/a", "pl":"Yes", "tc":"4", "tn":"1", "type":"bb"}]}, {"name":"KernelCompute<1>.B8", "id":1146177184, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"4", "tn":"1", "type":"bb"}, {"name":"KernelCompute<1>.B5", "id":1146176944, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<1>.B11", "id":1146177424, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"5.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":92}]], "type":"loop", "children":[{"name":"KernelCompute<1>.B13", "id":1146177584, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"7.000000", "mi":"1", "pl":"Yes", "tc":"4", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":93}]], "type":"loop"}]}, {"name":"KernelCompute<1>.B12", "id":1146177504, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"4", "tn":"1", "type":"bb"}, {"name":"KernelCompute<1>.B14", "id":1146177664, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"k1_ZTS13KernelComputeILi2EE", "id":1193198368, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"KernelCompute<2>.B0", "id":1146916960, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<2>.B2", "id":1146918864, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"233.000000", "mi":"1", "pl":"Yes", "tc":"4", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":66}]], "type":"loop"}, {"name":"KernelCompute<2>.B1", "id":1146918784, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<2>.B4", "id":1146919024, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":80}]], "type":"loop", "children":[{"name":"KernelCompute<2>.B6", "id":1146919184, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"10.000000", "mi":"1", "pl":"Yes", "tc":"4", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":83}]], "type":"loop"}]}, {"name":"KernelCompute<2>.B5", "id":1146919104, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"4", "tn":"1", "type":"bb"}, {"name":"KernelCompute<2>.B3", "id":1146918944, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<2>.B7", "id":1146919264, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"4", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "line":92}]], "type":"loop"}, {"name":"KernelCompute<2>.B8", "id":1146919344, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"KernelCompute<1>", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"KernelCompute<2>", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"KernelCompute<1>", "data":[8637, 22697, 33, 1, 441], "debug":[[{"filename":"", "line":0}]]}, {"name":"KernelCompute<2>", "data":[9602, 21546, 32, 1, 142], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[18239, 44243, 65, 2, 583]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2303, 3201, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[179950, 358572, 492, 123, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[200492, 406083, 620, 125, 583], "data_percent":[23.4658, 23.7642, 22.8529, 8.23452]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/glob/development-tools/versions/oneapi/gold/inteloneapi/dev-utilities/2021.1.1/include/dpc_common.hpp", "name":"dpc_common.hpp", "has_active_debug_locs":false, "absName":"/glob/development-tools/versions/oneapi/gold/inteloneapi/dev-utilities/2021.1.1/include/dpc_common.hpp", "content":"//==============================================================\012// Copyright © 2020 Intel Corporation\012//\012// SPDX-License-Identifier: MIT\012// =============================================================\012\012#ifndef _DP_HPP\012#define _DP_HPP\012\012#pragma once\012\012#include <stdlib.h>\012#include <exception>\012\012#include <CL/sycl.hpp>\012\012namespace dpc_common {\012// this exception handler with catch async exceptions\012static auto exception_handler = [](cl::sycl::exception_list eList) {\012  for (std::exception_ptr const &e : eList) {\012    try {\012      std::rethrow_exception(e);\012    } catch (std::exception const &e) {\012#if _DEBUG\012      std::cout << \"Failure\" << std::endl;\012#endif\012      std::terminate();\012    }\012  }\012};\012\012// The TimeInterval is a simple RAII class.\012// Construct the timer at the point you want to start timing.\012// Use the Elapsed() method to return time since construction.\012\012class TimeInterval {\012 public:\012  TimeInterval() : start_(std::chrono::steady_clock::now()) {}\012\012  double Elapsed() {\012    auto now = std::chrono::steady_clock::now();\012    return std::chrono::duration_cast<Duration>(now - start_).count();\012  }\012\012 private:\012  using Duration = std::chrono::duration<double>;\012  std::chrono::steady_clock::time_point start_;\012};\012\012};  // namespace dpc_common\012\012#endif\012"}, {"path":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "name":"loop_coalesce.cpp", "has_active_debug_locs":false, "absName":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp", "content":"//==============================================================\012// Copyright Intel Corporation\012//\012// SPDX-License-Identifier: MIT\012// =============================================================\012#include <CL/sycl.hpp>\012#include <CL/sycl/INTEL/fpga_extensions.hpp>\012#include <iomanip>\012#include <iostream>\012\012// dpc_common.hpp can be found in the dev-utilities include folder.\012// e.g., $ONEAPI_ROOT/dev-utilities//include/dpc_common.hpp\012#include \"dpc_common.hpp\"\012\012using namespace sycl;\012\012// Matrix dimensions\012constexpr size_t kNumRows = 4;\012constexpr size_t kNumCols = 4;\012constexpr size_t kNumElements = kNumRows * kNumCols;\012\012// Total floating point ops performed by the kernel\012constexpr size_t kTotalOps = (4 + (3*kNumCols)) * kNumElements;\012\012\012// Forward declare the kernel name\012// (This prevents unwanted name mangling in the optimization report.)\012template <int N> class KernelCompute;\012\012// The kernel implements a matrix multiplication.\012// This is not meant to be a high performance implementation on FPGA!\012// It's just a simple kernel with nested loops to illustrate loop coalescing.\012template <int coalesce_factor>\012void MatrixMultiply(const device_selector &selector,\012                    const std::vector<float> &matrix_a,\012                    const std::vector<float> &matrix_b,\012                    std::vector<float> &res) {\012  double kernel_time = 0.0;\012  try {\012    auto prop_list = property_list{property::queue::enable_profiling()};\012\012    queue q(selector, dpc_common::exception_handler, prop_list);\012\012    buffer buffer_in_a(matrix_a);\012    buffer buffer_in_b(matrix_b);\012    buffer buffer_out(res);\012\012    event e = q.submit([&](handler &h) {\012      accessor accessor_matrix_a(buffer_in_a, h, read_only);\012      accessor accessor_matrix_b(buffer_in_b, h, read_only);\012      accessor accessor_res(buffer_out, h, write_only, noinit);\012\012      // The kernel_args_restrict promises the compiler that this kernel's\012      // accessor arguments won't alias (i.e. non-overlapping memory regions).\012      h.single_task<class KernelCompute<coalesce_factor>>(\012                                       [=]() [[intel::kernel_args_restrict]] {\012        size_t idx = 0;\012        float a[kNumRows][kNumCols];\012        float b[kNumRows][kNumCols];\012        float tmp[kNumRows][kNumCols];\012\012        // The loop_coalesce instructs the compiler to attempt to \"merge\"\012        // coalesce_factor loop levels of this nested loop together.\012        // For example, a coalesce_factor of 2 turns this into a single loop.\012        [[intel::loop_coalesce(coalesce_factor)]]\012        for (size_t i = 0; i < kNumRows; ++i) {\012          for (size_t j = 0; j < kNumCols; ++j) {\012            a[i][j] = accessor_matrix_a[idx];\012            b[i][j] = accessor_matrix_b[idx];\012            tmp[i][j] = 0.0;\012            idx++;\012          }\012        }\012\012        // Applying loop_coalesce to the outermost loop of a deeply nested\012        // loop results coalescing from the outside in.\012        // For example, a coalesce_factor of 2 coalesces the \"i\" and \"j\" loops,\012        // making a doubly nested loop.\012        [[intel::loop_coalesce(coalesce_factor)]]\012        for (size_t i = 0; i < kNumRows; ++i) {\012          for (size_t j = 0; j < kNumCols; ++j) {\012            float sum = 0.0f;\012            for (size_t k = 0; k < kNumCols; ++k) {\012              sum += a[i][k] * b[k][j];\012            }\012            tmp[i][j] = sum;\012          }\012        }\012\012        idx = 0;\012        [[intel::loop_coalesce(coalesce_factor)]]\012        for (size_t i = 0; i < kNumRows; ++i) {\012          for (size_t j = 0; j < kNumCols; ++j) {\012            accessor_res[idx] = tmp[i][j];\012            idx++;\012          }\012        }\012\012      });\012    });\012\012    // Kernel profiling data\012    double start = e.get_profiling_info<info::event_profiling::command_start>();\012    double end = e.get_profiling_info<info::event_profiling::command_end>();\012    // convert nanoseconds to microseconds\012    kernel_time = (double)(end - start) * 1e-3;\012\012  } catch (exception const &exc) {\012    std::cerr << \"Caught synchronous SYCL exception:\\n\" << exc.what() << '\\n';\012    if (exc.get_cl_code() == CL_DEVICE_NOT_FOUND) {\012      std::cerr << \"If you are targeting an FPGA, please ensure that your \"\012                   \"system has a correctly configured FPGA board.\\n\";\012      std::cerr << \"Run sys_check in the oneAPI root directory to verify.\\n\";\012      std::cerr << \"If you are targeting the FPGA emulator, compile with \"\012                   \"-DFPGA_EMULATOR.\\n\";\012    }\012    std::terminate();\012  }\012\012  std::cout << \"Loop Coalesce: \" << coalesce_factor\012            << \" -- kernel time : \" << kernel_time << \" microseconds\\n\";\012  std::cout << \"Throughput for kernel with coalesce_factor \" << coalesce_factor\012            << \": \";\012  std::cout << std::fixed << std::setprecision(0)\012            << (((double)kTotalOps * sizeof(float) * 1e-3f) /\012                (kernel_time * 1e-6f)) << \"KB/s\\n\";\012}\012\012int main() {\012  std::vector<float> matrix_a(kNumElements);\012  std::vector<float> matrix_b(kNumElements);\012  std::vector<float> matrix_output_no_col(kNumElements);\012  std::vector<float> matrix_output(kNumElements);\012\012  // Specify the matrices to be multiplied\012  for (size_t i = 0; i < kNumRows; i++) {\012    size_t pos = i * kNumCols;\012    // Initialize A as identity matrix\012    matrix_a[i + pos] = 1.0;\012    for (size_t j = 0; j < kNumCols; j++) {\012      matrix_b[pos + j] = i * j + 1;\012    }\012  }\012\012#if defined(FPGA_EMULATOR)\012  INTEL::fpga_emulator_selector selector;\012#else\012  INTEL::fpga_selector selector;\012#endif\012\012  // Two versions of the simple matrix multiply kernel will be enqueued:\012  //  - with coalesce_factor=1 (i.e. no loop coalescing)\012  //  - with coalesce_factor=2 (coalesce two nested levels)\012  MatrixMultiply<1>(selector, matrix_a, matrix_b, matrix_output_no_col);\012  MatrixMultiply<2>(selector, matrix_a, matrix_b, matrix_output);\012\012  // Correctness check\012  bool passed = true;\012  for (size_t i = 0; i < kNumRows; i++) {\012    size_t pos = i * kNumCols;\012    for (size_t j = 0; j < kNumCols; j++) {\012      float val_noCol = matrix_output_no_col[pos + j];\012      float val = matrix_output[pos + j];\012      if (val_noCol != i * j + 1 || val != i * j + 1) {\012        std::cout << \"FAILED: The results are incorrect\\n\";\012        passed = false;\012      }\012    }\012  }\012\012  if (passed) {\012    std::cout << \"PASSED: The results are correct\\n\";\012    return 0;\012  } else {\012    std::cout << \"FAILED\\n\";\012    return -1;\012  }\012}\012"}];
var alpha_viewer=false;