INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sources_1/imports/Final Project/Lab_5_counter/Lab5_counter.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
