

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Thu Oct 28 13:43:03 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1049089|  1049089|  10.491 ms|  10.491 ms|  1049090|  1049090|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FOR1OUTER    |  1049088|  1049088|      4098|          -|          -|   256|        no|
        | + FOR1NESTED  |     4096|     4096|        16|          -|          -|   256|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|     982|   2064|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    208|    -|
|Register         |        -|    -|     478|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   16|    1460|   2337|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    7|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U2      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  16|  982| 2064|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |cos_coefficients_table  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_table_U  |sin_coefficients_table  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                        |        2|  0|   0|    0|   512|   64|     2|        16384|
    +--------------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_246_p2   |         +|   0|  0|  14|           9|           1|
    |add_ln17_fu_252_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln9_fu_228_p2    |         +|   0|  0|  14|           9|           1|
    |icmp_ln15_fu_240_p2  |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln9_fu_222_p2   |      icmp|   0|  0|  11|           9|          10|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  65|          44|          30|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |add274_reg_143     |   9|          2|   32|         64|
    |add3_reg_155       |   9|          2|   32|         64|
    |ap_NS_fsm          |  93|         19|    1|         19|
    |grp_fu_178_opcode  |  14|          3|    2|          6|
    |grp_fu_178_p0      |  14|          3|   32|         96|
    |grp_fu_178_p1      |  14|          3|   32|         96|
    |grp_fu_182_p0      |  14|          3|   32|         96|
    |grp_fu_182_p1      |  14|          3|   32|         96|
    |i_fu_52            |   9|          2|    9|         18|
    |j_reg_132          |   9|          2|    9|         18|
    |phi_mul_reg_167    |   9|          2|    8|         16|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 208|         44|  221|        589|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |INPUT_I_load_reg_367   |  32|   0|   32|          0|
    |INPUT_R_load_reg_362   |  32|   0|   32|          0|
    |OUTPUT_I_addr_reg_312  |   8|   0|    8|          0|
    |OUTPUT_R_addr_reg_307  |   8|   0|    8|          0|
    |add1_reg_409           |  32|   0|   32|          0|
    |add274_reg_143         |  32|   0|   32|          0|
    |add3_reg_155           |  32|   0|   32|          0|
    |add_ln15_reg_320       |   9|   0|    9|          0|
    |add_ln17_reg_325       |   8|   0|    8|          0|
    |add_ln9_reg_302        |   9|   0|    9|          0|
    |ap_CS_fsm              |  18|   0|   18|          0|
    |c_reg_350              |  32|   0|   32|          0|
    |i_fu_52                |   9|   0|    9|          0|
    |j_reg_132              |   9|   0|    9|          0|
    |mul1_reg_389           |  32|   0|   32|          0|
    |mul2_reg_394           |  32|   0|   32|          0|
    |mul3_reg_399           |  32|   0|   32|          0|
    |mul_reg_384            |  32|   0|   32|          0|
    |phi_mul_reg_167        |   8|   0|    8|          0|
    |s_reg_356              |  32|   0|   32|          0|
    |sub_reg_404            |  32|   0|   32|          0|
    |trunc_ln17_reg_294     |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 478|   0|  478|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dft|  return value|
|INPUT_R_address0   |  out|    8|   ap_memory|       INPUT_R|         array|
|INPUT_R_ce0        |  out|    1|   ap_memory|       INPUT_R|         array|
|INPUT_R_q0         |   in|   32|   ap_memory|       INPUT_R|         array|
|INPUT_I_address0   |  out|    8|   ap_memory|       INPUT_I|         array|
|INPUT_I_ce0        |  out|    1|   ap_memory|       INPUT_I|         array|
|INPUT_I_q0         |   in|   32|   ap_memory|       INPUT_I|         array|
|OUTPUT_R_address0  |  out|    8|   ap_memory|      OUTPUT_R|         array|
|OUTPUT_R_ce0       |  out|    1|   ap_memory|      OUTPUT_R|         array|
|OUTPUT_R_we0       |  out|    1|   ap_memory|      OUTPUT_R|         array|
|OUTPUT_R_d0        |  out|   32|   ap_memory|      OUTPUT_R|         array|
|OUTPUT_I_address0  |  out|    8|   ap_memory|      OUTPUT_I|         array|
|OUTPUT_I_ce0       |  out|    1|   ap_memory|      OUTPUT_I|         array|
|OUTPUT_I_we0       |  out|    1|   ap_memory|      OUTPUT_I|         array|
|OUTPUT_I_d0        |  out|   32|   ap_memory|      OUTPUT_I|         array|
+-------------------+-----+-----+------------+--------------+--------------+

