<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p162" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_162{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_162{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_162{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_162{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_162{left:80px;bottom:878px;letter-spacing:0.13px;}
#t6_162{left:145px;bottom:878px;letter-spacing:0.17px;}
#t7_162{left:145px;bottom:775px;letter-spacing:-0.22px;}
#t8_162{left:166px;bottom:774px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t9_162{left:145px;bottom:757px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#ta_162{left:145px;bottom:740px;letter-spacing:-0.1px;}
#tb_162{left:145px;bottom:714px;letter-spacing:-0.22px;}
#tc_162{left:166px;bottom:713px;letter-spacing:-0.11px;word-spacing:0.02px;}
#td_162{left:145px;bottom:670px;letter-spacing:0.15px;}
#te_162{left:145px;bottom:643px;letter-spacing:-0.24px;}
#tf_162{left:240px;bottom:643px;letter-spacing:-0.24px;word-spacing:-0.02px;}
#tg_162{left:145px;bottom:616px;letter-spacing:-0.12px;}
#th_162{left:145px;bottom:588px;letter-spacing:-0.24px;}
#ti_162{left:232px;bottom:587px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tj_162{left:706px;bottom:587px;letter-spacing:-0.11px;}
#tk_162{left:232px;bottom:570px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tl_162{left:315px;bottom:570px;letter-spacing:-0.11px;word-spacing:0.04px;}
#tm_162{left:409px;bottom:571px;letter-spacing:-0.24px;}
#tn_162{left:448px;bottom:570px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#to_162{left:529px;bottom:571px;letter-spacing:-0.32px;}
#tp_162{left:545px;bottom:570px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tq_162{left:145px;bottom:542px;}
#tr_162{left:232px;bottom:541px;letter-spacing:-0.1px;word-spacing:0.01px;}
#ts_162{left:232px;bottom:524px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tt_162{left:350px;bottom:525px;}
#tu_162{left:360px;bottom:524px;letter-spacing:-0.11px;}
#tv_162{left:232px;bottom:507px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tw_162{left:539px;bottom:508px;}
#tx_162{left:548px;bottom:507px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#ty_162{left:232px;bottom:484px;}
#tz_162{left:268px;bottom:484px;letter-spacing:-0.05px;}
#t10_162{left:281px;bottom:485px;letter-spacing:-0.25px;}
#t11_162{left:308px;bottom:484px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t12_162{left:268px;bottom:467px;letter-spacing:-0.1px;}
#t13_162{left:661px;bottom:467px;letter-spacing:-0.16px;}
#t14_162{left:268px;bottom:451px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t15_162{left:470px;bottom:451px;letter-spacing:-0.1px;}
#t16_162{left:268px;bottom:434px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t17_162{left:232px;bottom:411px;}
#t18_162{left:268px;bottom:411px;letter-spacing:-0.05px;}
#t19_162{left:281px;bottom:412px;letter-spacing:-0.25px;}
#t1a_162{left:307px;bottom:411px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#t1b_162{left:268px;bottom:394px;letter-spacing:-0.09px;word-spacing:0.05px;}
#t1c_162{left:343px;bottom:395px;letter-spacing:-0.01px;}
#t1d_162{left:437px;bottom:394px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_162{left:268px;bottom:377px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_162{left:145px;bottom:349px;letter-spacing:-0.22px;}
#t1g_162{left:232px;bottom:348px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1h_162{left:145px;bottom:320px;letter-spacing:-0.22px;}
#t1i_162{left:232px;bottom:319px;letter-spacing:-0.11px;}
#t1j_162{left:145px;bottom:291px;letter-spacing:-0.24px;}
#t1k_162{left:232px;bottom:267px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_162{left:647px;bottom:267px;letter-spacing:-0.17px;}
#t1m_162{left:232px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.1px;}
#t1n_162{left:433px;bottom:250px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#t1o_162{left:232px;bottom:234px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1p_162{left:232px;bottom:211px;letter-spacing:-0.1px;word-spacing:-0.24px;}
#t1q_162{left:705px;bottom:212px;letter-spacing:-0.22px;}
#t1r_162{left:723px;bottom:211px;}
#t1s_162{left:232px;bottom:194px;letter-spacing:-0.1px;word-spacing:-0.77px;}
#t1t_162{left:298px;bottom:194px;letter-spacing:-0.11px;word-spacing:-0.8px;}
#t1u_162{left:455px;bottom:194px;letter-spacing:-0.13px;word-spacing:-0.76px;}
#t1v_162{left:501px;bottom:194px;letter-spacing:-0.1px;word-spacing:-0.83px;}
#t1w_162{left:145px;bottom:151px;letter-spacing:0.09px;}
#t1x_162{left:145px;bottom:124px;letter-spacing:-0.09px;}
#t1y_162{left:149px;bottom:851px;letter-spacing:0.05px;}
#t1z_162{left:203px;bottom:851px;letter-spacing:0.1px;word-spacing:2.99px;}
#t20_162{left:422px;bottom:851px;letter-spacing:0.1px;word-spacing:2.96px;}
#t21_162{left:495px;bottom:851px;letter-spacing:0.14px;word-spacing:2.86px;}
#t22_162{left:718px;bottom:851px;}
#t23_162{left:169px;bottom:821px;letter-spacing:-0.12px;}
#t24_162{left:224px;bottom:821px;}
#t25_162{left:242px;bottom:821px;}
#t26_162{left:262px;bottom:821px;}
#t27_162{left:279px;bottom:821px;}
#t28_162{left:297px;bottom:821px;}
#t29_162{left:315px;bottom:821px;}
#t2a_162{left:334px;bottom:821px;}
#t2b_162{left:352px;bottom:821px;}
#t2c_162{left:393px;bottom:821px;letter-spacing:-0.15px;}
#t2d_162{left:466px;bottom:821px;letter-spacing:-0.15px;}
#t2e_162{left:577px;bottom:821px;letter-spacing:-0.11px;}

.s1_162{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_162{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_162{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_162{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_162{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s6_162{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_162{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s8_162{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_162{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts162" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg162Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg162" style="-webkit-user-select: none;"><object width="825" height="990" data="162/162.svg" type="image/svg+xml" id="pdf162" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_162" class="t s1_162">ARM Instructions </span>
<span id="t2_162" class="t s2_162">A4-12 </span><span id="t3_162" class="t s1_162">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_162" class="t s2_162">ARM DDI 0100I </span>
<span id="t5_162" class="t s3_162">A4.1.6 </span><span id="t6_162" class="t s3_162">BIC </span>
<span id="t7_162" class="t v0_162 s4_162">BIC </span><span id="t8_162" class="t s5_162">(Bit Clear) performs a bitwise AND of one value with the complement of a second value. The first value </span>
<span id="t9_162" class="t s5_162">comes from a register. The second value can be either an immediate value or a value from a register, and can </span>
<span id="ta_162" class="t s5_162">be shifted before the BIC operation. </span>
<span id="tb_162" class="t v0_162 s4_162">BIC </span><span id="tc_162" class="t s5_162">can optionally update the condition code flags, based on the result. </span>
<span id="td_162" class="t s3_162">Syntax </span>
<span id="te_162" class="t v0_162 s4_162">BIC{&lt;cond&gt;}{S} </span><span id="tf_162" class="t v0_162 s4_162">&lt;Rd&gt;, &lt;Rn&gt;, &lt;shifter_operand&gt; </span>
<span id="tg_162" class="t s5_162">where: </span>
<span id="th_162" class="t v0_162 s4_162">&lt;cond&gt; </span><span id="ti_162" class="t s5_162">Is the condition under which the instruction is executed. The conditions are defined in </span><span id="tj_162" class="t s6_162">The </span>
<span id="tk_162" class="t s6_162">condition field </span><span id="tl_162" class="t s5_162">on page A3-3. If </span><span id="tm_162" class="t v0_162 s4_162">&lt;cond&gt; </span><span id="tn_162" class="t s5_162">is omitted, the </span><span id="to_162" class="t v0_162 s4_162">AL </span><span id="tp_162" class="t s5_162">(always) condition is used. </span>
<span id="tq_162" class="t v0_162 s4_162">S </span><span id="tr_162" class="t s5_162">Causes the S bit, bit[20], in the instruction to be set to 1 and specifies that the instruction </span>
<span id="ts_162" class="t s5_162">updates the CPSR. If </span><span id="tt_162" class="t v0_162 s4_162">S </span><span id="tu_162" class="t s5_162">is omitted, the S bit is set to 0 and the CPSR is not changed by the </span>
<span id="tv_162" class="t s5_162">instruction. Two types of CPSR update can occur when </span><span id="tw_162" class="t v0_162 s4_162">S </span><span id="tx_162" class="t s5_162">is specified: </span>
<span id="ty_162" class="t s5_162">â¢ </span><span id="tz_162" class="t s5_162">If </span><span id="t10_162" class="t v0_162 s4_162">&lt;Rd&gt; </span><span id="t11_162" class="t s5_162">is not R15, the N and Z flags are set according to the result of the operation, </span>
<span id="t12_162" class="t s5_162">and the C flag is set to the carry output bit generated by the shifter (see </span><span id="t13_162" class="t s6_162">Addressing </span>
<span id="t14_162" class="t s6_162">Mode 1 - Data-processing operands </span><span id="t15_162" class="t s5_162">on page A5-2). The V flag and the rest of the </span>
<span id="t16_162" class="t s5_162">CPSR are unaffected. </span>
<span id="t17_162" class="t s5_162">â¢ </span><span id="t18_162" class="t s5_162">If </span><span id="t19_162" class="t v0_162 s4_162">&lt;Rd&gt; </span><span id="t1a_162" class="t s5_162">is R15, the SPSR of the current mode is copied to the CPSR. This form of the </span>
<span id="t1b_162" class="t s5_162">instruction is </span><span id="t1c_162" class="t s7_162">UNPREDICTABLE </span><span id="t1d_162" class="t s5_162">if executed in User mode or System mode, because </span>
<span id="t1e_162" class="t s5_162">these modes do not have an SPSR. </span>
<span id="t1f_162" class="t v0_162 s4_162">&lt;Rd&gt; </span><span id="t1g_162" class="t s5_162">Specifies the destination register. </span>
<span id="t1h_162" class="t v0_162 s4_162">&lt;Rn&gt; </span><span id="t1i_162" class="t s5_162">Specifies the register that contains the first operand. </span>
<span id="t1j_162" class="t v0_162 s4_162">&lt;shifter_operand&gt; </span>
<span id="t1k_162" class="t s5_162">Specifies the second operand. The options for this operand are described in </span><span id="t1l_162" class="t s6_162">Addressing </span>
<span id="t1m_162" class="t s6_162">Mode 1 - Data-processing operands </span><span id="t1n_162" class="t s5_162">on page A5-2, including how each option causes the I </span>
<span id="t1o_162" class="t s5_162">bit (bit[25]) and the shifter_operand bits (bits[11:0]) to be set in the instruction. </span>
<span id="t1p_162" class="t s5_162">If the I bit is 0 and both bit[7] and bit[4] of shifter_operand are 1, the instruction is not </span><span id="t1q_162" class="t v0_162 s4_162">BIC</span><span id="t1r_162" class="t s5_162">. </span>
<span id="t1s_162" class="t s5_162">Instead, see </span><span id="t1t_162" class="t s6_162">Extending the instruction set </span><span id="t1u_162" class="t s5_162">on page </span><span id="t1v_162" class="t s5_162">A3-32 to determine which instruction it is. </span>
<span id="t1w_162" class="t s3_162">Architecture version </span>
<span id="t1x_162" class="t s5_162">All. </span>
<span id="t1y_162" class="t s8_162">31 </span><span id="t1z_162" class="t s8_162">28 27 26 25 24 23 22 21 20 19 </span><span id="t20_162" class="t s8_162">16 15 </span><span id="t21_162" class="t s8_162">12 11 </span><span id="t22_162" class="t s8_162">0 </span>
<span id="t23_162" class="t s5_162">cond </span><span id="t24_162" class="t s5_162">0 </span><span id="t25_162" class="t s5_162">0 </span><span id="t26_162" class="t s5_162">I </span><span id="t27_162" class="t s5_162">1 </span><span id="t28_162" class="t s5_162">1 </span><span id="t29_162" class="t s5_162">1 </span><span id="t2a_162" class="t s5_162">0 </span><span id="t2b_162" class="t s5_162">S </span><span id="t2c_162" class="t s5_162">Rn </span><span id="t2d_162" class="t s5_162">Rd </span><span id="t2e_162" class="t s5_162">shifter_operand </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
