C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\synlog\report\Project_2_fpga_mapper.xml  -flow mapping  -multisrs  -oedif  C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.edf   -autoconstraint  -freq 1.000   C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\synwork\Project_2_prem.srd  -sap  C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.sap  -otap  C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.tap  -omap  C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.map  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -sap  C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.sap  -ologparam  C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\syntmp\Project_2.plg  -osyn  C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.srm  -prjdir  C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\  -prjname  Project_2_syn  -log  C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\synlog\Project_2_fpga_mapper.srr 
rc:0 success:1 runtime:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.edf|io:o|time:1753144831|size:9109|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\synwork\Project_2_prem.srd|io:i|time:1753144831|size:1721|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.sap|io:o|time:1753144831|size:121|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.tap|io:o|time:0|size:0|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.map|io:o|time:1753144831|size:28|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1751211035|size:224837|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.sap|io:o|time:1753144831|size:121|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\syntmp\Project_2.plg|io:o|time:1753144831|size:277|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\Project_2.srm|io:o|time:1753144831|size:7870|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project_2\Project_2\Project_2_Implmnt\synlog\Project_2_fpga_mapper.srr|io:o|time:1753144831|size:7466|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1751211033|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1751211034|size:32355840|exec:1
