<project>
<block name="REGln">
<input name="clk"/>
<input name="reset"/>
<input name="reg_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="flush"/>
<input name="reg_in"/>
<input name="clk"/>
<input name="load"/>
<input name="reset"/>
<input name="reg_in"/>
<output name="reg_out"/>
<output name="reg_out"/>
<output name="reg_out"/>
<param name="RegLen"/>
<param name="RegLen"/>
<param name="RegLen"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="43" nStmts="4" nExprs="4" nInputs="11" nOutputs="3" nParams="3" nAlwaysClocks="3" nBAssign="0" nNBAssign="6" nWAssign="3" nOther="23" />
</block>
<block name="MUXn_8_1">
<input name="mux_in0"/>
<input name="mux_in1"/>
<input name="mux_sel"/>
<input name="mux_in0"/>
<input name="mux_in1"/>
<input name="mux_in2"/>
<input name="mux_in3"/>
<input name="mux_sel"/>
<input name="mux_in0"/>
<input name="mux_in1"/>
<input name="mux_in2"/>
<input name="mux_in3"/>
<input name="mux_in4"/>
<input name="mux_in5"/>
<input name="mux_in6"/>
<input name="mux_in7"/>
<input name="mux_sel"/>
<output name="mux_out"/>
<output name="mux_out"/>
<output name="mux_out"/>
<param name="MuxLen"/>
<param name="MuxLen"/>
<param name="MuxLen"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_2_1"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="106" nStmts="1" nExprs="35" nInputs="17" nOutputs="3" nParams="3" nAlwaysClocks="3" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="65" />
</block>
<block name="CMPn">
<input name="A_in"/>
<input name="B_in"/>
<output name="eq_out"/>
<param name="Len"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="9" nStmts="0" nExprs="0" nInputs="2" nOutputs="1" nParams="1" nAlwaysClocks="2" nBAssign="1" nNBAssign="0" nWAssign="0" nOther="6" />
</block>
<block name="RAM_17P">
<input name="data_in"/>
<input name="index_in"/>
<input name="we_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="data1_in"/>
<input name="data2_in"/>
<input name="index1_in"/>
<input name="index2_in"/>
<input name="we1_in"/>
<input name="we2_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="data1_in"/>
<input name="data2_in"/>
<input name="data3_in"/>
<input name="index1_in"/>
<input name="index2_in"/>
<input name="index3_in"/>
<input name="we1_in"/>
<input name="we2_in"/>
<input name="we3_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="data1_in"/>
<input name="data2_in"/>
<input name="data3_in"/>
<input name="data4_in"/>
<input name="index1_in"/>
<input name="index2_in"/>
<input name="index3_in"/>
<input name="index4_in"/>
<input name="we1_in"/>
<input name="we2_in"/>
<input name="we3_in"/>
<input name="we4_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="data1_in"/>
<input name="data2_in"/>
<input name="data3_in"/>
<input name="data4_in"/>
<input name="data5_in"/>
<input name="data6_in"/>
<input name="data7_in"/>
<input name="data8_in"/>
<input name="index1_in"/>
<input name="index2_in"/>
<input name="index3_in"/>
<input name="index4_in"/>
<input name="index5_in"/>
<input name="index6_in"/>
<input name="index7_in"/>
<input name="index8_in"/>
<input name="we1_in"/>
<input name="we2_in"/>
<input name="we3_in"/>
<input name="we4_in"/>
<input name="we5_in"/>
<input name="we6_in"/>
<input name="we7_in"/>
<input name="we8_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="data1_in"/>
<input name="data2_in"/>
<input name="data3_in"/>
<input name="data4_in"/>
<input name="data5_in"/>
<input name="data6_in"/>
<input name="data7_in"/>
<input name="data8_in"/>
<input name="data9_in"/>
<input name="data10_in"/>
<input name="data11_in"/>
<input name="data12_in"/>
<input name="index1_in"/>
<input name="index2_in"/>
<input name="index3_in"/>
<input name="index4_in"/>
<input name="index5_in"/>
<input name="index6_in"/>
<input name="index7_in"/>
<input name="index8_in"/>
<input name="index9_in"/>
<input name="index10_in"/>
<input name="index11_in"/>
<input name="index12_in"/>
<input name="we1_in"/>
<input name="we2_in"/>
<input name="we3_in"/>
<input name="we4_in"/>
<input name="we5_in"/>
<input name="we6_in"/>
<input name="we7_in"/>
<input name="we8_in"/>
<input name="we9_in"/>
<input name="we10_in"/>
<input name="we11_in"/>
<input name="we12_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="data1_in"/>
<input name="data2_in"/>
<input name="data3_in"/>
<input name="data4_in"/>
<input name="data5_in"/>
<input name="data6_in"/>
<input name="data7_in"/>
<input name="data8_in"/>
<input name="data9_in"/>
<input name="data10_in"/>
<input name="data11_in"/>
<input name="data12_in"/>
<input name="data13_in"/>
<input name="data14_in"/>
<input name="data15_in"/>
<input name="data16_in"/>
<input name="data17_in"/>
<input name="index1_in"/>
<input name="index2_in"/>
<input name="index3_in"/>
<input name="index4_in"/>
<input name="index5_in"/>
<input name="index6_in"/>
<input name="index7_in"/>
<input name="index8_in"/>
<input name="index9_in"/>
<input name="index10_in"/>
<input name="index11_in"/>
<input name="index12_in"/>
<input name="index13_in"/>
<input name="index14_in"/>
<input name="index15_in"/>
<input name="index16_in"/>
<input name="index17_in"/>
<input name="we1_in"/>
<input name="we2_in"/>
<input name="we3_in"/>
<input name="we4_in"/>
<input name="we5_in"/>
<input name="we6_in"/>
<input name="we7_in"/>
<input name="we8_in"/>
<input name="we9_in"/>
<input name="we10_in"/>
<input name="we11_in"/>
<input name="we12_in"/>
<input name="we13_in"/>
<input name="we14_in"/>
<input name="we15_in"/>
<input name="we16_in"/>
<input name="we17_in"/>
<input name="clk"/>
<input name="reset"/>
<output name="data_out"/>
<output name="data1_out"/>
<output name="data2_out"/>
<output name="data1_out"/>
<output name="data2_out"/>
<output name="data3_out"/>
<output name="data1_out"/>
<output name="data2_out"/>
<output name="data3_out"/>
<output name="data4_out"/>
<output name="data1_out"/>
<output name="data2_out"/>
<output name="data3_out"/>
<output name="data4_out"/>
<output name="data5_out"/>
<output name="data6_out"/>
<output name="data7_out"/>
<output name="data8_out"/>
<output name="data1_out"/>
<output name="data2_out"/>
<output name="data3_out"/>
<output name="data4_out"/>
<output name="data5_out"/>
<output name="data6_out"/>
<output name="data7_out"/>
<output name="data8_out"/>
<output name="data9_out"/>
<output name="data10_out"/>
<output name="data11_out"/>
<output name="data12_out"/>
<output name="data1_out"/>
<output name="data2_out"/>
<output name="data3_out"/>
<output name="data4_out"/>
<output name="data5_out"/>
<output name="data6_out"/>
<output name="data7_out"/>
<output name="data8_out"/>
<output name="data9_out"/>
<output name="data10_out"/>
<output name="data11_out"/>
<output name="data12_out"/>
<output name="data13_out"/>
<output name="data14_out"/>
<output name="data15_out"/>
<output name="data16_out"/>
<output name="data17_out"/>
<param name="DataWidth"/>
<param name="IndexSize"/>
<param name="IndexLogSize"/>
<param name="InitValue"/>
<param name="DataWidth"/>
<param name="IndexSize"/>
<param name="IndexLogSize"/>
<param name="InitValue"/>
<param name="DataWidth"/>
<param name="IndexSize"/>
<param name="IndexLogSize"/>
<param name="InitValue"/>
<param name="DataWidth"/>
<param name="IndexSize"/>
<param name="IndexLogSize"/>
<param name="InitValue"/>
<param name="DataWidth"/>
<param name="IndexSize"/>
<param name="IndexLogSize"/>
<param name="InitValue"/>
<param name="DataWidth"/>
<param name="IndexSize"/>
<param name="IndexLogSize"/>
<param name="InitValue"/>
<param name="DataWidth"/>
<param name="IndexSize"/>
<param name="IndexLogSize"/>
<param name="InitValue"/>
<complexity cyclo1="62" cyclo2="62" nCaseStmts="0" nCaseItems="0" nLoops="7" nIfStmts="54" />
<volume nNodes="655" nStmts="61" nExprs="61" nInputs="155" nOutputs="47" nParams="28" nAlwaysClocks="101" nBAssign="61" nNBAssign="54" nWAssign="0" nOther="317" />
</block>
<block name="sat_reset_table">
<input name="clk"/>
<input name="reset"/>
<input name="index_in"/>
<input name="shift_in"/>
<input name="s_dir_in"/>
<input name="s_index_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="index_in"/>
<input name="write_in"/>
<input name="w_dir_in"/>
<input name="w_index_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="index_in"/>
<input name="write_in"/>
<input name="w_inc_in"/>
<input name="w_index_in"/>
<output name="value_out"/>
<output name="pred_out"/>
<output name="pred_out"/>
<param name="IndexSize"/>
<param name="LogIndexLen"/>
<param name="ShifterLen"/>
<param name="ShiftRegInit"/>
<param name="ShifterID"/>
<param name="IndexSize"/>
<param name="LogIndexLen"/>
<param name="CounterLen"/>
<param name="CounterInit"/>
<param name="TableID"/>
<param name="IndexSize"/>
<param name="LogIndexLen"/>
<param name="CounterLen"/>
<param name="CounterInit"/>
<param name="Threshold"/>
<param name="TableID"/>
<complexity cyclo1="16" cyclo2="16" nCaseStmts="0" nCaseItems="0" nLoops="3" nIfStmts="12" />
<volume nNodes="108" nStmts="14" nExprs="14" nInputs="18" nOutputs="3" nParams="16" nAlwaysClocks="12" nBAssign="18" nNBAssign="8" nWAssign="0" nOther="42" />
</block>
<block name="RAS">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="delayed_flush"/>
<input name="data_in"/>
<input name="ctrl_in"/>
<input name="delayed_write_in"/>
<input name="ras_ptr_in"/>
<input name="dont_update_in"/>
<input name="retired_return_in"/>
<input name="retired_v_in"/>
<input name="return_inv_in"/>
<input name="load_in"/>
<output name="data_out"/>
<output name="valid_out"/>
<output name="stack_ptr_out"/>
<output name="ret_inval_out"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_2_1"/>
<instance name="RAM_2P"/>
<complexity cyclo1="18" cyclo2="14" nCaseStmts="1" nCaseItems="5" nLoops="2" nIfStmts="10" />
<volume nNodes="144" nStmts="8" nExprs="38" nInputs="13" nOutputs="4" nParams="0" nAlwaysClocks="3" nBAssign="5" nNBAssign="20" nWAssign="10" nOther="60" />
</block>
<block name="NextPC">
<input name="PCPlusX_in"/>
<input name="FlushPC_in"/>
<input name="Flush_in"/>
<input name="resetPC_in"/>
<input name="reset_in"/>
<input name="overridePC_in"/>
<input name="override_in"/>
<output name="NextPC_out"/>
<instance name="MUXn_4_1"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="39" nStmts="3" nExprs="10" nInputs="7" nOutputs="1" nParams="0" nAlwaysClocks="3" nBAssign="4" nNBAssign="0" nWAssign="0" nOther="19" />
</block>
<block name="fetch0">
<input name="clk"/>
<input name="reset"/>
<input name="flush"/>
<input name="delayed_flush"/>
<input name="override_f1_out"/>
<input name="f1_stall_in"/>
<input name="PC_in"/>
<input name="updateBTB_in"/>
<input name="to_ras_in"/>
<input name="retire_in"/>
<input name="flush_pc_in"/>
<input name="ras_write_from_f1_in"/>
<input name="load_fetch"/>
<input name="dumpstate"/>
<output name="PCPlusX_out"/>
<output name="pred_out"/>
<output name="takenAddr_out"/>
<output name="choice_out"/>
<output name="local_hist_out"/>
<output name="from_ras_out"/>
<output name="insns_valid_out"/>
<output name="ras_ptr_out"/>
<output name="ras_valid_out"/>
<output name="ras_ret_inval_out"/>
<output name="stall_out"/>
<instance name="BTB"/>
<instance name="RAS"/>
<instance name="PCPlus"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_2_1"/>
<instance name="tp0"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="185" nStmts="0" nExprs="71" nInputs="14" nOutputs="11" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="1" nWAssign="5" nOther="107" />
</block>
<block name="PCPlus">
<input name="PC_in"/>
<output name="PCPlus_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="4" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="3" />
</block>
<block name="BTB">
<input name="clk"/>
<input name="reset"/>
<input name="PC_in"/>
<input name="newEntry_in"/>
<input name="ras_ctrl_in"/>
<input name="update_in"/>
<input name="taken_addr_in"/>
<input name="dumpstate"/>
<input name="clk"/>
<input name="reset"/>
<input name="PC_in"/>
<input name="newEntry_in"/>
<input name="ras_ctrl_in"/>
<input name="update_in"/>
<input name="taken_addr_in"/>
<input name="dumpstate"/>
<output name="hit_out"/>
<output name="branchPos_out"/>
<output name="branchType_out"/>
<output name="takenAddress_out"/>
<output name="ras_ctrl_out"/>
<output name="prediction_out"/>
<output name="newEntryhit_out"/>
<output name="hit_out"/>
<output name="branchPos_out"/>
<output name="branchType_out"/>
<output name="takenAddress_out"/>
<output name="ras_ctrl_out"/>
<output name="prediction_out"/>
<param name="BTBSize"/>
<param name="TagSize"/>
<param name="StartBit"/>
<param name="CounterLen"/>
<instance name="BTB_way"/>
<instance name="BTB_way"/>
<instance name="BTB_way"/>
<instance name="BTB_way"/>
<complexity cyclo1="45" cyclo2="32" nCaseStmts="2" nCaseItems="15" nLoops="1" nIfStmts="28" />
<volume nNodes="439" nStmts="31" nExprs="104" nInputs="16" nOutputs="13" nParams="4" nAlwaysClocks="43" nBAssign="99" nNBAssign="32" nWAssign="6" nOther="124" />
</block>
<block name="tp1">
<input name="clk"/>
<input name="reset"/>
<input name="PC_in"/>
<input name="choice_write_in"/>
<input name="choice_update_in"/>
<input name="write_in"/>
<input name="brdir_in"/>
<input name="updatePC_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="flush"/>
<input name="choice_in"/>
<input name="local_hist_in"/>
<input name="bundlePC_in"/>
<input name="small_pred_in"/>
<input name="cond_branch_in"/>
<input name="ntPC_in"/>
<input name="tPC_in"/>
<input name="br_v_in"/>
<input name="brdir_in"/>
<input name="pdir_in"/>
<input name="local_index_in"/>
<input name="updatePC_in"/>
<input name="updatePHR_in"/>
<input name="valid_from_BOB"/>
<output name="choice_out"/>
<output name="local_hist_out"/>
<output name="pred_out"/>
<output name="choice_write_out"/>
<output name="choice_update_out"/>
<output name="oldPHR_out"/>
<output name="override_out"/>
<output name="nextPC_out"/>
<output name="confpred_out"/>
<instance name="sat_count_table"/>
<instance name="left_shift_table"/>
<instance name="sat_count_table"/>
<instance name="sat_count_table"/>
<instance name="sat_reset_table"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="239" nStmts="6" nExprs="72" nInputs="25" nOutputs="9" nParams="0" nAlwaysClocks="10" nBAssign="14" nNBAssign="4" nWAssign="4" nOther="129" />
</block>
<block name="BOB">
<input name="clk"/>
<input name="reset"/>
<input name="flush"/>
<input name="read_in"/>
<input name="write_in"/>
<input name="PC_in"/>
<input name="pred_dir_in"/>
<input name="choice_write_in"/>
<input name="choice_update_in"/>
<input name="local_hist_in"/>
<input name="oldPHR_in"/>
<input name="ras_ptr_in"/>
<input name="ras_ptr_valid_in"/>
<input name="ras_ret_inval_in"/>
<input name="confpred_in"/>
<input name="return_in"/>
<output name="bundlePC_out"/>
<output name="pred_dir_out"/>
<output name="choice_write_out"/>
<output name="choice_update_out"/>
<output name="valid_out"/>
<output name="local_hist_out"/>
<output name="updatePHR_out"/>
<output name="ras_ptr_out"/>
<output name="ras_ptr_valid_out"/>
<output name="ras_ret_inv_out"/>
<output name="return_out"/>
<output name="stall_out"/>
<param name="BOBSize"/>
<param name="BOBSizeLog"/>
<instance name="RAM_2P"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="96" nStmts="4" nExprs="16" nInputs="16" nOutputs="12" nParams="2" nAlwaysClocks="3" nBAssign="4" nNBAssign="9" nWAssign="12" nOther="48" />
</block>
<block name="fetch1">
<input name="clk"/>
<input name="reset"/>
<input name="flush"/>
<input name="PC_in"/>
<input name="PCtag_in"/>
<input name="takenAddress_in"/>
<input name="soSoPrediction_in"/>
<input name="choice_in"/>
<input name="local_hist_in"/>
<input name="data0_in"/>
<input name="data1_in"/>
<input name="invalid_in"/>
<input name="valid_override_in"/>
<input name="from_ras_in"/>
<input name="ras_ptr_in"/>
<input name="ras_ptr_valid_in"/>
<input name="ras_ret_inval_in"/>
<input name="br_v_in"/>
<input name="indir_v_in"/>
<input name="brdir_in"/>
<input name="ret_targetPC_in"/>
<input name="insns_valid_in"/>
<output name="i0"/>
<output name="i1"/>
<output name="i2"/>
<output name="i3"/>
<output name="i4"/>
<output name="i5"/>
<output name="i6"/>
<output name="i7"/>
<output name="override_out"/>
<output name="override_PC_out"/>
<output name="to_ras_out"/>
<output name="new_btb_out"/>
<output name="pred_update_out"/>
<output name="stall_out"/>
<output name="ras_write_out"/>
<instance name="align"/>
<instance name="BranchDecoders"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_2_1"/>
<instance name="tp1"/>
<instance name="MUXn_4_1"/>
<instance name="BOB"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="MUXn_2_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="520" nStmts="0" nExprs="192" nInputs="22" nOutputs="15" nParams="0" nAlwaysClocks="2" nBAssign="17" nNBAssign="0" nWAssign="52" nOther="257" />
</block>
<block name="BranchDecoder">
<input name="instruction_in"/>
<input name="PC_in"/>
<input name="ras_in"/>
<output name="branch_out"/>
<output name="branchType_out"/>
<output name="takenAddress_out"/>
<output name="ras_ctrl_out"/>
<complexity cyclo1="10" cyclo2="4" nCaseStmts="2" nCaseItems="8" nLoops="0" nIfStmts="1" />
<volume nNodes="78" nStmts="3" nExprs="18" nInputs="3" nOutputs="4" nParams="0" nAlwaysClocks="6" nBAssign="29" nNBAssign="0" nWAssign="4" nOther="18" />
</block>
<block name="BranchDecoders">
<input name="instruction7_in"/>
<input name="instruction6_in"/>
<input name="instruction5_in"/>
<input name="instruction4_in"/>
<input name="instruction3_in"/>
<input name="instruction2_in"/>
<input name="instruction1_in"/>
<input name="instruction0_in"/>
<input name="PC7_in"/>
<input name="PC6_in"/>
<input name="PC5_in"/>
<input name="PC4_in"/>
<input name="PC3_in"/>
<input name="PC2_in"/>
<input name="PC1_in"/>
<input name="PC0_in"/>
<input name="ras_in"/>
<input name="valid_override_in"/>
<output name="ras_out"/>
<output name="have_branch_out"/>
<output name="BTB_write_out"/>
<output name="BTB_branchPos_out"/>
<output name="BTB_branchType_out"/>
<output name="BTB_takenAddress_out"/>
<output name="valid7_out"/>
<output name="valid6_out"/>
<output name="valid5_out"/>
<output name="valid4_out"/>
<output name="valid3_out"/>
<output name="valid2_out"/>
<output name="valid1_out"/>
<output name="valid0_out"/>
<instance name="BranchDecoder"/>
<instance name="BranchDecoder"/>
<instance name="BranchDecoder"/>
<instance name="BranchDecoder"/>
<instance name="BranchDecoder"/>
<instance name="BranchDecoder"/>
<instance name="BranchDecoder"/>
<instance name="BranchDecoder"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<complexity cyclo1="10" cyclo2="10" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="9" />
<volume nNodes="376" nStmts="9" nExprs="109" nInputs="18" nOutputs="14" nParams="0" nAlwaysClocks="9" nBAssign="100" nNBAssign="0" nWAssign="2" nOther="147" />
</block>
<block name="fetch2">
<input name="clk"/>
<input name="reset"/>
<input name="flush"/>
<input name="instruction0_in"/>
<input name="instruction1_in"/>
<input name="instruction2_in"/>
<input name="instruction3_in"/>
<input name="instruction4_in"/>
<input name="instruction5_in"/>
<input name="instruction6_in"/>
<input name="instruction7_in"/>
<input name="removeInstructions_in"/>
<input name="in"/>
<output name="inst0_out"/>
<output name="inst1_out"/>
<output name="inst2_out"/>
<output name="inst3_out"/>
<output name="queue_full_out"/>
<output name="queue_empty_out"/>
<complexity cyclo1="59" cyclo2="41" nCaseStmts="2" nCaseItems="20" nLoops="5" nIfStmts="33" />
<volume nNodes="390" nStmts="31" nExprs="48" nInputs="13" nOutputs="6" nParams="0" nAlwaysClocks="36" nBAssign="167" nNBAssign="39" nWAssign="16" nOther="53" />
</block>
<block name="regsF0">
<input name="clk"/>
<input name="reset"/>
<input name="load"/>
<input name="PC_in"/>
<output name="PC_out"/>
<instance name="REGln"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="20" nStmts="0" nExprs="6" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="13" />
</block>
<block name="regsF0_F1">
<input name="clk"/>
<input name="reset"/>
<input name="load"/>
<input name="PC_in"/>
<input name="takenAddress_in"/>
<input name="soSoPrediction_in"/>
<input name="choice_in"/>
<input name="local_hist_in"/>
<input name="insns_valid_in"/>
<input name="ras_in"/>
<input name="ras_ptr_from_f0"/>
<input name="ras_valid_in"/>
<input name="ras_ret_inval_in"/>
<output name="PC_out"/>
<output name="PCtag_out"/>
<output name="takenAddress_out"/>
<output name="soSoPrediction_out"/>
<output name="choice_out"/>
<output name="local_hist_out"/>
<output name="insns_valid_out"/>
<output name="ras_out"/>
<output name="ras_ptr_to_f1"/>
<output name="ras_valid_to_f1"/>
<output name="ras_ret_inval_to_f1"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="173" nStmts="0" nExprs="66" nInputs="13" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="102" />
</block>
<block name="regsF1_F2">
<input name="clk"/>
<input name="load"/>
<input name="reset"/>
<input name="inst0_in"/>
<input name="inst1_in"/>
<input name="inst2_in"/>
<input name="inst3_in"/>
<input name="inst4_in"/>
<input name="inst5_in"/>
<input name="inst6_in"/>
<input name="inst7_in"/>
<output name="inst0_out"/>
<output name="inst1_out"/>
<output name="inst2_out"/>
<output name="inst3_out"/>
<output name="inst4_out"/>
<output name="inst5_out"/>
<output name="inst6_out"/>
<output name="inst7_out"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="164" nStmts="0" nExprs="48" nInputs="11" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="40" nOther="76" />
</block>
<block name="regsF2_D0">
<input name="clk"/>
<input name="reset"/>
<input name="load"/>
<input name="inst0_from_fetch_in"/>
<input name="inst1_from_fetch_in"/>
<input name="inst2_from_fetch_in"/>
<input name="inst3_from_fetch_in"/>
<output name="inst0_into_decode0_out"/>
<output name="inst1_into_decode0_out"/>
<output name="inst2_into_decode0_out"/>
<output name="inst3_into_decode0_out"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="68" nStmts="0" nExprs="24" nInputs="7" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="40" />
</block>
<block name="insn_memory">
<input name="clk"/>
<input name="reset"/>
<input name="addr_in"/>
<input name="request_in"/>
<output name="data_out"/>
<output name="hit_out"/>
<output name="addr_out"/>
<param name="INSN_MEMORY_INSTANCE"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="4" />
<volume nNodes="53" nStmts="7" nExprs="11" nInputs="4" nOutputs="3" nParams="1" nAlwaysClocks="1" nBAssign="17" nNBAssign="6" nWAssign="0" nOther="11" />
</block>
<block name="align">
<input name="offset_in"/>
<input name="select_in"/>
<input name="even_in"/>
<input name="odd_in"/>
<output name="insns_out"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_8_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="51" nStmts="0" nExprs="21" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="30" />
</block>
<block name="l1icache">
<input name="clk"/>
<input name="reset"/>
<input name="pc_in"/>
<output name="data0_out"/>
<output name="hit0_out"/>
<output name="data1_out"/>
<output name="hit1_out"/>
<output name="itlbmiss_out"/>
<instance name="insn_memory"/>
<instance name="insn_memory"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="itlb"/>
<instance name="cache_bank"/>
<instance name="cache_bank"/>
<instance name="cache_bank"/>
<instance name="cache_bank"/>
<complexity cyclo1="20" cyclo2="20" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="19" />
<volume nNodes="278" nStmts="19" nExprs="88" nInputs="3" nOutputs="5" nParams="0" nAlwaysClocks="28" nBAssign="28" nNBAssign="12" nWAssign="4" nOther="99" />
</block>
<block name="cache_bank">
<input name="clk"/>
<input name="reset"/>
<input name="index_in"/>
<input name="data_in"/>
<input name="tag_in"/>
<input name="write_in"/>
<output name="data_out"/>
<output name="valid_out"/>
<output name="tag_out"/>
<instance name="RAM_1P"/>
<instance name="RAM_1P"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="55" nStmts="0" nExprs="20" nInputs="6" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="32" />
</block>
<block name="itlb">
<input name="clk"/>
<input name="tag0_in"/>
<input name="tag1_in"/>
<output name="tag0_out"/>
<output name="tag1_out"/>
<output name="miss0_out"/>
<output name="miss1_out"/>
<param name="NUM_TAGS"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="24" nStmts="2" nExprs="6" nInputs="3" nOutputs="4" nParams="1" nAlwaysClocks="2" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="12" />
</block>
<block name="Decoder">
<input name="ibundle_in"/>
<output name="inst_out"/>
<complexity cyclo1="45" cyclo2="21" nCaseStmts="8" nCaseItems="32" nLoops="0" nIfStmts="12" />
<volume nNodes="492" nStmts="20" nExprs="130" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="2" nBAssign="301" nNBAssign="0" nWAssign="0" nOther="39" />
</block>
<block name="regsD0_R0">
<input name="clk"/>
<input name="load"/>
<input name="reset_in"/>
<input name="inst0_from_decode_in"/>
<input name="inst1_from_decode_in"/>
<input name="inst2_from_decode_in"/>
<input name="inst3_from_decode_in"/>
<output name="inst0_into_rename0_out"/>
<output name="inst1_into_rename0_out"/>
<output name="inst2_into_rename0_out"/>
<output name="inst3_into_rename0_out"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="68" nStmts="0" nExprs="24" nInputs="7" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="40" />
</block>
<block name="cmov_split">
<input name="inst0_in"/>
<input name="inst1_in"/>
<output name="inst0_out"/>
<output name="inst1_out"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="19" nStmts="1" nExprs="1" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="2" nBAssign="8" nNBAssign="0" nWAssign="0" nOther="7" />
</block>
<block name="Decode">
<input name="instruction0_decode_in"/>
<input name="instruction1_decode_in"/>
<input name="instruction2_decode_in"/>
<input name="instruction3_decode_in"/>
<output name="instruction0_decode_out"/>
<output name="instruction1_decode_out"/>
<output name="instruction2_decode_out"/>
<output name="instruction3_decode_out"/>
<instance name="Decoder"/>
<instance name="Decoder"/>
<instance name="Decoder"/>
<instance name="Decoder"/>
<instance name="cmov_split"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="26" />
</block>
<block name="SpecRATfile">
<input name="clk"/>
<input name="Reset_in"/>
<input name="Stall_in"/>
<input name="ArchA0_in"/>
<input name="ArchA1_in"/>
<input name="ArchA2_in"/>
<input name="ArchA3_in"/>
<input name="ArchB0_in"/>
<input name="ArchB1_in"/>
<input name="ArchB2_in"/>
<input name="ArchB3_in"/>
<input name="ArchDest0_in"/>
<input name="ArchDest1_in"/>
<input name="ArchDest2_in"/>
<input name="ArchDest3_in"/>
<input name="PhysDest0_in"/>
<input name="PhysDest1_in"/>
<input name="PhysDest2_in"/>
<input name="PhysDest3_in"/>
<input name="DestWrite0_in"/>
<input name="DestWrite1_in"/>
<input name="DestWrite2_in"/>
<input name="DestWrite3_in"/>
<input name="recover0_in"/>
<input name="recover1_in"/>
<input name="recover2_in"/>
<input name="recover3_in"/>
<input name="recover4_in"/>
<input name="recover5_in"/>
<input name="recover6_in"/>
<input name="recover7_in"/>
<output name="Stall_out"/>
<output name="PhysA0_out"/>
<output name="PhysA1_out"/>
<output name="PhysA2_out"/>
<output name="PhysA3_out"/>
<output name="PhysB0_out"/>
<output name="PhysB1_out"/>
<output name="PhysB2_out"/>
<output name="PhysB3_out"/>
<output name="OldDest0_out"/>
<output name="OldDest1_out"/>
<output name="OldDest2_out"/>
<output name="OldDest3_out"/>
<instance name="RAM_12P"/>
<instance name="REGn"/>
<complexity cyclo1="16" cyclo2="11" nCaseStmts="1" nCaseItems="6" nLoops="0" nIfStmts="9" />
<volume nNodes="192" nStmts="2" nExprs="66" nInputs="31" nOutputs="13" nParams="0" nAlwaysClocks="2" nBAssign="7" nNBAssign="0" nWAssign="1" nOther="114" />
</block>
<block name="SpecFreeRegList">
<input name="clk"/>
<input name="reset"/>
<input name="reset_or_flush_in"/>
<input name="Stall_in"/>
<input name="ReqFreeReg0_in"/>
<input name="ReqFreeReg1_in"/>
<input name="ReqFreeReg2_in"/>
<input name="ReqFreeReg3_in"/>
<input name="FreedReg0_in"/>
<input name="FreedReg1_in"/>
<input name="FreedReg2_in"/>
<input name="FreedReg3_in"/>
<input name="FreedReg4_in"/>
<input name="FreedReg5_in"/>
<input name="FreedReg6_in"/>
<input name="FreedReg7_in"/>
<input name="FreedValid0_in"/>
<input name="FreedValid1_in"/>
<input name="FreedValid2_in"/>
<input name="FreedValid3_in"/>
<input name="FreedValid4_in"/>
<input name="FreedValid5_in"/>
<input name="FreedValid6_in"/>
<input name="FreedValid7_in"/>
<input name="operand"/>
<output name="FreeReg0_out"/>
<output name="FreeReg1_out"/>
<output name="FreeReg2_out"/>
<output name="FreeReg3_out"/>
<output name="Valid0_out"/>
<output name="Valid1_out"/>
<output name="Valid2_out"/>
<output name="Valid3_out"/>
<output name="Cause_Stall_out"/>
<instance name="RAM_12P"/>
<instance name="REGn"/>
<complexity cyclo1="43" cyclo2="37" nCaseStmts="1" nCaseItems="7" nLoops="1" nIfStmts="34" />
<volume nNodes="323" nStmts="19" nExprs="73" nInputs="25" nOutputs="9" nParams="0" nAlwaysClocks="27" nBAssign="71" nNBAssign="9" nWAssign="13" nOther="111" />
</block>
<block name="Depend_check">
<input name="srcA0arch_in"/>
<input name="srcA1arch_in"/>
<input name="srcA2arch_in"/>
<input name="srcA3arch_in"/>
<input name="srcB0arch_in"/>
<input name="srcB1arch_in"/>
<input name="srcB2arch_in"/>
<input name="srcB3arch_in"/>
<input name="dest0arch_in"/>
<input name="dest1arch_in"/>
<input name="dest2arch_in"/>
<input name="dest3arch_in"/>
<input name="dest0valid_in"/>
<input name="dest1valid_in"/>
<input name="dest2valid_in"/>
<input name="dest3valid_in"/>
<output name="srcA0sel_out"/>
<output name="srcA1sel_out"/>
<output name="srcA2sel_out"/>
<output name="srcA3sel_out"/>
<output name="srcB0sel_out"/>
<output name="srcB1sel_out"/>
<output name="srcB2sel_out"/>
<output name="srcB3sel_out"/>
<output name="dest0sel_out"/>
<output name="dest1sel_out"/>
<output name="dest2sel_out"/>
<output name="dest3sel_out"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<complexity cyclo1="19" cyclo2="19" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="18" />
<volume nNodes="320" nStmts="18" nExprs="90" nInputs="16" nOutputs="12" nParams="0" nAlwaysClocks="36" nBAssign="27" nNBAssign="0" nWAssign="12" nOther="137" />
</block>
<block name="Mapping_overide">
<input name="srcA0phys_in"/>
<input name="srcA1phys_in"/>
<input name="srcA2phys_in"/>
<input name="srcA3phys_in"/>
<input name="srcB0phys_in"/>
<input name="srcB1phys_in"/>
<input name="srcB2phys_in"/>
<input name="srcB3phys_in"/>
<input name="dest0phys_in"/>
<input name="dest1phys_in"/>
<input name="dest2phys_in"/>
<input name="dest3phys_in"/>
<input name="old_dest0_in"/>
<input name="old_dest1_in"/>
<input name="old_dest2_in"/>
<input name="old_dest3_in"/>
<input name="srcA0sel_in"/>
<input name="srcA1sel_in"/>
<input name="srcA2sel_in"/>
<input name="srcA3sel_in"/>
<input name="srcB0sel_in"/>
<input name="srcB1sel_in"/>
<input name="srcB2sel_in"/>
<input name="srcB3sel_in"/>
<input name="old_dest0_sel"/>
<input name="old_dest1_sel"/>
<input name="old_dest2_sel"/>
<input name="old_dest3_sel"/>
<output name="srcA0phys_out"/>
<output name="srcA1phys_out"/>
<output name="srcA2phys_out"/>
<output name="srcA3phys_out"/>
<output name="srcB0phys_out"/>
<output name="srcB1phys_out"/>
<output name="srcB2phys_out"/>
<output name="srcB3phys_out"/>
<output name="old_dest0_out"/>
<output name="old_dest1_out"/>
<output name="old_dest2_out"/>
<output name="old_dest3_out"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="179" nStmts="0" nExprs="63" nInputs="28" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="113" />
</block>
<block name="Rename0">
<input name="ibundle0_in"/>
<input name="ibundle1_in"/>
<input name="ibundle2_in"/>
<input name="ibundle3_in"/>
<input name="rat_recover0_in"/>
<input name="rat_recover1_in"/>
<input name="rat_recover2_in"/>
<input name="rat_recover3_in"/>
<input name="rat_recover4_in"/>
<input name="rat_recover5_in"/>
<input name="rat_recover6_in"/>
<input name="rat_recover7_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="Reset_in"/>
<input name="Stall_in"/>
<input name="FreedReg0_in"/>
<input name="FreedReg1_in"/>
<input name="FreedReg2_in"/>
<input name="FreedReg3_in"/>
<input name="FreedReg4_in"/>
<input name="FreedReg5_in"/>
<input name="FreedReg6_in"/>
<input name="FreedReg7_in"/>
<input name="FreedValid0_in"/>
<input name="FreedValid1_in"/>
<input name="FreedValid2_in"/>
<input name="FreedValid3_in"/>
<input name="FreedValid4_in"/>
<input name="FreedValid5_in"/>
<input name="FreedValid6_in"/>
<input name="FreedValid7_in"/>
<input name="update_ssit_index1_in"/>
<input name="update_ssit_index2_in"/>
<input name="update_ssid_v_in"/>
<output name="Cause_Stall_out"/>
<output name="ibundle0_out"/>
<output name="ibundle1_out"/>
<output name="ibundle2_out"/>
<output name="ibundle3_out"/>
<instance name="SpecRATfile"/>
<instance name="SpecFreeRegList"/>
<instance name="Depend_check"/>
<instance name="SSIT"/>
<instance name="SSIT_depend_check"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="363" nStmts="0" nExprs="136" nInputs="35" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="45" nOther="182" />
</block>
<block name="Rename1">
<input name="ibundle0_in"/>
<input name="ibundle1_in"/>
<input name="ibundle2_in"/>
<input name="ibundle3_in"/>
<input name="lfst_inv0_in"/>
<input name="lfst_inv1_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<output name="ibundle0_out"/>
<output name="ibundle1_out"/>
<output name="ibundle2_out"/>
<output name="ibundle3_out"/>
<instance name="Mapping_overide"/>
<instance name="LFST"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="246" nStmts="0" nExprs="103" nInputs="9" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="125" />
</block>
<block name="regsR0_R1">
<input name="clk"/>
<input name="load"/>
<input name="reset_in"/>
<input name="inst0_from_rename0_in"/>
<input name="inst1_from_rename0_in"/>
<input name="inst2_from_rename0_in"/>
<input name="inst3_from_rename0_in"/>
<output name="inst0_into_rename1_out"/>
<output name="inst1_into_rename1_out"/>
<output name="inst2_into_rename1_out"/>
<output name="inst3_into_rename1_out"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="68" nStmts="0" nExprs="24" nInputs="7" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="40" />
</block>
<block name="regsR1_I">
<input name="clk"/>
<input name="load"/>
<input name="reset_in"/>
<input name="inst0_from_rename1_in"/>
<input name="inst1_from_rename1_in"/>
<input name="inst2_from_rename1_in"/>
<input name="inst3_from_rename1_in"/>
<output name="inst0_into_issue_out"/>
<output name="inst1_into_issue_out"/>
<output name="inst2_into_issue_out"/>
<output name="inst3_into_issue_out"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="68" nStmts="0" nExprs="24" nInputs="7" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="40" />
</block>
<block name="SSIT">
<input name="clk"/>
<input name="reset"/>
<input name="index0_in"/>
<input name="index1_in"/>
<input name="index2_in"/>
<input name="index3_in"/>
<input name="update_index1_in"/>
<input name="update_index2_in"/>
<input name="update_v_in"/>
<output name="ssid0_out"/>
<output name="ssid1_out"/>
<output name="ssid2_out"/>
<output name="ssid3_out"/>
<output name="valid0_out"/>
<output name="valid1_out"/>
<output name="valid2_out"/>
<output name="valid3_out"/>
<instance name="RAM_4P"/>
<complexity cyclo1="14" cyclo2="14" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="13" />
<volume nNodes="87" nStmts="3" nExprs="24" nInputs="9" nOutputs="8" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="11" nWAssign="5" nOther="43" />
</block>
<block name="SSIT_depend_check">
<input name="ssid0_in"/>
<input name="ssid1_in"/>
<input name="ssid2_in"/>
<input name="ssid3_in"/>
<input name="ssid0_v_in"/>
<input name="ssid1_v_in"/>
<input name="ssid2_v_in"/>
<input name="ssid3_v_in"/>
<input name="type0_in"/>
<input name="type1_in"/>
<input name="type2_in"/>
<output name="ssid1sel_out"/>
<output name="ssid2sel_out"/>
<output name="ssid3sel_out"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="66" nStmts="6" nExprs="6" nInputs="11" nOutputs="3" nParams="0" nAlwaysClocks="24" nBAssign="9" nNBAssign="0" nWAssign="0" nOther="21" />
</block>
<block name="LFST">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="ssid0_in"/>
<input name="ssid1_in"/>
<input name="ssid2_in"/>
<input name="ssid3_in"/>
<input name="valid0_in"/>
<input name="valid1_in"/>
<input name="valid2_in"/>
<input name="valid3_in"/>
<input name="update0_in"/>
<input name="update1_in"/>
<input name="update2_in"/>
<input name="update3_in"/>
<input name="invalidate0_in"/>
<input name="invalidate1_in"/>
<output name="lfs0_out"/>
<output name="lfs1_out"/>
<output name="lfs2_out"/>
<output name="lfs3_out"/>
<output name="valid0_out"/>
<output name="valid1_out"/>
<output name="valid2_out"/>
<output name="valid3_out"/>
<instance name="RAM_8P"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="128" nStmts="5" nExprs="35" nInputs="17" nOutputs="8" nParams="0" nAlwaysClocks="10" nBAssign="4" nNBAssign="5" nWAssign="0" nOther="69" />
</block>
<block name="Scheduler">
<input name="ibundle0_in"/>
<input name="ibundle1_in"/>
<input name="ibundle2_in"/>
<input name="ibundle3_in"/>
<input name="new_rob_id0"/>
<input name="new_rob_id1"/>
<input name="new_rob_id2"/>
<input name="new_rob_id3"/>
<input name="clk"/>
<input name="Reset_in"/>
<input name="Stall_in"/>
<input name="Ready_bits_in"/>
<input name="exec_loc0_in"/>
<input name="exec_loc1_in"/>
<input name="exec_loc2_in"/>
<input name="exec_loc3_in"/>
<input name="exec_loc4_in"/>
<input name="exec_loc5_in"/>
<input name="exec_valid0_in"/>
<input name="exec_valid1_in"/>
<input name="exec_valid2_in"/>
<input name="exec_valid3_in"/>
<input name="exec_valid4_in"/>
<input name="exec_valid5_in"/>
<input name="exec_failed0_in"/>
<input name="exec_failed1_in"/>
<input name="exec_failed2_in"/>
<input name="exec_failed3_in"/>
<input name="exec_failed4_in"/>
<input name="exec_failed5_in"/>
<output name="ibundle0_out"/>
<output name="ibundle1_out"/>
<output name="ibundle2_out"/>
<output name="ibundle3_out"/>
<output name="ibundle4_out"/>
<output name="ibundle5_out"/>
<output name="inst_rejected_out"/>
<param name="SCHEDULER_SIZE"/>
<param name="SCHEDULER_LOGSIZE"/>
<instance name="scoreboard"/>
<instance name="deptable"/>
<complexity cyclo1="58" cyclo2="88" nCaseStmts="0" nCaseItems="0" nLoops="8" nIfStmts="49" />
<volume nNodes="386" nStmts="57" nExprs="74" nInputs="30" nOutputs="7" nParams="2" nAlwaysClocks="41" nBAssign="81" nNBAssign="68" nWAssign="0" nOther="65" />
</block>
<block name="deptable">
<input name="clk"/>
<input name="reset"/>
<input name="pc_in"/>
<output name="data0_out"/>
<output name="hit0_out"/>
<output name="data1_out"/>
<output name="hit1_out"/>
<output name="itlbmiss_out"/>
<instance name="insn_memory"/>
<instance name="insn_memory"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="itlb"/>
<instance name="cache_bank"/>
<instance name="cache_bank"/>
<instance name="cache_bank"/>
<instance name="cache_bank"/>
<complexity cyclo1="20" cyclo2="96" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="19" />
<volume nNodes="278" nStmts="19" nExprs="88" nInputs="3" nOutputs="5" nParams="0" nAlwaysClocks="28" nBAssign="28" nNBAssign="12" nWAssign="4" nOther="99" />
</block>
<block name="scoreboard">
<input name="dest0"/>
<input name="dest1"/>
<input name="dest2"/>
<input name="dest3"/>
<input name="dest4"/>
<input name="dest5"/>
<input name="d0_valid"/>
<input name="d1_valid"/>
<input name="d2_valid"/>
<input name="d3_valid"/>
<input name="d4_valid"/>
<input name="d5_valid"/>
<input name="d2_complex"/>
<input name="ready_vector_from_regfile"/>
<input name="clk"/>
<input name="reset"/>
<output name="spec_ready_vector"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="4" nIfStmts="6" />
<volume nNodes="168" nStmts="10" nExprs="10" nInputs="16" nOutputs="1" nParams="0" nAlwaysClocks="97" nBAssign="22" nNBAssign="4" nWAssign="0" nOther="25" />
</block>
<block name="regsI_RR">
<input name="clk"/>
<input name="flush_in"/>
<input name="reset_in"/>
<input name="inst0_from_issue_in"/>
<input name="inst1_from_issue_in"/>
<input name="inst2_from_issue_in"/>
<input name="inst3_from_issue_in"/>
<input name="inst4_from_issue_in"/>
<input name="inst5_from_issue_in"/>
<output name="inst0_into_rr_out"/>
<output name="inst1_into_rr_out"/>
<output name="inst2_into_rr_out"/>
<output name="inst3_into_rr_out"/>
<output name="inst4_into_rr_out"/>
<output name="inst5_into_rr_out"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="100" nStmts="0" nExprs="36" nInputs="9" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="58" />
</block>
<block name="regfile">
<input name="clk"/>
<input name="reset"/>
<input name="dumpstate"/>
<input name="pr_in"/>
<input name="Rc_in"/>
<input name="value_in"/>
<input name="write_in"/>
<input name="sbmask_in"/>
<input name="cond_in"/>
<output name="value_out"/>
<output name="cond_out"/>
<output name="ready_out"/>
<instance name="RAM_17P"/>
<complexity cyclo1="18" cyclo2="18" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="16" />
<volume nNodes="232" nStmts="12" nExprs="70" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="4" nBAssign="36" nNBAssign="6" nWAssign="8" nOther="96" />
</block>
<block name="dispmux">
<input name="Rb0_in"/>
<input name="disp0_in"/>
<input name="op0_in"/>
<input name="Rb1_in"/>
<input name="disp1_in"/>
<input name="op1_in"/>
<input name="Rb2_in"/>
<input name="disp2_in"/>
<input name="op2_in"/>
<output name="sa0_out"/>
<output name="sa1_out"/>
<output name="ca0_out"/>
<complexity cyclo1="10" cyclo2="10" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="9" />
<volume nNodes="58" nStmts="9" nExprs="9" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="9" nBAssign="12" nNBAssign="0" nWAssign="0" nOther="19" />
</block>
<block name="reg_read">
<input name="ibundle0_in"/>
<input name="ibundle1_in"/>
<input name="ibundle2_in"/>
<input name="ibundle3_in"/>
<input name="ibundle4_in"/>
<input name="ibundle5_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="dumpstate"/>
<input name="write_data"/>
<input name="write_valid"/>
<input name="Rc_in"/>
<input name="cond_in"/>
<input name="sbmask_in"/>
<input name="dest_regs_forward_in"/>
<input name="dest_regs_fwd_rdy_in"/>
<output name="rf_ready_bits"/>
<output name="ibundle0_out"/>
<output name="ibundle1_out"/>
<output name="ibundle2_out"/>
<output name="ibundle3_out"/>
<output name="ibundle4_out"/>
<output name="ibundle5_out"/>
<instance name="regfile"/>
<instance name="dispmux"/>
<instance name="forward_check"/>
<instance name="forward_check"/>
<instance name="get_bit"/>
<instance name="get_bit"/>
<instance name="get_bit"/>
<instance name="get_bit"/>
<instance name="get_bit"/>
<instance name="get_bit"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="401" nStmts="0" nExprs="174" nInputs="16" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="19" nOther="208" />
</block>
<block name="forward_check">
<input name="srca0"/>
<input name="srcb0"/>
<input name="srca1"/>
<input name="srcb1"/>
<input name="srca2"/>
<input name="srcb2"/>
<input name="srca3"/>
<input name="srcb3"/>
<input name="srca4"/>
<input name="srcb4"/>
<input name="srca5"/>
<input name="srcb5"/>
<input name="dest0"/>
<input name="dest1"/>
<input name="dest2"/>
<input name="dest3"/>
<input name="dest4"/>
<input name="dest5"/>
<input name="uses_a0"/>
<input name="uses_b0"/>
<input name="uses_a1"/>
<input name="uses_b1"/>
<input name="uses_a2"/>
<input name="uses_b2"/>
<input name="uses_a3"/>
<input name="uses_b3"/>
<input name="uses_a4"/>
<input name="uses_b4"/>
<input name="uses_a5"/>
<input name="uses_b5"/>
<input name="dest0_valid"/>
<input name="dest1_valid"/>
<input name="dest2_valid"/>
<input name="dest3_valid"/>
<input name="dest4_valid"/>
<input name="dest5_valid"/>
<output name="srca0_sel"/>
<output name="srcb0_sel"/>
<output name="srca1_sel"/>
<output name="srcb1_sel"/>
<output name="srca2_sel"/>
<output name="srcb2_sel"/>
<output name="srca3_sel"/>
<output name="srcb3_sel"/>
<output name="srca4_sel"/>
<output name="srcb4_sel"/>
<output name="srca5_sel"/>
<output name="srcb5_sel"/>
<output name="srca0_match"/>
<output name="srcb0_match"/>
<output name="srca1_match"/>
<output name="srcb1_match"/>
<output name="srca2_match"/>
<output name="srcb2_match"/>
<output name="srca3_match"/>
<output name="srcb3_match"/>
<output name="srca4_match"/>
<output name="srcb4_match"/>
<output name="srca5_match"/>
<output name="srcb5_match"/>
<instance name="single_check"/>
<instance name="single_check"/>
<instance name="single_check"/>
<instance name="single_check"/>
<instance name="single_check"/>
<instance name="single_check"/>
<instance name="get_select"/>
<instance name="get_select"/>
<instance name="get_select"/>
<instance name="get_select"/>
<instance name="get_select"/>
<instance name="get_select"/>
<instance name="get_select"/>
<instance name="get_select"/>
<instance name="get_select"/>
<instance name="get_select"/>
<instance name="get_select"/>
<instance name="get_select"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="739" nStmts="0" nExprs="330" nInputs="36" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="409" />
</block>
<block name="get_select">
<input name="src_d0"/>
<input name="src_d1"/>
<input name="src_d2"/>
<input name="src_d3"/>
<input name="src_d4"/>
<input name="src_d5"/>
<input name="d0_valid"/>
<input name="d1_valid"/>
<input name="d2_valid"/>
<input name="d3_valid"/>
<input name="d4_valid"/>
<input name="d5_valid"/>
<input name="uses_src"/>
<output name="src_sel"/>
<output name="src_match"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="56" nStmts="7" nExprs="7" nInputs="13" nOutputs="2" nParams="0" nAlwaysClocks="13" nBAssign="11" nNBAssign="0" nWAssign="0" nOther="18" />
</block>
<block name="single_check">
<input name="srca0"/>
<input name="srcb0"/>
<input name="srca1"/>
<input name="srcb1"/>
<input name="srca2"/>
<input name="srcb2"/>
<input name="srca3"/>
<input name="srcb3"/>
<input name="srca4"/>
<input name="srcb4"/>
<input name="srca5"/>
<input name="srcb5"/>
<input name="dest"/>
<output name="a0_d"/>
<output name="b0_d"/>
<output name="a1_d"/>
<output name="b1_d"/>
<output name="a2_d"/>
<output name="b2_d"/>
<output name="a3_d"/>
<output name="b3_d"/>
<output name="a4_d"/>
<output name="b4_d"/>
<output name="a5_d"/>
<output name="b5_d"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="134" nStmts="0" nExprs="48" nInputs="13" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="86" />
</block>
<block name="update_ready_bits">
<input name="ready_bits_in"/>
<input name="dest0"/>
<input name="dest1"/>
<input name="dest2"/>
<input name="dest3"/>
<input name="dest4"/>
<input name="dest5"/>
<output name="ready_bits_out"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="37" nStmts="6" nExprs="6" nInputs="7" nOutputs="1" nParams="0" nAlwaysClocks="7" nBAssign="7" nNBAssign="0" nWAssign="0" nOther="11" />
</block>
<block name="get_bit">
<input name="Ready_bits_in"/>
<input name="srca_in"/>
<input name="srcb_in"/>
<output name="srca_rdy_out"/>
<output name="srcb_rdy_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="13" nStmts="0" nExprs="0" nInputs="3" nOutputs="2" nParams="0" nAlwaysClocks="3" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="8" />
</block>
<block name="regs_RR_EX">
<input name="clk"/>
<input name="reset"/>
<input name="flush"/>
<input name="i0_from_rr_in"/>
<input name="i1_from_rr_in"/>
<input name="i2_from_rr_in"/>
<input name="i3_from_rr_in"/>
<input name="i4_from_rr_in"/>
<input name="i5_from_rr_in"/>
<input name="fwd_data_from_rr_in"/>
<input name="fwd_valid_from_rr_in"/>
<input name="fwd_cond_from_rr_in"/>
<output name="i0_to_exec_out"/>
<output name="i1_to_exec_out"/>
<output name="i2_to_exec_out"/>
<output name="i3_to_exec_out"/>
<output name="i4_to_exec_out"/>
<output name="i5_to_exec_out"/>
<output name="fwd_data_to_ex_out"/>
<output name="fwd_valid_to_ex_out"/>
<output name="fwd_cond_to_ex_out"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="147" nStmts="0" nExprs="54" nInputs="12" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="85" />
</block>
<block name="forward">
<input name="regfile_val"/>
<input name="from0_d0"/>
<input name="from0_d1"/>
<input name="from0_d2"/>
<input name="from0_d3"/>
<input name="from0_d4"/>
<input name="from0_d5"/>
<input name="from1_d0"/>
<input name="from1_d1"/>
<input name="from1_d2"/>
<input name="from1_d3"/>
<input name="from1_d4"/>
<input name="from1_d5"/>
<input name="regfile_val_ready"/>
<input name="from0_d0_rdy"/>
<input name="from0_d1_rdy"/>
<input name="from0_d2_rdy"/>
<input name="from0_d3_rdy"/>
<input name="from0_d4_rdy"/>
<input name="from0_d5_rdy"/>
<input name="from1_d0_rdy"/>
<input name="from1_d1_rdy"/>
<input name="from1_d2_rdy"/>
<input name="from1_d3_rdy"/>
<input name="from1_d4_rdy"/>
<input name="from1_d5_rdy"/>
<input name="src_select0"/>
<input name="src_select1"/>
<input name="src_match0"/>
<input name="src_match1"/>
<output name="forwarded_value"/>
<output name="forwarded_valid"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_2_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="142" nStmts="0" nExprs="49" nInputs="30" nOutputs="2" nParams="0" nAlwaysClocks="3" nBAssign="1" nNBAssign="0" nWAssign="0" nOther="89" />
</block>
<block name="forward_all">
<input name="srca0_val_in"/>
<input name="srcb0_val_in"/>
<input name="srca1_val_in"/>
<input name="srcb1_val_in"/>
<input name="srca2_val_in"/>
<input name="srcb2_val_in"/>
<input name="srca3_val_in"/>
<input name="srcb3_val_in"/>
<input name="srca4_val_in"/>
<input name="srcb4_val_in"/>
<input name="srca5_val_in"/>
<input name="srcb5_val_in"/>
<input name="srca0_rdy_in"/>
<input name="srcb0_rdy_in"/>
<input name="srca1_rdy_in"/>
<input name="srcb1_rdy_in"/>
<input name="srca2_rdy_in"/>
<input name="srcb2_rdy_in"/>
<input name="srca3_rdy_in"/>
<input name="srcb3_rdy_in"/>
<input name="srca4_rdy_in"/>
<input name="srcb4_rdy_in"/>
<input name="srca5_rdy_in"/>
<input name="srcb5_rdy_in"/>
<input name="cond_in"/>
<input name="cond0_in"/>
<input name="cond1_in"/>
<input name="fwd_data0_in"/>
<input name="fwd_data1_in"/>
<input name="fwd_rdy0_in"/>
<input name="fwd_rdy1_in"/>
<input name="a0_sigs"/>
<input name="b0_sigs"/>
<input name="a1_sigs"/>
<input name="b1_sigs"/>
<input name="a2_sigs"/>
<input name="b2_sigs"/>
<input name="a3_sigs"/>
<input name="b3_sigs"/>
<input name="a4_sigs"/>
<input name="b4_sigs"/>
<input name="a5_sigs"/>
<input name="b5_sigs"/>
<output name="srca0_val_out"/>
<output name="srcb0_val_out"/>
<output name="srca1_val_out"/>
<output name="srcb1_val_out"/>
<output name="srca2_val_out"/>
<output name="srcb2_val_out"/>
<output name="srca3_val_out"/>
<output name="srcb3_val_out"/>
<output name="srca4_val_out"/>
<output name="srcb4_val_out"/>
<output name="srca5_val_out"/>
<output name="srcb5_val_out"/>
<output name="srca0_rdy_out"/>
<output name="srcb0_rdy_out"/>
<output name="srca1_rdy_out"/>
<output name="srcb1_rdy_out"/>
<output name="srca2_rdy_out"/>
<output name="srcb2_rdy_out"/>
<output name="srca3_rdy_out"/>
<output name="srcb3_rdy_out"/>
<output name="srca4_rdy_out"/>
<output name="srcb4_rdy_out"/>
<output name="srca5_rdy_out"/>
<output name="srcb5_rdy_out"/>
<output name="cond_out"/>
<instance name="forward"/>
<instance name="forward"/>
<instance name="forward"/>
<instance name="forward"/>
<instance name="forward"/>
<instance name="forward"/>
<instance name="forward"/>
<instance name="forward"/>
<instance name="forward"/>
<instance name="forward"/>
<instance name="forward"/>
<instance name="forward"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="886" nStmts="2" nExprs="386" nInputs="43" nOutputs="25" nParams="0" nAlwaysClocks="4" nBAssign="3" nNBAssign="0" nWAssign="24" nOther="467" />
</block>
<block name="simple_ALU">
<input name="Rav_in"/>
<input name="Rbv_in"/>
<input name="opcode"/>
<input name="op_func"/>
<input name="mem_func"/>
<output name="Rc_out"/>
<output name="ex_out"/>
<complexity cyclo1="85" cyclo2="11" nCaseStmts="6" nCaseItems="80" nLoops="0" nIfStmts="4" />
<volume nNodes="349" nStmts="10" nExprs="84" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="5" nBAssign="158" nNBAssign="0" nWAssign="2" nOther="90" />
</block>
<block name="complex_ALU">
<input name="Rav_in"/>
<input name="Rbv_in"/>
<input name="Cond_in"/>
<input name="opcode"/>
<input name="op_func"/>
<input name="in"/>
<input name="in"/>
<input name="in0_in"/>
<input name="in1_in"/>
<input name="res_in"/>
<input name="opcode"/>
<input name="op_func"/>
<input name="clk"/>
<input name="reset"/>
<input name="bundle_in"/>
<input name="srca_in"/>
<input name="srcb_in"/>
<input name="cond_in"/>
<output name="in0_out"/>
<output name="in1_out"/>
<output name="res_out"/>
<output name="Rc_out"/>
<output name="cond_out"/>
<output name="ex_out"/>
<output name="done_out"/>
<output name="bundle_out"/>
<output name="stage_busy_out"/>
<instance name="complex_ALU_0"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="complex_ALU_1"/>
<complexity cyclo1="159" cyclo2="49" nCaseStmts="10" nCaseItems="120" nLoops="0" nIfStmts="38" />
<volume nNodes="660" nStmts="48" nExprs="205" nInputs="18" nOutputs="9" nParams="0" nAlwaysClocks="10" nBAssign="189" nNBAssign="0" nWAssign="12" nOther="196" />
</block>
<block name="branch">
<input name="PC_in"/>
<input name="Rabv_in"/>
<input name="sd_in"/>
<input name="opcode"/>
<output name="PC_out"/>
<output name="Ra_out"/>
<output name="taken_out"/>
<complexity cyclo1="21" cyclo2="10" nCaseStmts="1" nCaseItems="12" nLoops="0" nIfStmts="8" />
<volume nNodes="104" nStmts="10" nExprs="23" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="4" nBAssign="45" nNBAssign="0" nWAssign="0" nOther="22" />
</block>
<block name="AGEN_unit">
<input name="Rav_in"/>
<input name="Rbv_in"/>
<input name="sd_in"/>
<input name="size_in"/>
<input name="end_in"/>
<input name="ua_in"/>
<output name="va_out"/>
<output name="data_out"/>
<output name="expt_out"/>
<complexity cyclo1="25" cyclo2="10" nCaseStmts="3" nCaseItems="18" nLoops="0" nIfStmts="6" />
<volume nNodes="94" nStmts="6" nExprs="22" nInputs="6" nOutputs="3" nParams="0" nAlwaysClocks="10" nBAssign="22" nNBAssign="0" nWAssign="0" nOther="34" />
</block>
<block name="multiply">
<input name="srca_in"/>
<input name="srcb_in"/>
<input name="opcode"/>
<input name="op_func"/>
<input name="clk"/>
<input name="reset"/>
<input name="bundle_in"/>
<input name="srca_in"/>
<input name="srcb_in"/>
<output name="val_out"/>
<output name="ex_out"/>
<output name="done_out"/>
<output name="bundle_out"/>
<output name="stage_busy_out"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="multiply_0"/>
<complexity cyclo1="11" cyclo2="5" nCaseStmts="1" nCaseItems="7" nLoops="0" nIfStmts="3" />
<volume nNodes="227" nStmts="3" nExprs="75" nInputs="9" nOutputs="5" nParams="0" nAlwaysClocks="4" nBAssign="19" nNBAssign="0" nWAssign="21" nOther="105" />
</block>
<block name="conflict_buffer">
<input name="ibundle_in"/>
<input name="insert_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="remove_in"/>
<output name="ibundle_out"/>
<output name="ibundle_valid"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="5" />
<volume nNodes="47" nStmts="6" nExprs="6" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="7" nBAssign="6" nNBAssign="10" nWAssign="0" nOther="12" />
</block>
<block name="execute">
<input name="clk"/>
<input name="reset"/>
<input name="ib0_in"/>
<input name="ib1_in"/>
<input name="ib2_in"/>
<input name="ib3_in"/>
<input name="ib4_in"/>
<input name="ib5_in"/>
<input name="fwd_data0_in"/>
<input name="fwd_ready0_in"/>
<input name="fwd_data1_in"/>
<input name="fwd_ready1_in"/>
<input name="cond0_in"/>
<input name="cond1_in"/>
<output name="salu0_out"/>
<output name="salu1_out"/>
<output name="calu0_out"/>
<output name="ctrl0_out"/>
<output name="agen0_out"/>
<output name="agen1_out"/>
<output name="val_out"/>
<output name="write_out"/>
<output name="dest_out"/>
<output name="sched_out"/>
<output name="agen0_val_out"/>
<output name="agen1_val_out"/>
<instance name="forward_all"/>
<instance name="simple_ALU"/>
<instance name="simple_ALU"/>
<instance name="complex_ALU"/>
<instance name="multiply"/>
<instance name="conflict_buffer"/>
<instance name="branch"/>
<instance name="AGEN_unit"/>
<instance name="AGEN_unit"/>
<complexity cyclo1="13" cyclo2="13" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="12" />
<volume nNodes="475" nStmts="12" nExprs="143" nInputs="14" nOutputs="12" nParams="0" nAlwaysClocks="41" nBAssign="77" nNBAssign="0" nWAssign="15" nOther="187" />
</block>
<block name="memoryunit">
<input name="clk"/>
<input name="reset"/>
<input name="new_insns1_in"/>
<input name="new_insns2_in"/>
<input name="new_insns3_in"/>
<input name="new_insns4_in"/>
<input name="rob_id1_in"/>
<input name="rob_id2_in"/>
<input name="rob_id3_in"/>
<input name="rob_id4_in"/>
<input name="finished1hint_in"/>
<input name="finished2hint_in"/>
<input name="finished1_in"/>
<input name="finished2_in"/>
<input name="retired_in"/>
<input name="retiredmobid1_in"/>
<input name="retiredmobid2_in"/>
<input name="retiredmobid3_in"/>
<input name="retiredmobid4_in"/>
<input name="retiredmobid5_in"/>
<input name="retiredmobid6_in"/>
<input name="retiredmobid7_in"/>
<input name="retiredmobid8_in"/>
<input name="aliasflush_in"/>
<input name="flush_in"/>
<input name="flush_delayed_in"/>
<input name="stall_in"/>
<output name="id1_out"/>
<output name="id2_out"/>
<output name="id3_out"/>
<output name="id4_out"/>
<output name="finished1_out"/>
<output name="finished2_out"/>
<output name="finishedst1_out"/>
<output name="finishedst2_out"/>
<output name="complete1_out"/>
<output name="complete2_out"/>
<output name="returned_hintvalid1"/>
<output name="returned_hintvalid2"/>
<output name="returned_hintdestreg1"/>
<output name="returned_hintdestreg2"/>
<output name="ssit_update1_out"/>
<output name="ssit_update2_out"/>
<output name="ssit_update_v_out"/>
<output name="mob_full_out"/>
<param name="MACHINE_WIDTH"/>
<param name="ROB_SIZE_LOG"/>
<instance name="l1dcache"/>
<complexity cyclo1="266" cyclo2="209" nCaseStmts="9" nCaseItems="66" nLoops="27" nIfStmts="172" />
<volume nNodes="1926" nStmts="199" nExprs="311" nInputs="27" nOutputs="18" nParams="2" nAlwaysClocks="269" nBAssign="698" nNBAssign="161" nWAssign="20" nOther="268" />
</block>
<block name="l1dcache">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="st_tlb1_in"/>
<input name="st_tlb2_in"/>
<input name="valid1_in"/>
<input name="addr1_in"/>
<input name="addrtype1_in"/>
<input name="data1_in"/>
<input name="size1_in"/>
<input name="type1_in"/>
<input name="mobid1_in"/>
<input name="write_dest1_in"/>
<input name="destreg1_in"/>
<input name="valid2_in"/>
<input name="addr2_in"/>
<input name="addrtype2_in"/>
<input name="data2_in"/>
<input name="size2_in"/>
<input name="type2_in"/>
<input name="mobid2_in"/>
<input name="write_dest2_in"/>
<input name="destreg2_in"/>
<output name="data1_out"/>
<output name="hit1_out"/>
<output name="mobid1_out"/>
<output name="addr1_out"/>
<output name="size1_out"/>
<output name="type1_out"/>
<output name="destreg1_out"/>
<output name="data2_out"/>
<output name="hit2_out"/>
<output name="mobid2_out"/>
<output name="addr2_out"/>
<output name="size2_out"/>
<output name="type2_out"/>
<output name="destreg2_out"/>
<output name="hintaddr1_out"/>
<output name="hintsize1_out"/>
<output name="hintmobid1_out"/>
<output name="hinttlbmiss1_out"/>
<output name="hintdestreg1_out"/>
<output name="hintvalid1_out"/>
<output name="hintaddr2_out"/>
<output name="hintsize2_out"/>
<output name="hintmobid2_out"/>
<output name="hinttlbmiss2_out"/>
<output name="hintdestreg2_out"/>
<output name="hintvalid2_out"/>
<output name="st_tlbtag1_out"/>
<output name="st_tlbmiss1_out"/>
<output name="st_tlbtag2_out"/>
<output name="st_tlbmiss2_out"/>
<output name="stall_out"/>
<instance name="dtlb"/>
<instance name="data_memory"/>
<instance name="missqueue"/>
<instance name="membuffer"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<complexity cyclo1="130" cyclo2="88" nCaseStmts="5" nCaseItems="47" nLoops="0" nIfStmts="82" />
<volume nNodes="2216" nStmts="51" nExprs="814" nInputs="23" nOutputs="31" nParams="0" nAlwaysClocks="67" nBAssign="257" nNBAssign="64" nWAssign="29" nOther="934" />
</block>
<block name="missqueue">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="returnedaddr_in"/>
<input name="returneddata_in"/>
<input name="returnedhit_in"/>
<input name="valid1_in"/>
<input name="addr1_in"/>
<input name="data1_in"/>
<input name="size1_in"/>
<input name="type1_in"/>
<input name="mobid1_in"/>
<input name="writedest1_in"/>
<input name="destreg1_in"/>
<input name="valid2_in"/>
<input name="addr2_in"/>
<input name="data2_in"/>
<input name="size2_in"/>
<input name="type2_in"/>
<input name="mobid2_in"/>
<input name="writedest2_in"/>
<input name="destreg2_in"/>
<output name="valid_out"/>
<output name="addr_out"/>
<output name="data_out"/>
<output name="size_out"/>
<output name="type_out"/>
<output name="mobid_out"/>
<output name="writedest_out"/>
<output name="destreg_out"/>
<output name="writeall_out"/>
<output name="stall_out"/>
<param name="QUEUE_SIZE"/>
<param name="QUEUE_LOG_SIZE"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<complexity cyclo1="64" cyclo2="24" nCaseStmts="4" nCaseItems="44" nLoops="5" nIfStmts="14" />
<volume nNodes="364" nStmts="23" nExprs="84" nInputs="22" nOutputs="10" nParams="2" nAlwaysClocks="19" nBAssign="100" nNBAssign="21" nWAssign="0" nOther="117" />
</block>
<block name="membuffer">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="remove_in"/>
<input name="valid1_in"/>
<input name="addr1_in"/>
<input name="addrtype1_in"/>
<input name="data1_in"/>
<input name="size1_in"/>
<input name="type1_in"/>
<input name="mobid1_in"/>
<input name="writedest1_in"/>
<input name="destreg1_in"/>
<input name="valid2_in"/>
<input name="addr2_in"/>
<input name="addrtype2_in"/>
<input name="data2_in"/>
<input name="size2_in"/>
<input name="type2_in"/>
<input name="mobid2_in"/>
<input name="writedest2_in"/>
<input name="destreg2_in"/>
<output name="valid_out"/>
<output name="addr_out"/>
<output name="addrtype_out"/>
<output name="data_out"/>
<output name="size_out"/>
<output name="type_out"/>
<output name="mobid_out"/>
<output name="writedest_out"/>
<output name="destreg_out"/>
<output name="stall_out"/>
<param name="QUEUE_SIZE"/>
<param name="QUEUE_LOG_SIZE"/>
<complexity cyclo1="15" cyclo2="11" nCaseStmts="1" nCaseItems="5" nLoops="2" nIfStmts="7" />
<volume nNodes="152" nStmts="8" nExprs="12" nInputs="22" nOutputs="10" nParams="2" nAlwaysClocks="10" nBAssign="47" nNBAssign="24" nWAssign="5" nOther="46" />
</block>
<block name="data_cache_bank">
<input name="clk"/>
<input name="reset"/>
<input name="index_in"/>
<input name="data_in"/>
<input name="tag_in"/>
<input name="lru_in"/>
<input name="writeall_in"/>
<input name="quadsel_in"/>
<input name="write_in"/>
<output name="data_out"/>
<output name="valid_out"/>
<output name="tag_out"/>
<complexity cyclo1="73" cyclo2="73" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="71" />
<volume nNodes="72" nStmts="7" nExprs="7" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="8" nBAssign="22" nNBAssign="11" nWAssign="0" nOther="17" />
</block>
<block name="data_memory">
<input name="clk"/>
<input name="reset"/>
<input name="addr1_in"/>
<input name="data1_in"/>
<input name="type1_in"/>
<input name="request1_in"/>
<input name="addr2_in"/>
<input name="data2_in"/>
<input name="type2_in"/>
<input name="request2_in"/>
<output name="data_out"/>
<output name="addr_out"/>
<output name="hit_out"/>
<param name="DATA_MEMORY_INSTANCE"/>
<param name="MAX_MISSES"/>
<param name="DELAY_CYCLES"/>
<complexity cyclo1="21" cyclo2="21" nCaseStmts="0" nCaseItems="0" nLoops="7" nIfStmts="13" />
<volume nNodes="142" nStmts="24" nExprs="50" nInputs="10" nOutputs="3" nParams="3" nAlwaysClocks="1" nBAssign="44" nNBAssign="6" nWAssign="0" nOther="17" />
</block>
<block name="dtlb">
<input name="clk"/>
<input name="tag0_in"/>
<input name="tag1_in"/>
<input name="tag2_in"/>
<input name="tag3_in"/>
<output name="tag0_out"/>
<output name="tag1_out"/>
<output name="tag2_out"/>
<output name="tag3_out"/>
<output name="miss0_out"/>
<output name="miss1_out"/>
<output name="miss2_out"/>
<output name="miss3_out"/>
<param name="NUM_TAGS"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="42" nStmts="4" nExprs="12" nInputs="5" nOutputs="8" nParams="1" nAlwaysClocks="4" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="22" />
</block>
<block name="regs_EX_WB">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="i0_from_exec_in"/>
<input name="i1_from_exec_in"/>
<input name="i2_from_exec_in"/>
<input name="i3_from_exec_in"/>
<input name="i4_from_exec_in"/>
<input name="i5_from_exec_in"/>
<input name="agen0_val_from_exec_in"/>
<input name="agen1_val_from_exec_in"/>
<input name="cond_val_from_exec_in"/>
<input name="val_from_exec_in"/>
<input name="write_from_exec_in"/>
<input name="dest_from_exec_in"/>
<input name="itlbmiss_in"/>
<output name="i0_to_wb_out"/>
<output name="i1_to_wb_out"/>
<output name="i2_to_wb_out"/>
<output name="i3_to_wb_out"/>
<output name="i4_to_wb_out"/>
<output name="i5_to_wb_out"/>
<output name="agen0_val_to_wb_out"/>
<output name="agen1_val_to_wb_out"/>
<output name="cond_val_to_wb_out"/>
<output name="val_to_wb_out"/>
<output name="write_to_wb_out"/>
<output name="dest_to_wb_out"/>
<output name="itlbmiss_to_wb_out"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="208" nStmts="0" nExprs="78" nInputs="16" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="121" />
</block>
<block name="ROB">
<input name="clk"/>
<input name="reset"/>
<input name="new_insns1_in"/>
<input name="new_insns2_in"/>
<input name="new_insns3_in"/>
<input name="new_insns4_in"/>
<input name="br_finished1_in"/>
<input name="br_finished2_in"/>
<input name="st_finished1_in"/>
<input name="st_finished2_in"/>
<input name="finished1_in"/>
<input name="finished2_in"/>
<input name="finished3_in"/>
<input name="finished4_in"/>
<input name="finished5_in"/>
<input name="finished6_in"/>
<input name="finished7_in"/>
<input name="stall_in"/>
<input name="itlbmiss_in"/>
<input name="delayed_flush_in"/>
<output name="rob_id1_out"/>
<output name="rob_id2_out"/>
<output name="rob_id3_out"/>
<output name="rob_id4_out"/>
<output name="rob_full_out"/>
<output name="retired1_out"/>
<output name="retired2_out"/>
<output name="retired3_out"/>
<output name="retired4_out"/>
<output name="retired5_out"/>
<output name="retired6_out"/>
<output name="retired7_out"/>
<output name="retired8_out"/>
<output name="br_v_out"/>
<output name="indir_v_out"/>
<output name="brdir_out"/>
<output name="aliasflush_out"/>
<output name="flush_out"/>
<output name="new_pc_out"/>
<param name="MACHINE_WIDTH"/>
<param name="ROB_SIZE"/>
<param name="ROB_SIZE_LOG"/>
<param name="RETIRE_MASK"/>
<param name="ROBIDTAGSIZE"/>
<complexity cyclo1="90" cyclo2="72" nCaseStmts="2" nCaseItems="20" nLoops="5" nIfStmts="64" />
<volume nNodes="1159" nStmts="71" nExprs="89" nInputs="20" nOutputs="19" nParams="5" nAlwaysClocks="174" nBAssign="689" nNBAssign="37" nWAssign="15" nOther="84" />
</block>
<block name="ArchRATfile">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="dump_in"/>
<input name="ArchDest0_in"/>
<input name="ArchDest1_in"/>
<input name="ArchDest2_in"/>
<input name="ArchDest3_in"/>
<input name="ArchDest4_in"/>
<input name="ArchDest5_in"/>
<input name="ArchDest6_in"/>
<input name="ArchDest7_in"/>
<input name="PhysDest0_in"/>
<input name="PhysDest1_in"/>
<input name="PhysDest2_in"/>
<input name="PhysDest3_in"/>
<input name="PhysDest4_in"/>
<input name="PhysDest5_in"/>
<input name="PhysDest6_in"/>
<input name="PhysDest7_in"/>
<input name="DestWrite0_in"/>
<input name="DestWrite1_in"/>
<input name="DestWrite2_in"/>
<input name="DestWrite3_in"/>
<input name="DestWrite4_in"/>
<input name="DestWrite5_in"/>
<input name="DestWrite6_in"/>
<input name="DestWrite7_in"/>
<output name="recover0_out"/>
<output name="recover1_out"/>
<output name="recover2_out"/>
<output name="recover3_out"/>
<output name="recover4_out"/>
<output name="recover5_out"/>
<output name="recover6_out"/>
<output name="recover7_out"/>
<instance name="RAM_8P"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<complexity cyclo1="36" cyclo2="28" nCaseStmts="1" nCaseItems="9" nLoops="0" nIfStmts="26" />
<volume nNodes="243" nStmts="3" nExprs="89" nInputs="28" nOutputs="8" nParams="0" nAlwaysClocks="2" nBAssign="9" nNBAssign="3" nWAssign="0" nOther="137" />
</block>
<block name="regs_WB_WB">
<input name="clk"/>
<input name="reset"/>
<input name="ret1_in"/>
<input name="ret2_in"/>
<input name="ret3_in"/>
<input name="ret4_in"/>
<input name="ret5_in"/>
<input name="ret6_in"/>
<input name="ret7_in"/>
<input name="ret8_in"/>
<input name="flush_in"/>
<input name="delayed_flush_in"/>
<input name="aliasflush_in"/>
<input name="br_v_in"/>
<input name="indir_v_in"/>
<input name="brdir_in"/>
<input name="flush_pc_in"/>
<output name="ret1_out"/>
<output name="ret2_out"/>
<output name="ret3_out"/>
<output name="ret4_out"/>
<output name="ret5_out"/>
<output name="ret6_out"/>
<output name="ret7_out"/>
<output name="ret8_out"/>
<output name="flush_out"/>
<output name="delayed_flush_out"/>
<output name="aliasflush_out"/>
<output name="br_v_out"/>
<output name="indir_v_out"/>
<output name="brdir_out"/>
<output name="flush_pc_out"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="198" nStmts="0" nExprs="75" nInputs="17" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="123" />
</block>
</project>
