
*** Running vivado
    with args -log fmchc_python1300c_v_cresample_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fmchc_python1300c_v_cresample_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fmchc_python1300c_v_cresample_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 350.375 ; gain = 139.512
INFO: [Synth 8-638] synthesizing module 'fmchc_python1300c_v_cresample_0_0' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_v_cresample_0_0/synth/fmchc_python1300c_v_cresample_0_0.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'fmchc_python1300c_v_cresample_0_0' (12#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_v_cresample_0_0/synth/fmchc_python1300c_v_cresample_0_0.vhd:77]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 394.953 ; gain = 184.090
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 394.953 ; gain = 184.090
INFO: [Device 21-403] Loading part xc7z030sbg485-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 729.094 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:28 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:44 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:46 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:47 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 729.094 ; gain = 518.230
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 729.094 ; gain = 518.230

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    47|
|2     |LUT1   |    81|
|3     |LUT2   |    79|
|4     |LUT3   |    26|
|5     |LUT4   |   114|
|6     |LUT5   |    28|
|7     |LUT6   |    58|
|8     |RAM32M |     8|
|9     |FDRE   |   209|
|10    |FDSE   |     9|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:49 . Memory (MB): peak = 729.094 ; gain = 518.230
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:41 . Memory (MB): peak = 736.297 ; gain = 459.484
