
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

    <title>phaset Source File &#8212; Bedrock  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/alabaster.css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="phaset-source-file">
<span id="phaset-source"></span><h1>phaset Source File<a class="headerlink" href="#phaset-source-file" title="Permalink to this heading">Â¶</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="c1">// Digital phase-locked-loop tracker</span>
<span class="linenos"> 2</span>
<span class="linenos"> 3</span><span class="c1">// At least in this application, the sampling clock is not phase-locked</span>
<span class="linenos"> 4</span><span class="c1">// to the clocks of interest.  So a binary phase accumulator is as good</span>
<span class="linenos"> 5</span><span class="c1">// as any, and it makes the arithmetic for subtracting the two results</span>
<span class="linenos"> 6</span><span class="c1">// (from the two unknown clocks) easy.</span>
<span class="linenos"> 7</span>
<span class="linenos"> 8</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"></span>
<span class="linenos"> 9</span>
<span class="linenos">10</span><span class="k">module</span><span class="w"> </span><span class="n">phaset</span><span class="w"> </span><span class="p">#(</span><span class="w"></span>
<span class="linenos">11</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">order</span><span class="o">=</span><span class="mh">1</span><span class="p">,</span><span class="w"></span>
<span class="linenos">12</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">dw</span><span class="o">=</span><span class="mh">14</span><span class="p">,</span><span class="w"></span>
<span class="linenos">13</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">adv</span><span class="o">=</span><span class="mh">3861</span><span class="p">,</span><span class="w"></span>
<span class="linenos">14</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">delta</span><span class="o">=</span><span class="mh">264</span><span class="p">,</span><span class="w">  </span><span class="c1">// 8*33</span>
<span class="linenos">15</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">ext_div_en</span><span class="o">=</span><span class="mh">0</span><span class="w"></span>
<span class="linenos">16</span><span class="p">)</span><span class="w"> </span><span class="p">(</span><span class="w"></span>
<span class="linenos">17</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">uclk</span><span class="p">,</span><span class="w"></span>
<span class="linenos">18</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">sclk</span><span class="p">,</span><span class="w"></span>
<span class="linenos">19</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">ext_div</span><span class="p">,</span><span class="w"></span>
<span class="linenos">20</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">phase</span><span class="p">,</span><span class="w"></span>
<span class="linenos">21</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">fault</span><span class="w">  </span><span class="c1">// single cycle</span>
<span class="linenos">22</span><span class="p">);</span><span class="w"></span>
<span class="linenos">23</span>
<span class="linenos">24</span><span class="c1">// _Still_ draw analogy to the AD9901</span>
<span class="linenos">25</span><span class="c1">// Generalize to a Johnson counter</span>
<span class="linenos">26</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">order</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ishr</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">27</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">uclk</span><span class="p">)</span><span class="w"> </span><span class="n">ishr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">ishr</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">{{</span><span class="n">order</span><span class="o">-</span><span class="mh">1</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}},</span><span class="o">~</span><span class="n">ishr</span><span class="p">[</span><span class="n">order</span><span class="o">-</span><span class="mh">1</span><span class="p">]};</span><span class="w"></span>
<span class="linenos">28</span><span class="kt">wire</span><span class="w"> </span><span class="n">div</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ishr</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span><span class="w"></span>
<span class="linenos">29</span><span class="c1">//reg div=0; always @(posedge uclk) div &lt;= ~div;</span>
<span class="linenos">30</span>
<span class="linenos">31</span><span class="c1">// Test bench fails for some initial phase_r values between 14900 and 15050.</span>
<span class="linenos">32</span><span class="c1">// In that case the fault output signals the problem.</span>
<span class="linenos">33</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">osc</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">acc</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">phase_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">34</span><span class="kt">reg</span><span class="w"> </span><span class="n">capture</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">35</span><span class="kt">reg</span><span class="w"> </span><span class="n">fault_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">36</span><span class="kt">wire</span><span class="w"> </span><span class="n">msb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">acc</span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="p">];</span><span class="w"></span>
<span class="linenos">37</span><span class="kt">wire</span><span class="w"> </span><span class="n">nsb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">acc</span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">2</span><span class="p">];</span><span class="w"></span>
<span class="linenos">38</span><span class="kt">wire</span><span class="w"> </span><span class="n">peak</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">acc</span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">acc</span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">3</span><span class="p">];</span><span class="w">  </span><span class="c1">// peak of virtual sine wave</span>
<span class="linenos">39</span><span class="kt">wire</span><span class="w"> </span><span class="n">move</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">capture</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">msb</span><span class="p">;</span><span class="w"></span>
<span class="linenos">40</span><span class="kt">wire</span><span class="w"> </span><span class="n">dir</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">nsb</span><span class="p">;</span><span class="w"></span>
<span class="linenos">41</span><span class="kt">wire</span><span class="w"> </span><span class="n">dn</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">move</span><span class="w"> </span><span class="o">&amp;</span><span class="w">  </span><span class="n">dir</span><span class="p">;</span><span class="w"></span>
<span class="linenos">42</span><span class="kt">wire</span><span class="w"> </span><span class="n">up</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">move</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">dir</span><span class="p">;</span><span class="w"></span>
<span class="linenos">43</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">sclk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">44</span><span class="w">     </span><span class="n">capture</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">ext_div_en</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">ext_div</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">div</span><span class="p">;</span><span class="w"></span>
<span class="linenos">45</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">move</span><span class="p">)</span><span class="w"> </span><span class="n">phase_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">phase_r</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="p">(</span><span class="n">dir</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="o">-</span><span class="n">delta</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">delta</span><span class="p">);</span><span class="w"></span>
<span class="linenos">46</span><span class="w">     </span><span class="n">fault_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">move</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">peak</span><span class="p">;</span><span class="w"></span>
<span class="linenos">47</span><span class="w">     </span><span class="n">osc</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">osc</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">adv</span><span class="p">;</span><span class="w"></span>
<span class="linenos">48</span><span class="w">     </span><span class="n">acc</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">osc</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">phase_r</span><span class="p">;</span><span class="w"></span>
<span class="linenos">49</span><span class="k">end</span><span class="w"></span>
<span class="linenos">50</span><span class="k">assign</span><span class="w"> </span><span class="n">phase</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">phase_r</span><span class="p">;</span><span class="w"></span>
<span class="linenos">51</span><span class="k">assign</span><span class="w"> </span><span class="n">fault</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">fault_r</span><span class="p">;</span><span class="w"></span>
<span class="linenos">52</span>
<span class="linenos">53</span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">Bedrock</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2022, LBNL ATG.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 5.0.2</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/_gen_src_rst/phaset_source.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>