/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu May  1 03:10:34 2014
 *                 Full Compile MD5 Checksum 8857ca01a33020a966a61a719d48dd0d
 *                   (minus title and desc)  
 *                 MD5 Checksum              bca26501368a2f4627fe3f712f15f6b0
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_SUN_GISB_ARB_H__
#define BCHP_SUN_GISB_ARB_H__

/***************************************************************************
 *SUN_GISB_ARB - GISB Arbiter registers
 ***************************************************************************/
#define BCHP_SUN_GISB_ARB_REVISION               0x20400000 /* GISB ARBITER REVISION */
#define BCHP_SUN_GISB_ARB_REQ_MASK               0x20400004 /* GISB ARBITER Master Request Mask Register */
#define BCHP_SUN_GISB_ARB_TIMER                  0x20400008 /* GISB ARBITER Timer Value Register */
#define BCHP_SUN_GISB_ARB_BP_CTRL                0x2040000c /* GISB ARBITER Breakpoint Control Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR             0x20400010 /* GISB ARBITER Breakpoint Capture Clear Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0     0x20400014 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 0 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0        0x20400018 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 0 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0       0x2040001c /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 0 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0          0x20400020 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 0 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_0              0x20400024 /* GISB ARBITER Breakpoint Master Read Control 0 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0             0x20400028 /* GISB ARBITER Breakpoint Master Write Control 0 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0            0x2040002c /* GISB ARBITER Breakpoint Enable 0 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1     0x20400030 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 1 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1        0x20400034 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 1 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1       0x20400038 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 1 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1          0x2040003c /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 1 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_1              0x20400040 /* GISB ARBITER Breakpoint Master Read Control 1 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1             0x20400044 /* GISB ARBITER Breakpoint Master Write Control 1 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1            0x20400048 /* GISB ARBITER Breakpoint Enable 1 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2     0x2040004c /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 2 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2        0x20400050 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 2 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2       0x20400054 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 2 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2          0x20400058 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 2 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_2              0x2040005c /* GISB ARBITER Breakpoint Master Read Control 2 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2             0x20400060 /* GISB ARBITER Breakpoint Master Write Control 2 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2            0x20400064 /* GISB ARBITER Breakpoint Enable 2 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3     0x20400068 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 3 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3        0x2040006c /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 3 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3       0x20400070 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 3 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3          0x20400074 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 3 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_3              0x20400078 /* GISB ARBITER Breakpoint Master Read Control 3 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3             0x2040007c /* GISB ARBITER Breakpoint Master Write Control 3 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3            0x20400080 /* GISB ARBITER Breakpoint Enable 3 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4     0x20400084 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 4 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4        0x20400088 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 4 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4       0x2040008c /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 4 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4          0x20400090 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 4 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_4              0x20400094 /* GISB ARBITER Breakpoint Master Read Control 4 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4             0x20400098 /* GISB ARBITER Breakpoint Master Write Control 4 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4            0x2040009c /* GISB ARBITER Breakpoint Enable 4 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5     0x204000a0 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 5 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5        0x204000a4 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 5 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5       0x204000a8 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 5 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5          0x204000ac /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 5 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_5              0x204000b0 /* GISB ARBITER Breakpoint Master Read Control 5 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5             0x204000b4 /* GISB ARBITER Breakpoint Master Write Control 5 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5            0x204000b8 /* GISB ARBITER Breakpoint Enable 5 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6     0x204000bc /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 6 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6        0x204000c0 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 6 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6       0x204000c4 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 6 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6          0x204000c8 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 6 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_6              0x204000cc /* GISB ARBITER Breakpoint Master Read Control 6 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6             0x204000d0 /* GISB ARBITER Breakpoint Master Write Control 6 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6            0x204000d4 /* GISB ARBITER Breakpoint Enable 6 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7     0x204000d8 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 7 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7        0x204000dc /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 7 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7       0x204000e0 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 7 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7          0x204000e4 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 7 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_7              0x204000e8 /* GISB ARBITER Breakpoint Master Read Control 7 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7             0x204000ec /* GISB ARBITER Breakpoint Master Write Control 7 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7            0x204000f0 /* GISB ARBITER Breakpoint Enable 7 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8     0x204000f4 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 8 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8        0x204000f8 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 8 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8       0x204000fc /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 8 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8          0x20400100 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 8 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_8              0x20400104 /* GISB ARBITER Breakpoint Master Read Control 8 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8             0x20400108 /* GISB ARBITER Breakpoint Master Write Control 8 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8            0x2040010c /* GISB ARBITER Breakpoint Enable 8 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9     0x20400110 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 9 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9        0x20400114 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 9 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9       0x20400118 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 9 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9          0x2040011c /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 9 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_9              0x20400120 /* GISB ARBITER Breakpoint Master Read Control 9 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9             0x20400124 /* GISB ARBITER Breakpoint Master Write Control 9 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9            0x20400128 /* GISB ARBITER Breakpoint Enable 9 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10    0x2040012c /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 10 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10       0x20400130 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 10 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10      0x20400134 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 10 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10         0x20400138 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 10 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_10             0x2040013c /* GISB ARBITER Breakpoint Master Read Control 10 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10            0x20400140 /* GISB ARBITER Breakpoint Master Write Control 10 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10           0x20400144 /* GISB ARBITER Breakpoint Enable 10 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11    0x20400148 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 11 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11       0x2040014c /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 11 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11      0x20400150 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 11 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11         0x20400154 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 11 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_11             0x20400158 /* GISB ARBITER Breakpoint Master Read Control 11 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11            0x2040015c /* GISB ARBITER Breakpoint Master Write Control 11 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11           0x20400160 /* GISB ARBITER Breakpoint Enable 11 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12    0x20400164 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 12 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12       0x20400168 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 12 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12      0x2040016c /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 12 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12         0x20400170 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 12 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_12             0x20400174 /* GISB ARBITER Breakpoint Master Read Control 12 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12            0x20400178 /* GISB ARBITER Breakpoint Master Write Control 12 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12           0x2040017c /* GISB ARBITER Breakpoint Enable 12 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13    0x20400180 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 13 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13       0x20400184 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 13 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13      0x20400188 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 13 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13         0x2040018c /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 13 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_13             0x20400190 /* GISB ARBITER Breakpoint Master Read Control 13 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13            0x20400194 /* GISB ARBITER Breakpoint Master Write Control 13 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13           0x20400198 /* GISB ARBITER Breakpoint Enable 13 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14    0x2040019c /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 14 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14       0x204001a0 /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 14 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14      0x204001a4 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 14 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14         0x204001a8 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 14 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_14             0x204001ac /* GISB ARBITER Breakpoint Master Read Control 14 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14            0x204001b0 /* GISB ARBITER Breakpoint Master Write Control 14 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14           0x204001b4 /* GISB ARBITER Breakpoint Enable 14 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15    0x204001b8 /* GISB ARBITER Breakpoint Upper 8 Bits of Start Address 15 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15       0x204001bc /* GISB ARBITER Breakpoint Lower 32 Bits of Start Address 15 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15      0x204001c0 /* GISB ARBITER Breakpoint Upper 8 Bits of End Address 15 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15         0x204001c4 /* GISB ARBITER Breakpoint Lower 32 Bits of End Address 15 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_15             0x204001c8 /* GISB ARBITER Breakpoint Master Read Control 15 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15            0x204001cc /* GISB ARBITER Breakpoint Master Write Control 15 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15           0x204001d0 /* GISB ARBITER Breakpoint Enable 15 Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR         0x204001d4 /* GISB ARBITER Breakpoint Upper 8 Bits of Capture Address Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_ADDR            0x204001d8 /* GISB ARBITER Breakpoint Lower 32 Bits of Capture Address Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_DATA            0x204001dc /* GISB ARBITER Breakpoint Capture Data Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS          0x204001e0 /* GISB ARBITER Breakpoint Capture Status Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER          0x204001e4 /* GISB ARBITER Breakpoint Capture GISB Master Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR            0x204007e4 /* GISB ARBITER Error Capture Clear Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR        0x204007e8 /* GISB ARBITER Error Capture upper 8bit Address Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR           0x204007ec /* GISB ARBITER Error Capture Lower 32bit Address Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA           0x204007f0 /* GISB ARBITER Error Capture Data Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS         0x204007f4 /* GISB ARBITER Error Capture Status Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER         0x204007f8 /* GISB ARBITER Error Capture GISB Master Register */
#define BCHP_SUN_GISB_ARB_SCRATCH                0x204007fc /* GISB ARBITER Scratch Register */

/***************************************************************************
 *REVISION - GISB ARBITER REVISION
 ***************************************************************************/
/* SUN_GISB_ARB :: REVISION :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_REVISION_reserved0_MASK                  0xffff0000
#define BCHP_SUN_GISB_ARB_REVISION_reserved0_SHIFT                 16

/* SUN_GISB_ARB :: REVISION :: MAJOR [15:08] */
#define BCHP_SUN_GISB_ARB_REVISION_MAJOR_MASK                      0x0000ff00
#define BCHP_SUN_GISB_ARB_REVISION_MAJOR_SHIFT                     8
#define BCHP_SUN_GISB_ARB_REVISION_MAJOR_DEFAULT                   0x00000005

/* SUN_GISB_ARB :: REVISION :: MINOR [07:00] */
#define BCHP_SUN_GISB_ARB_REVISION_MINOR_MASK                      0x000000ff
#define BCHP_SUN_GISB_ARB_REVISION_MINOR_SHIFT                     0
#define BCHP_SUN_GISB_ARB_REVISION_MINOR_DEFAULT                   0x00000002

/***************************************************************************
 *REQ_MASK - GISB ARBITER Master Request Mask Register
 ***************************************************************************/
/* SUN_GISB_ARB :: REQ_MASK :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved0_MASK                  0xfe000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved0_SHIFT                 25

/* SUN_GISB_ARB :: REQ_MASK :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_rg_cpu_0_MASK                   0x01000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_rg_cpu_0_SHIFT                  24
#define BCHP_SUN_GISB_ARB_REQ_MASK_rg_cpu_0_DEFAULT                0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_rg_cpu_0_UNMASK                 0

/* SUN_GISB_ARB :: REQ_MASK :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_bbsi_spi_MASK                   0x00800000
#define BCHP_SUN_GISB_ARB_REQ_MASK_bbsi_spi_SHIFT                  23
#define BCHP_SUN_GISB_ARB_REQ_MASK_bbsi_spi_DEFAULT                0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_bbsi_spi_UNMASK                 0

/* SUN_GISB_ARB :: REQ_MASK :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved1_MASK                  0x00600000
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved1_SHIFT                 21

/* SUN_GISB_ARB :: REQ_MASK :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_1_MASK                     0x00100000
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_1_SHIFT                    20
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_1_DEFAULT                  0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_1_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_0_MASK                     0x00080000
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_0_SHIFT                    19
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_0_DEFAULT                  0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_0_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_1_MASK                    0x00040000
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_1_SHIFT                   18
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_1_DEFAULT                 0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_1_UNMASK                  0

/* SUN_GISB_ARB :: REQ_MASK :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_0_MASK                    0x00020000
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_0_SHIFT                   17
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_0_DEFAULT                 0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_0_UNMASK                  0

/* SUN_GISB_ARB :: REQ_MASK :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_1_MASK                     0x00010000
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_1_SHIFT                    16
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_1_DEFAULT                  0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_1_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_0_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_0_SHIFT                    15
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_0_DEFAULT                  0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_0_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved2_MASK                  0x00006000
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved2_SHIFT                 13

/* SUN_GISB_ARB :: REQ_MASK :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_1_MASK                      0x00001000
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_1_SHIFT                     12
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_1_DEFAULT                   0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_1_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_0_MASK                      0x00000800
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_0_SHIFT                     11
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_0_DEFAULT                   0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_0_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_0_MASK                      0x00000400
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_0_SHIFT                     10
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_0_DEFAULT                   0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_0_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_0_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_0_SHIFT                     9
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_0_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_0_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_0_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_0_SHIFT                    8
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_0_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved3_MASK                  0x00000080
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved3_SHIFT                 7

/* SUN_GISB_ARB :: REQ_MASK :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_0_MASK                      0x00000040
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_0_SHIFT                     6
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_0_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_0_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved4_MASK                  0x0000003c
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved4_SHIFT                 2

/* SUN_GISB_ARB :: REQ_MASK :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_0_MASK                     0x00000002
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_0_SHIFT                    1
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_0_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_0_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_0_SHIFT                     0
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_0_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_0_UNMASK                    0

/***************************************************************************
 *TIMER - GISB ARBITER Timer Value Register
 ***************************************************************************/
/* SUN_GISB_ARB :: TIMER :: timer_count [31:00] */
#define BCHP_SUN_GISB_ARB_TIMER_timer_count_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_TIMER_timer_count_SHIFT                  0
#define BCHP_SUN_GISB_ARB_TIMER_timer_count_DEFAULT                0x80befc00

/***************************************************************************
 *BP_CTRL - GISB ARBITER Breakpoint Control Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CTRL :: reserved0 [31:02] */
#define BCHP_SUN_GISB_ARB_BP_CTRL_reserved0_MASK                   0xfffffffc
#define BCHP_SUN_GISB_ARB_BP_CTRL_reserved0_SHIFT                  2

/* SUN_GISB_ARB :: BP_CTRL :: breakpoint_tea [01:01] */
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_MASK              0x00000002
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_SHIFT             1
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_DEFAULT           0x00000000
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_DISABLE           0
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_ENABLE            1

/* SUN_GISB_ARB :: BP_CTRL :: repeat_capture [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_MASK              0x00000001
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_DEFAULT           0x00000000
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_DISABLE           0
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_ENABLE            1

/***************************************************************************
 *BP_CAP_CLR - GISB ARBITER Breakpoint Capture Clear Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_CLR :: reserved0 [31:01] */
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_reserved0_MASK                0xfffffffe
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_reserved0_SHIFT               1

/* SUN_GISB_ARB :: BP_CAP_CLR :: clear [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_clear_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_clear_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_clear_DEFAULT                 0x00000000

/***************************************************************************
 *BP_HI_START_ADDR_0 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_0 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_0 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_0 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_0 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_0 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_0 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_0 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_0 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_0 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_0 - GISB ARBITER Breakpoint Master Read Control 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_0 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_0 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_rg_cpu_0_MASK                  0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_rg_cpu_0_SHIFT                 24
#define BCHP_SUN_GISB_ARB_BP_READ_0_rg_cpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_rg_cpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_0_rg_cpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_0 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_0_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_0_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_0_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_0 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved1_MASK                 0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved1_SHIFT                21

/* SUN_GISB_ARB :: BP_READ_0 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_1_MASK                    0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_1_SHIFT                   20
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_1_MASK                   0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_1_SHIFT                  18
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_0 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_0_MASK                   0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_0_SHIFT                  17
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_0 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_1_MASK                    0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_1_SHIFT                   16
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_0_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_0_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved2_MASK                 0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved2_SHIFT                13

/* SUN_GISB_ARB :: BP_READ_0 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_1_MASK                     0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_1_SHIFT                    12
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_0 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_0 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_0 - GISB ARBITER Breakpoint Master Write Control 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_0 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_0 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_WRITE_0 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_0 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_0 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_WRITE_0 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_0 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_0 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_0 - GISB ARBITER Breakpoint Enable 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_0 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_0 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_0 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_0 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_1 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_1 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_1 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_1 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_1 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_1 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_1 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_1 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_1 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_1 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_1 - GISB ARBITER Breakpoint Master Read Control 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_1 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_1 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_rg_cpu_0_MASK                  0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_rg_cpu_0_SHIFT                 24
#define BCHP_SUN_GISB_ARB_BP_READ_1_rg_cpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_rg_cpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_1_rg_cpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_1 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_1_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_1_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_1_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_1 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved1_MASK                 0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved1_SHIFT                21

/* SUN_GISB_ARB :: BP_READ_1 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_1_MASK                    0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_1_SHIFT                   20
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_1_MASK                   0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_1_SHIFT                  18
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_1 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_0_MASK                   0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_0_SHIFT                  17
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_1 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_1_MASK                    0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_1_SHIFT                   16
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_0_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_0_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved2_MASK                 0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved2_SHIFT                13

/* SUN_GISB_ARB :: BP_READ_1 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_1_MASK                     0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_1_SHIFT                    12
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_1 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_1 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_1 - GISB ARBITER Breakpoint Master Write Control 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_1 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_1 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_WRITE_1 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_1 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_1 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_WRITE_1 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_1 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_1 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_1 - GISB ARBITER Breakpoint Enable 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_1 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_1 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_1 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_1 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_2 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_2 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_2 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_2 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_2 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_2 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_2 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_2 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_2 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_2 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_2 - GISB ARBITER Breakpoint Master Read Control 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_2 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_2 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_rg_cpu_0_MASK                  0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_rg_cpu_0_SHIFT                 24
#define BCHP_SUN_GISB_ARB_BP_READ_2_rg_cpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_rg_cpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_2_rg_cpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_2 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_2_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_2_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_2_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_2 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved1_MASK                 0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved1_SHIFT                21

/* SUN_GISB_ARB :: BP_READ_2 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_1_MASK                    0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_1_SHIFT                   20
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_1_MASK                   0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_1_SHIFT                  18
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_2 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_0_MASK                   0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_0_SHIFT                  17
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_2 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_1_MASK                    0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_1_SHIFT                   16
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_0_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_0_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved2_MASK                 0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved2_SHIFT                13

/* SUN_GISB_ARB :: BP_READ_2 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_1_MASK                     0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_1_SHIFT                    12
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_2 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_2 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_2 - GISB ARBITER Breakpoint Master Write Control 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_2 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_2 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_WRITE_2 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_2 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_2 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_WRITE_2 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_2 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_2 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_2 - GISB ARBITER Breakpoint Enable 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_2 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_2 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_2 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_2 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_3 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_3 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_3 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_3 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_3 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_3 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_3 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_3 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_3 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_3 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_3 - GISB ARBITER Breakpoint Master Read Control 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_3 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_3 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_rg_cpu_0_MASK                  0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_rg_cpu_0_SHIFT                 24
#define BCHP_SUN_GISB_ARB_BP_READ_3_rg_cpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_rg_cpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_3_rg_cpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_3 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_3_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_3_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_3_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_3 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved1_MASK                 0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved1_SHIFT                21

/* SUN_GISB_ARB :: BP_READ_3 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_1_MASK                    0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_1_SHIFT                   20
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_1_MASK                   0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_1_SHIFT                  18
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_3 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_0_MASK                   0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_0_SHIFT                  17
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_3 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_1_MASK                    0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_1_SHIFT                   16
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_0_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_0_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved2_MASK                 0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved2_SHIFT                13

/* SUN_GISB_ARB :: BP_READ_3 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_1_MASK                     0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_1_SHIFT                    12
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_3 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_3 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_3 - GISB ARBITER Breakpoint Master Write Control 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_3 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_3 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_WRITE_3 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_3 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_3 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_WRITE_3 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_3 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_3 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_3 - GISB ARBITER Breakpoint Enable 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_3 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_3 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_3 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_3 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_4 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_4 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_4 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_4 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_4 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_4 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_4 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_4 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_4 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_4 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_4 - GISB ARBITER Breakpoint Master Read Control 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_4 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_4 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_rg_cpu_0_MASK                  0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_rg_cpu_0_SHIFT                 24
#define BCHP_SUN_GISB_ARB_BP_READ_4_rg_cpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_rg_cpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_4_rg_cpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_4 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_4_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_4_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_4_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_4 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved1_MASK                 0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved1_SHIFT                21

/* SUN_GISB_ARB :: BP_READ_4 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_1_MASK                    0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_1_SHIFT                   20
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_1_MASK                   0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_1_SHIFT                  18
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_4 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_0_MASK                   0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_0_SHIFT                  17
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_4 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_1_MASK                    0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_1_SHIFT                   16
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_0_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_0_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved2_MASK                 0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved2_SHIFT                13

/* SUN_GISB_ARB :: BP_READ_4 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_1_MASK                     0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_1_SHIFT                    12
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_4 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_4 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_4 - GISB ARBITER Breakpoint Master Write Control 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_4 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_4 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_WRITE_4 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_4 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_4 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_WRITE_4 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_4 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_4 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_4 - GISB ARBITER Breakpoint Enable 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_4 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_4 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_4 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_4 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_5 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_5 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_5 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_5 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_5 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_5 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_5 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_5 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_5 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_5 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_5 - GISB ARBITER Breakpoint Master Read Control 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_5 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_5 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_rg_cpu_0_MASK                  0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_rg_cpu_0_SHIFT                 24
#define BCHP_SUN_GISB_ARB_BP_READ_5_rg_cpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_rg_cpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_5_rg_cpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_5 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_5_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_5_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_5_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_5 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved1_MASK                 0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved1_SHIFT                21

/* SUN_GISB_ARB :: BP_READ_5 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_1_MASK                    0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_1_SHIFT                   20
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_1_MASK                   0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_1_SHIFT                  18
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_5 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_0_MASK                   0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_0_SHIFT                  17
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_5 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_1_MASK                    0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_1_SHIFT                   16
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_0_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_0_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved2_MASK                 0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved2_SHIFT                13

/* SUN_GISB_ARB :: BP_READ_5 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_1_MASK                     0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_1_SHIFT                    12
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_5 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_5 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_5 - GISB ARBITER Breakpoint Master Write Control 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_5 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_5 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_WRITE_5 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_5 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_5 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_WRITE_5 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_5 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_5 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_5 - GISB ARBITER Breakpoint Enable 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_5 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_5 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_5 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_5 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_6 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_6 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_6 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_6 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_6 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_6 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_6 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_6 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_6 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_6 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_6 - GISB ARBITER Breakpoint Master Read Control 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_6 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_6 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_rg_cpu_0_MASK                  0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_rg_cpu_0_SHIFT                 24
#define BCHP_SUN_GISB_ARB_BP_READ_6_rg_cpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_rg_cpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_6_rg_cpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_6 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_6_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_6_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_6_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_6 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved1_MASK                 0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved1_SHIFT                21

/* SUN_GISB_ARB :: BP_READ_6 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_1_MASK                    0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_1_SHIFT                   20
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_1_MASK                   0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_1_SHIFT                  18
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_6 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_0_MASK                   0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_0_SHIFT                  17
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_6 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_1_MASK                    0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_1_SHIFT                   16
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_0_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_0_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved2_MASK                 0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved2_SHIFT                13

/* SUN_GISB_ARB :: BP_READ_6 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_1_MASK                     0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_1_SHIFT                    12
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_6 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_6 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_6 - GISB ARBITER Breakpoint Master Write Control 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_6 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_6 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_WRITE_6 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_6 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_6 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_WRITE_6 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_6 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_6 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_6 - GISB ARBITER Breakpoint Enable 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_6 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_6 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_6 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_6 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_7 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_7 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_7 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_7 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_7 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_7 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_7 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_7 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_7 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_7 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_7 - GISB ARBITER Breakpoint Master Read Control 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_7 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_7 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_rg_cpu_0_MASK                  0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_rg_cpu_0_SHIFT                 24
#define BCHP_SUN_GISB_ARB_BP_READ_7_rg_cpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_rg_cpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_7_rg_cpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_7 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_7_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_7_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_7_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_7 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved1_MASK                 0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved1_SHIFT                21

/* SUN_GISB_ARB :: BP_READ_7 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_1_MASK                    0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_1_SHIFT                   20
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_1_MASK                   0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_1_SHIFT                  18
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_7 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_0_MASK                   0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_0_SHIFT                  17
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_7 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_1_MASK                    0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_1_SHIFT                   16
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_0_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_0_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved2_MASK                 0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved2_SHIFT                13

/* SUN_GISB_ARB :: BP_READ_7 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_1_MASK                     0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_1_SHIFT                    12
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_7 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_7 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_7 - GISB ARBITER Breakpoint Master Write Control 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_7 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_7 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_WRITE_7 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_7 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_7 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_WRITE_7 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_7 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_7 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_7 - GISB ARBITER Breakpoint Enable 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_7 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_7 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_7 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_7 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_8 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_8 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_8 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_8 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_8 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_8 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_8 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_8 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_8 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_8 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_8 - GISB ARBITER Breakpoint Master Read Control 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_8 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_8 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_rg_cpu_0_MASK                  0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_rg_cpu_0_SHIFT                 24
#define BCHP_SUN_GISB_ARB_BP_READ_8_rg_cpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_rg_cpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_8_rg_cpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_8 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_8_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_8_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_8_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_8 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved1_MASK                 0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved1_SHIFT                21

/* SUN_GISB_ARB :: BP_READ_8 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_1_MASK                    0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_1_SHIFT                   20
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_1_MASK                   0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_1_SHIFT                  18
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_8 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_0_MASK                   0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_0_SHIFT                  17
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_8 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_1_MASK                    0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_1_SHIFT                   16
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_0_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_0_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved2_MASK                 0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved2_SHIFT                13

/* SUN_GISB_ARB :: BP_READ_8 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_1_MASK                     0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_1_SHIFT                    12
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_8 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_8 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_8 - GISB ARBITER Breakpoint Master Write Control 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_8 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_8 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_WRITE_8 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_8 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_8 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_WRITE_8 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_8 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_8 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_8 - GISB ARBITER Breakpoint Enable 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_8 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_8 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_8 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_8 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_9 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_9 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_9 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_9 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_9 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_9 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_9 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_9 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_9 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_9 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_9 - GISB ARBITER Breakpoint Master Read Control 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_9 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_9 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_rg_cpu_0_MASK                  0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_rg_cpu_0_SHIFT                 24
#define BCHP_SUN_GISB_ARB_BP_READ_9_rg_cpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_rg_cpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_9_rg_cpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_9 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_9_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_9_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_9_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_9 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved1_MASK                 0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved1_SHIFT                21

/* SUN_GISB_ARB :: BP_READ_9 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_1_MASK                    0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_1_SHIFT                   20
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_1_MASK                   0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_1_SHIFT                  18
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_9 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_0_MASK                   0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_0_SHIFT                  17
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_9 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_1_MASK                    0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_1_SHIFT                   16
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_0_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_0_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved2_MASK                 0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved2_SHIFT                13

/* SUN_GISB_ARB :: BP_READ_9 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_1_MASK                     0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_1_SHIFT                    12
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_9 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_9 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_9 - GISB ARBITER Breakpoint Master Write Control 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_9 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_9 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_WRITE_9 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_9 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_9 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_WRITE_9 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_9 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_9 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_9 - GISB ARBITER Breakpoint Enable 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_9 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_9 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_9 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_9 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_10 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_10 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_10 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_10 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_10 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_10 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_10 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_10 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_10 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_10 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_10 - GISB ARBITER Breakpoint Master Read Control 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_10 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_10 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_READ_10_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_10_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_10 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_10_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_10_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_10_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_10 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_READ_10 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_10 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_10 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_READ_10 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_10 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_10 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_10 - GISB ARBITER Breakpoint Master Write Control 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_10 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rg_cpu_0_MASK                0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rg_cpu_0_SHIFT               24
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rg_cpu_0_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rg_cpu_0_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rg_cpu_0_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_10 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved1_MASK               0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved1_SHIFT              21

/* SUN_GISB_ARB :: BP_WRITE_10 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_1_MASK                  0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_1_SHIFT                 20
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_1_MASK                 0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_1_SHIFT                18
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_10 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_0_MASK                 0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_0_SHIFT                17
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_10 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_1_MASK                  0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_1_SHIFT                 16
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_0_MASK                  0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_0_SHIFT                 15
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved2_MASK               0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved2_SHIFT              13

/* SUN_GISB_ARB :: BP_WRITE_10 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_1_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_1_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_10 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_10 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_10 - GISB ARBITER Breakpoint Enable 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_10 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_10 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_10 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_10 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_ENABLE               1

/***************************************************************************
 *BP_HI_START_ADDR_11 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_11 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_11 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_11 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_11 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_11 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_11 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_11 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_11 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_11 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_11 - GISB ARBITER Breakpoint Master Read Control 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_11 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_11 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_READ_11_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_11_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_11 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_11_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_11_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_11_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_11 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_READ_11 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_11 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_11 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_READ_11 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_11 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_11 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_11 - GISB ARBITER Breakpoint Master Write Control 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_11 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rg_cpu_0_MASK                0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rg_cpu_0_SHIFT               24
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rg_cpu_0_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rg_cpu_0_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rg_cpu_0_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_11 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved1_MASK               0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved1_SHIFT              21

/* SUN_GISB_ARB :: BP_WRITE_11 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_1_MASK                  0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_1_SHIFT                 20
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_1_MASK                 0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_1_SHIFT                18
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_11 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_0_MASK                 0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_0_SHIFT                17
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_11 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_1_MASK                  0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_1_SHIFT                 16
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_0_MASK                  0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_0_SHIFT                 15
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved2_MASK               0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved2_SHIFT              13

/* SUN_GISB_ARB :: BP_WRITE_11 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_1_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_1_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_11 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_11 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_11 - GISB ARBITER Breakpoint Enable 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_11 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_11 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_11 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_11 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_ENABLE               1

/***************************************************************************
 *BP_HI_START_ADDR_12 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_12 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_12 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_12 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_12 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_12 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_12 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_12 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_12 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_12 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_12 - GISB ARBITER Breakpoint Master Read Control 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_12 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_12 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_READ_12_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_12_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_12 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_12_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_12_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_12_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_12 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_READ_12 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_12 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_12 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_READ_12 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_12 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_12 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_12 - GISB ARBITER Breakpoint Master Write Control 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_12 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rg_cpu_0_MASK                0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rg_cpu_0_SHIFT               24
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rg_cpu_0_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rg_cpu_0_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rg_cpu_0_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_12 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved1_MASK               0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved1_SHIFT              21

/* SUN_GISB_ARB :: BP_WRITE_12 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_1_MASK                  0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_1_SHIFT                 20
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_1_MASK                 0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_1_SHIFT                18
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_12 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_0_MASK                 0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_0_SHIFT                17
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_12 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_1_MASK                  0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_1_SHIFT                 16
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_0_MASK                  0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_0_SHIFT                 15
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved2_MASK               0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved2_SHIFT              13

/* SUN_GISB_ARB :: BP_WRITE_12 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_1_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_1_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_12 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_12 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_12 - GISB ARBITER Breakpoint Enable 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_12 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_12 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_12 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_12 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_ENABLE               1

/***************************************************************************
 *BP_HI_START_ADDR_13 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_13 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_13 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_13 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_13 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_13 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_13 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_13 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_13 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_13 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_13 - GISB ARBITER Breakpoint Master Read Control 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_13 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_13 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_READ_13_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_13_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_13 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_13_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_13_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_13_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_13 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_READ_13 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_13 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_13 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_READ_13 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_13 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_13 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_13 - GISB ARBITER Breakpoint Master Write Control 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_13 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rg_cpu_0_MASK                0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rg_cpu_0_SHIFT               24
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rg_cpu_0_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rg_cpu_0_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rg_cpu_0_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_13 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved1_MASK               0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved1_SHIFT              21

/* SUN_GISB_ARB :: BP_WRITE_13 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_1_MASK                  0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_1_SHIFT                 20
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_1_MASK                 0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_1_SHIFT                18
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_13 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_0_MASK                 0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_0_SHIFT                17
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_13 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_1_MASK                  0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_1_SHIFT                 16
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_0_MASK                  0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_0_SHIFT                 15
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved2_MASK               0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved2_SHIFT              13

/* SUN_GISB_ARB :: BP_WRITE_13 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_1_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_1_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_13 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_13 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_13 - GISB ARBITER Breakpoint Enable 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_13 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_13 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_13 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_13 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_ENABLE               1

/***************************************************************************
 *BP_HI_START_ADDR_14 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_14 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_14 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_14 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_14 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_14 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_14 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_14 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_14 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_14 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_14 - GISB ARBITER Breakpoint Master Read Control 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_14 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_14 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_READ_14_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_14_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_14 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_14_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_14_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_14_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_14 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_READ_14 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_14 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_14 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_READ_14 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_14 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_14 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_14 - GISB ARBITER Breakpoint Master Write Control 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_14 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rg_cpu_0_MASK                0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rg_cpu_0_SHIFT               24
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rg_cpu_0_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rg_cpu_0_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rg_cpu_0_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_14 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved1_MASK               0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved1_SHIFT              21

/* SUN_GISB_ARB :: BP_WRITE_14 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_1_MASK                  0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_1_SHIFT                 20
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_1_MASK                 0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_1_SHIFT                18
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_14 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_0_MASK                 0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_0_SHIFT                17
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_14 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_1_MASK                  0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_1_SHIFT                 16
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_0_MASK                  0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_0_SHIFT                 15
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved2_MASK               0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved2_SHIFT              13

/* SUN_GISB_ARB :: BP_WRITE_14 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_1_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_1_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_14 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_14 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_14 - GISB ARBITER Breakpoint Enable 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_14 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_14 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_14 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_14 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_ENABLE               1

/***************************************************************************
 *BP_HI_START_ADDR_15 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_15 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_15 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_15 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_15 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_15 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_15 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_15 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_15 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_15 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_15 - GISB ARBITER Breakpoint Master Read Control 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_15 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_15 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_rg_cpu_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_rg_cpu_0_SHIFT                24
#define BCHP_SUN_GISB_ARB_BP_READ_15_rg_cpu_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_rg_cpu_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_15_rg_cpu_0_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_15 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_15_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_15_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_15_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_15 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved1_MASK                0x00600000
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved1_SHIFT               21

/* SUN_GISB_ARB :: BP_READ_15 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_1_MASK                   0x00100000
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_1_SHIFT                  20
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_1_MASK                  0x00040000
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_1_SHIFT                 18
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_15 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_0_MASK                  0x00020000
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_0_SHIFT                 17
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_15 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_1_MASK                   0x00010000
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_1_SHIFT                  16
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_0_MASK                   0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_0_SHIFT                  15
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved2_MASK                0x00006000
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved2_SHIFT               13

/* SUN_GISB_ARB :: BP_READ_15 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_1_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_1_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_15 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_15 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_15 - GISB ARBITER Breakpoint Master Write Control 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_15 :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rg_cpu_0_MASK                0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rg_cpu_0_SHIFT               24
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rg_cpu_0_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rg_cpu_0_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rg_cpu_0_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_15 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved1_MASK               0x00600000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved1_SHIFT              21

/* SUN_GISB_ARB :: BP_WRITE_15 :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_1_MASK                  0x00100000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_1_SHIFT                 20
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_1_MASK                 0x00040000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_1_SHIFT                18
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_15 :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_0_MASK                 0x00020000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_0_SHIFT                17
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_15 :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_1_MASK                  0x00010000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_1_SHIFT                 16
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_0_MASK                  0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_0_SHIFT                 15
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved2_MASK               0x00006000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved2_SHIFT              13

/* SUN_GISB_ARB :: BP_WRITE_15 :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_1_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_1_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_15 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_15 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_15 - GISB ARBITER Breakpoint Enable 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_15 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_15 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_15 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_15 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_ENABLE               1

/***************************************************************************
 *BP_CAP_HI_ADDR - GISB ARBITER Breakpoint Upper 8 Bits of Capture Address Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_HI_ADDR :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR_reserved0_MASK            0xffffff00
#define BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR_reserved0_SHIFT           8

/* SUN_GISB_ARB :: BP_CAP_HI_ADDR :: address [07:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR_address_MASK              0x000000ff
#define BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR_address_SHIFT             0

/***************************************************************************
 *BP_CAP_ADDR - GISB ARBITER Breakpoint Lower 32 Bits of Capture Address Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_ADDR :: address [31:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_ADDR_address_MASK                 0xffffffff
#define BCHP_SUN_GISB_ARB_BP_CAP_ADDR_address_SHIFT                0

/***************************************************************************
 *BP_CAP_DATA - GISB ARBITER Breakpoint Capture Data Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_DATA :: data [31:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_DATA_data_MASK                    0xffffffff
#define BCHP_SUN_GISB_ARB_BP_CAP_DATA_data_SHIFT                   0

/***************************************************************************
 *BP_CAP_STATUS - GISB ARBITER Breakpoint Capture Status Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_STATUS :: reserved0 [31:06] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_reserved0_MASK             0xffffffc0
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_reserved0_SHIFT            6

/* SUN_GISB_ARB :: BP_CAP_STATUS :: bs [05:02] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_bs_MASK                    0x0000003c
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_bs_SHIFT                   2

/* SUN_GISB_ARB :: BP_CAP_STATUS :: write [01:01] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_write_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_write_SHIFT                1

/* SUN_GISB_ARB :: BP_CAP_STATUS :: valid [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_valid_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_valid_SHIFT                0

/***************************************************************************
 *BP_CAP_MASTER - GISB ARBITER Breakpoint Capture GISB Master Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved0_MASK             0xfe000000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved0_SHIFT            25

/* SUN_GISB_ARB :: BP_CAP_MASTER :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_rg_cpu_0_MASK              0x01000000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_rg_cpu_0_SHIFT             24

/* SUN_GISB_ARB :: BP_CAP_MASTER :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_bbsi_spi_MASK              0x00800000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_bbsi_spi_SHIFT             23

/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved1_MASK             0x00600000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved1_SHIFT            21

/* SUN_GISB_ARB :: BP_CAP_MASTER :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_pcie_1_MASK                0x00100000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_pcie_1_SHIFT               20

/* SUN_GISB_ARB :: BP_CAP_MASTER :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_pcie_0_MASK                0x00080000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_pcie_0_SHIFT               19

/* SUN_GISB_ARB :: BP_CAP_MASTER :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_raaga_1_MASK               0x00040000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_raaga_1_SHIFT              18

/* SUN_GISB_ARB :: BP_CAP_MASTER :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_raaga_0_MASK               0x00020000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_raaga_0_SHIFT              17

/* SUN_GISB_ARB :: BP_CAP_MASTER :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_vice_1_MASK                0x00010000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_vice_1_SHIFT               16

/* SUN_GISB_ARB :: BP_CAP_MASTER :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_vice_0_MASK                0x00008000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_vice_0_SHIFT               15

/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved2_MASK             0x00006000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved2_SHIFT            13

/* SUN_GISB_ARB :: BP_CAP_MASTER :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_hvd_1_MASK                 0x00001000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_hvd_1_SHIFT                12

/* SUN_GISB_ARB :: BP_CAP_MASTER :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_hvd_0_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_hvd_0_SHIFT                11

/* SUN_GISB_ARB :: BP_CAP_MASTER :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_rdc_0_MASK                 0x00000400
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_rdc_0_SHIFT                10

/* SUN_GISB_ARB :: BP_CAP_MASTER :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_ssp_0_MASK                 0x00000200
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_ssp_0_SHIFT                9

/* SUN_GISB_ARB :: BP_CAP_MASTER :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_jtag_0_MASK                0x00000100
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_jtag_0_SHIFT               8

/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved3_MASK             0x00000080
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved3_SHIFT            7

/* SUN_GISB_ARB :: BP_CAP_MASTER :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_cpu_0_MASK                 0x00000040
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_cpu_0_SHIFT                6

/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved4_MASK             0x0000003c
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved4_SHIFT            2

/* SUN_GISB_ARB :: BP_CAP_MASTER :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_scpu_0_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_scpu_0_SHIFT               1

/* SUN_GISB_ARB :: BP_CAP_MASTER :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_bsp_0_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_bsp_0_SHIFT                0

/***************************************************************************
 *ERR_CAP_CLR - GISB ARBITER Error Capture Clear Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_CLR :: reserved0 [31:01] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_reserved0_MASK               0xfffffffe
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_reserved0_SHIFT              1

/* SUN_GISB_ARB :: ERR_CAP_CLR :: clear [00:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_clear_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_clear_SHIFT                  0
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_clear_DEFAULT                0x00000000

/***************************************************************************
 *ERR_CAP_HI_ADDR - GISB ARBITER Error Capture upper 8bit Address Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_HI_ADDR :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR_reserved0_MASK           0xffffff00
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR_reserved0_SHIFT          8

/* SUN_GISB_ARB :: ERR_CAP_HI_ADDR :: address [07:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR_address_MASK             0x000000ff
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR_address_SHIFT            0
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR_address_DEFAULT          0x00000000

/***************************************************************************
 *ERR_CAP_ADDR - GISB ARBITER Error Capture Lower 32bit Address Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_ADDR :: address [31:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR_address_MASK                0xffffffff
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR_address_SHIFT               0
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR_address_DEFAULT             0x00000000

/***************************************************************************
 *ERR_CAP_DATA - GISB ARBITER Error Capture Data Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_DATA :: data [31:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA_data_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA_data_SHIFT                  0
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA_data_DEFAULT                0x00000000

/***************************************************************************
 *ERR_CAP_STATUS - GISB ARBITER Error Capture Status Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_STATUS :: reserved0 [31:13] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved0_MASK            0xffffe000
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved0_SHIFT           13

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: timeout [12:12] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_timeout_MASK              0x00001000
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_timeout_SHIFT             12
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_timeout_DEFAULT           0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: tea [11:11] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_tea_MASK                  0x00000800
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_tea_SHIFT                 11
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_tea_DEFAULT               0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: reserved1 [10:06] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved1_MASK            0x000007c0
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved1_SHIFT           6

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: bs [05:02] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_bs_MASK                   0x0000003c
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_bs_SHIFT                  2
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_bs_DEFAULT                0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: write [01:01] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_write_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_write_SHIFT               1
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_write_DEFAULT             0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: valid [00:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_valid_MASK                0x00000001
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_valid_SHIFT               0
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_valid_DEFAULT             0x00000000

/***************************************************************************
 *ERR_CAP_MASTER - GISB ARBITER Error Capture GISB Master Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved0_MASK            0xfe000000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved0_SHIFT           25

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: rg_cpu_0 [24:24] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_rg_cpu_0_MASK             0x01000000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_rg_cpu_0_SHIFT            24

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_bbsi_spi_MASK             0x00800000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_bbsi_spi_SHIFT            23

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved1 [22:21] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved1_MASK            0x00600000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved1_SHIFT           21

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: pcie_1 [20:20] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_pcie_1_MASK               0x00100000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_pcie_1_SHIFT              20

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_pcie_0_MASK               0x00080000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_pcie_0_SHIFT              19

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: raaga_1 [18:18] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_raaga_1_MASK              0x00040000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_raaga_1_SHIFT             18

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: raaga_0 [17:17] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_raaga_0_MASK              0x00020000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_raaga_0_SHIFT             17

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: vice_1 [16:16] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_vice_1_MASK               0x00010000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_vice_1_SHIFT              16

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: vice_0 [15:15] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_vice_0_MASK               0x00008000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_vice_0_SHIFT              15

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved2 [14:13] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved2_MASK            0x00006000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved2_SHIFT           13

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: hvd_1 [12:12] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_hvd_1_MASK                0x00001000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_hvd_1_SHIFT               12

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_hvd_0_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_hvd_0_SHIFT               11

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_rdc_0_MASK                0x00000400
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_rdc_0_SHIFT               10

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_ssp_0_MASK                0x00000200
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_ssp_0_SHIFT               9

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_jtag_0_MASK               0x00000100
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_jtag_0_SHIFT              8

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved3_MASK            0x00000080
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved3_SHIFT           7

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_cpu_0_MASK                0x00000040
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_cpu_0_SHIFT               6

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved4_MASK            0x0000003c
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved4_SHIFT           2

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_scpu_0_MASK               0x00000002
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_scpu_0_SHIFT              1

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_bsp_0_MASK                0x00000001
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_bsp_0_SHIFT               0

/***************************************************************************
 *SCRATCH - GISB ARBITER Scratch Register
 ***************************************************************************/
/* SUN_GISB_ARB :: SCRATCH :: scratch_bit [31:00] */
#define BCHP_SUN_GISB_ARB_SCRATCH_scratch_bit_MASK                 0xffffffff
#define BCHP_SUN_GISB_ARB_SCRATCH_scratch_bit_SHIFT                0
#define BCHP_SUN_GISB_ARB_SCRATCH_scratch_bit_DEFAULT              0x00000000

#endif /* #ifndef BCHP_SUN_GISB_ARB_H__ */

/* End of File */
