\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl Entity Reference}
\label{classddr2__phy__alt__mem__phy__ctrl}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=249pt]{dd/dbb/classddr2__phy__alt__mem__phy__ctrl__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf struct} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf work} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+C\+O\+U\+NT} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}
\item 
{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf I\+R\+A\+M\+\_\+\+A\+D\+D\+R\+E\+S\+S\+I\+NG} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+base\+\_\+hdr\+\_\+addresses}} \textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf A\+C\+K\+\_\+\+S\+E\+V\+E\+R\+I\+TY} {\bfseries {\bfseries \textcolor{vhdlchar}{severity\+\_\+level}\textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rst\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+init\+\_\+success}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+init\+\_\+fail}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+recalibrate\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+status}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+stat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+push\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+op\+\_\+rec}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} 
\item 
{\bf admin\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+mmi\+\_\+ctrl}} \textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+mmi}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+mmi}} \textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+ac\+\_\+nt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+iram\+\_\+push}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+iram}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 11559} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!A\+C\+K\+\_\+\+S\+E\+V\+E\+R\+I\+TY@{A\+C\+K\+\_\+\+S\+E\+V\+E\+R\+I\+TY}}
\index{A\+C\+K\+\_\+\+S\+E\+V\+E\+R\+I\+TY@{A\+C\+K\+\_\+\+S\+E\+V\+E\+R\+I\+TY}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{A\+C\+K\+\_\+\+S\+E\+V\+E\+R\+I\+TY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+C\+K\+\_\+\+S\+E\+V\+E\+R\+I\+TY} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{severity\+\_\+level}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_a0583d29bbc86c2053ed61bde6dd6f76d}


Definition at line {\bf 11575} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!admin\+\_\+ctrl@{admin\+\_\+ctrl}}
\index{admin\+\_\+ctrl@{admin\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{admin\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf admin\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_abfb87c7cad58762e5869fc38e29749fd}


Definition at line {\bf 11594} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!clk@{clk}}
\index{clk@{clk}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 11578} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!ctl\+\_\+cal\+\_\+byte\+\_\+lanes@{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}}
\index{ctl\+\_\+cal\+\_\+byte\+\_\+lanes@{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_ac5221c18f36d7f6115e50b151be873da}


Definition at line {\bf 11603} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!ctl\+\_\+init\+\_\+fail@{ctl\+\_\+init\+\_\+fail}}
\index{ctl\+\_\+init\+\_\+fail@{ctl\+\_\+init\+\_\+fail}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{ctl\+\_\+init\+\_\+fail}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+init\+\_\+fail} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a52ddb281d684224d96c6597d8307dd8a}


Definition at line {\bf 11583} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!ctl\+\_\+init\+\_\+success@{ctl\+\_\+init\+\_\+success}}
\index{ctl\+\_\+init\+\_\+success@{ctl\+\_\+init\+\_\+success}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{ctl\+\_\+init\+\_\+success}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+init\+\_\+success} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a267e47737d7e2ce3a658dc0aea2dfc2a}


Definition at line {\bf 11582} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!ctl\+\_\+recalibrate\+\_\+req@{ctl\+\_\+recalibrate\+\_\+req}}
\index{ctl\+\_\+recalibrate\+\_\+req@{ctl\+\_\+recalibrate\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{ctl\+\_\+recalibrate\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+recalibrate\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_ab19e0bf0cc001ceaeeb1109bdb0f5286}


Definition at line {\bf 11584} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!ctrl\+\_\+iram\+\_\+push@{ctrl\+\_\+iram\+\_\+push}}
\index{ctrl\+\_\+iram\+\_\+push@{ctrl\+\_\+iram\+\_\+push}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{ctrl\+\_\+iram\+\_\+push}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+iram\+\_\+push} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+iram}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a7f8efb4a9dd7ee45791fb939c3c90c20}


Definition at line {\bf 11612} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!ctrl\+\_\+mmi@{ctrl\+\_\+mmi}}
\index{ctrl\+\_\+mmi@{ctrl\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{ctrl\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+mmi} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+mmi}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a2e23612fa0ad5679cdd9066a6070e3c3}


Definition at line {\bf 11600} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!ctrl\+\_\+op\+\_\+rec@{ctrl\+\_\+op\+\_\+rec}}
\index{ctrl\+\_\+op\+\_\+rec@{ctrl\+\_\+op\+\_\+rec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{ctrl\+\_\+op\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+op\+\_\+rec} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a14254240f0074fc0bfc6f57c6f75d1d7}


Definition at line {\bf 11591} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__ctrl_ada53bf8456259ae0ddcc07cb611c74ca}


Definition at line {\bf 11556} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__ctrl_a42d4f6d3b4e947a273d7b976b40149bc}


Definition at line {\bf 11551} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!dgrb\+\_\+ctrl@{dgrb\+\_\+ctrl}}
\index{dgrb\+\_\+ctrl@{dgrb\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{dgrb\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_aaccaf85f072722223724cae412d6930d}


Definition at line {\bf 11595} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good@{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}}
\index{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good@{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a114525202729d9118365ff1217e49e9e}


Definition at line {\bf 11606} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!dgwb\+\_\+ctrl@{dgwb\+\_\+ctrl}}
\index{dgwb\+\_\+ctrl@{dgwb\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{dgwb\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a6fac53169ef241636a8c7a782d6069b5}


Definition at line {\bf 11596} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}}
\index{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_af28fead9270d0cdddf2692beba1d213f}


Definition at line {\bf 11564} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID@{F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID}}
\index{F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID@{F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_aeb8742e5b2af67aa22bf1ae925e7124e}


Definition at line {\bf 11561} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL@{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}}
\index{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL@{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_aa5d74ef3e6ea682931702721f29e6f2b}


Definition at line {\bf 11571} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__ctrl_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 11541} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!int\+\_\+ac\+\_\+nt@{int\+\_\+ac\+\_\+nt}}
\index{int\+\_\+ac\+\_\+nt@{int\+\_\+ac\+\_\+nt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{int\+\_\+ac\+\_\+nt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+ac\+\_\+nt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_abe1f287f059bbf2cadf144b325df3250}


Definition at line {\bf 11607} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!I\+R\+A\+M\+\_\+\+A\+D\+D\+R\+E\+S\+S\+I\+NG@{I\+R\+A\+M\+\_\+\+A\+D\+D\+R\+E\+S\+S\+I\+NG}}
\index{I\+R\+A\+M\+\_\+\+A\+D\+D\+R\+E\+S\+S\+I\+NG@{I\+R\+A\+M\+\_\+\+A\+D\+D\+R\+E\+S\+S\+I\+NG}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{I\+R\+A\+M\+\_\+\+A\+D\+D\+R\+E\+S\+S\+I\+NG}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+R\+A\+M\+\_\+\+A\+D\+D\+R\+E\+S\+S\+I\+NG} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+base\+\_\+hdr\+\_\+addresses}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_a91ba2d8f553ba122eba63b0b5759913a}


Definition at line {\bf 11565} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!iram\+\_\+push\+\_\+done@{iram\+\_\+push\+\_\+done}}
\index{iram\+\_\+push\+\_\+done@{iram\+\_\+push\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{iram\+\_\+push\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+push\+\_\+done} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a384f8c64866c4da7092b98137537c1b9}


Definition at line {\bf 11588} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!iram\+\_\+status@{iram\+\_\+status}}
\index{iram\+\_\+status@{iram\+\_\+status}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{iram\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+status} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+stat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a76a5330429343f879ebd54cdd2951a4d}


Definition at line {\bf 11587} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_a6d177b2aae1b4f5fed07ae262b6604cc}


Definition at line {\bf 11566} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+C\+O\+U\+NT@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+C\+O\+U\+NT}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+C\+O\+U\+NT@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+C\+O\+U\+NT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+C\+O\+U\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+C\+O\+U\+NT} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_a2659e3fd07a7457ca9c59d012a92114f}


Definition at line {\bf 11562} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_ac5c424672492832ebd7933194d99e34c}


Definition at line {\bf 11569} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_a663670cfe1faa7c639d74f0d337db4ad}


Definition at line {\bf 11563} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_a7526f8238db78e16f5c4a1a9feebc3e0}


Definition at line {\bf 11568} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!mmi\+\_\+ctrl@{mmi\+\_\+ctrl}}
\index{mmi\+\_\+ctrl@{mmi\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{mmi\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+mmi\+\_\+ctrl}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a03f7f377190d955889f7c5382600e826}


Definition at line {\bf 11599} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__ctrl_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11543} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!rst\+\_\+n@{rst\+\_\+n}}
\index{rst\+\_\+n@{rst\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__ctrl_a19aeb1466190c38420a42b7e951ab563}


Definition at line {\bf 11579} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS@{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}}
\index{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS@{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_a5e4cce1ebab610983e186df17e11b183}


Definition at line {\bf 11572} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__ctrl_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 11542} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS@{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS}}
\index{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS@{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__ctrl_ae91cbf80a68cd007c0003bb8b3467fc5}


Definition at line {\bf 11567} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!work@{work}}
\index{work@{work}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\paragraph[{work}]{\setlength{\rightskip}{0pt plus 5cm}{\bf work}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__ctrl_a9f49de6f5eed5b4488cba6c9cdd1c215}


Definition at line {\bf 11545} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
