{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530149636134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530149636134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 27 19:33:55 2018 " "Processing started: Wed Jun 27 19:33:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530149636134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530149636134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530149636134 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530149636764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch_ROM " "Found design unit 1: ROM-arch_ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530149637375 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530149637375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530149637375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CTRL-archALU_CTRL " "Found design unit 1: ALU_CTRL-archALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530149637385 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CTRL " "Found entity 1: ALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530149637385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530149637385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_8-arch_ALU_8 " "Found design unit 1: ALU_8-arch_ALU_8" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530149637385 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_8 " "Found entity 1: ALU_8" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530149637385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530149637385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch_RAM " "Found design unit 1: RAM-arch_RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530149637395 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530149637395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530149637395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_CTRL " "Elaborating entity \"ALU_CTRL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530149637435 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valueOutput ALU_CTRL.vhd(8) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(8): used implicit default value for signal \"valueOutput\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carryOut ALU_CTRL.vhd(9) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(9): used implicit default value for signal \"carryOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regAddr ALU_CTRL.vhd(36) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(36): used implicit default value for signal \"regAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regdIN ALU_CTRL.vhd(37) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(37): used implicit default value for signal \"regdIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CoBuffer ALU_CTRL.vhd(71) " "VHDL Process Statement warning at ALU_CTRL.vhd(71): signal \"CoBuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regdOUT ALU_CTRL.vhd(81) " "VHDL Process Statement warning at ALU_CTRL.vhd(81): signal \"regdOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W ALU_CTRL.vhd(85) " "VHDL Process Statement warning at ALU_CTRL.vhd(85): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regS ALU_CTRL.vhd(86) " "VHDL Process Statement warning at ALU_CTRL.vhd(86): signal \"regS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regAddress ALU_CTRL.vhd(87) " "VHDL Process Statement warning at ALU_CTRL.vhd(87): signal \"regAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regResult ALU_CTRL.vhd(94) " "VHDL Process Statement warning at ALU_CTRL.vhd(94): signal \"regResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regResult ALU_CTRL.vhd(98) " "VHDL Process Statement warning at ALU_CTRL.vhd(98): signal \"regResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regCo ALU_CTRL.vhd(106) " "VHDL Process Statement warning at ALU_CTRL.vhd(106): signal \"regCo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regZo ALU_CTRL.vhd(107) " "VHDL Process Statement warning at ALU_CTRL.vhd(107): signal \"regZo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"W\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regAddress ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regAddress\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"IR\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carryIn ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"carryIn\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regWE ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regWE\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prox_estado ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"prox_estado\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637445 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regS ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regS\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regB ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regB\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regW ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regW\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regOp ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regOp\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CoBuffer ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"CoBuffer\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zout ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"Zout\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout ALU_CTRL.vhd(59) " "Inferred latch for \"Zout\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CoBuffer ALU_CTRL.vhd(59) " "Inferred latch for \"CoBuffer\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOp\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"regOp\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOp\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"regOp\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOp\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"regOp\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOp\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"regOp\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[4\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[4\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[5\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[5\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[6\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[6\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[7\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[7\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[4\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[4\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[5\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[5\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[6\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[6\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[7\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[7\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regS\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"regS\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regS\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"regS\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regS\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"regS\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regS\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"regS\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.resultToW ALU_CTRL.vhd(59) " "Inferred latch for \"prox_estado.resultToW\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.moveToRegisters ALU_CTRL.vhd(59) " "Inferred latch for \"prox_estado.moveToRegisters\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.progMemRead ALU_CTRL.vhd(59) " "Inferred latch for \"prox_estado.progMemRead\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWE ALU_CTRL.vhd(59) " "Inferred latch for \"regWE\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryIn ALU_CTRL.vhd(59) " "Inferred latch for \"carryIn\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637455 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[4\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[5\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[6\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[7\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[8\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[9\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[10\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[11\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[12\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[13\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAddress\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"regAddress\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAddress\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"regAddress\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAddress\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"regAddress\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAddress\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"regAddress\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[4\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[5\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[6\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[7\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"PC\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"PC\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"PC\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"PC\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637465 "|ALU_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8 ALU_8:XALU " "Elaborating entity \"ALU_8\" for hierarchy \"ALU_8:XALU\"" {  } { { "ALU_CTRL.vhd" "XALU" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530149637485 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preR ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"preR\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530149637485 "|ALU_CTRL|ALU_8:XALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preR\[8\] ALU.vhd(20) " "Inferred latch for \"preR\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530149637485 "|ALU_CTRL|ALU_8:XALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:XROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:XROM\"" {  } { { "ALU_CTRL.vhd" "XROM" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530149637495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:XRAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:XRAM\"" {  } { { "ALU_CTRL.vhd" "XRAM" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530149637515 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[0\] IR\[1\] " "Duplicate LATCH primitive \"IR\[0\]\" merged with LATCH primitive \"IR\[1\]\"" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530149638065 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regB\[0\] regB\[1\] " "Duplicate LATCH primitive \"regB\[0\]\" merged with LATCH primitive \"regB\[1\]\"" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530149638065 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1530149638065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_8:XALU\|preR\[8\] " "Latch ALU_8:XALU\|preR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regOp\[2\] " "Ports D and ENA on the latch are fed by the same signal regOp\[2\]" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530149638075 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530149638075 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[0\] GND " "Pin \"valueOutput\[0\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530149638125 "|ALU_CTRL|valueOutput[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[1\] GND " "Pin \"valueOutput\[1\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530149638125 "|ALU_CTRL|valueOutput[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[2\] GND " "Pin \"valueOutput\[2\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530149638125 "|ALU_CTRL|valueOutput[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[3\] GND " "Pin \"valueOutput\[3\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530149638125 "|ALU_CTRL|valueOutput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[4\] GND " "Pin \"valueOutput\[4\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530149638125 "|ALU_CTRL|valueOutput[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[5\] GND " "Pin \"valueOutput\[5\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530149638125 "|ALU_CTRL|valueOutput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[6\] GND " "Pin \"valueOutput\[6\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530149638125 "|ALU_CTRL|valueOutput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[7\] GND " "Pin \"valueOutput\[7\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530149638125 "|ALU_CTRL|valueOutput[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "carryOut GND " "Pin \"carryOut\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530149638125 "|ALU_CTRL|carryOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530149638125 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530149638445 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530149638675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530149638675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530149638755 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530149638755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530149638755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530149638755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530149638805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 27 19:33:58 2018 " "Processing ended: Wed Jun 27 19:33:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530149638805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530149638805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530149638805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530149638805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530149640095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530149640095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 27 19:33:59 2018 " "Processing started: Wed Jun 27 19:33:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530149640095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530149640095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU_CTRL -c ALU_CTRL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU_CTRL -c ALU_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530149640095 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1530149640195 ""}
{ "Info" "0" "" "Project  = ALU_CTRL" {  } {  } 0 0 "Project  = ALU_CTRL" 0 0 "Fitter" 0 0 1530149640195 ""}
{ "Info" "0" "" "Revision = ALU_CTRL" {  } {  } 0 0 "Revision = ALU_CTRL" 0 0 "Fitter" 0 0 1530149640195 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1530149640315 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU_CTRL EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ALU_CTRL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530149640325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530149640375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530149640375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530149640455 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530149640475 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530149640935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530149640935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530149640935 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530149640935 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530149640945 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530149640945 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530149640945 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530149640945 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "57 " "TimeQuest Timing Analyzer is analyzing 57 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1530149641165 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU_CTRL.sdc " "Synopsys Design Constraints File file not found: 'ALU_CTRL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530149641165 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530149641165 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530149641165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regW\[6\]~0  " "Automatically promoted node regW\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530149641175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regOp\[3\] " "Destination node regOp\[3\]" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530149641175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regOp\[2\] " "Destination node regOp\[2\]" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530149641175 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1530149641175 ""}  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regW[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530149641175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "carryIn~0  " "Automatically promoted node carryIn~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530149641185 ""}  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { carryIn~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530149641185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estado.resultToW  " "Automatically promoted node estado.resultToW " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530149641185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Zout~0 " "Destination node Zout~0" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530149641185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prox_estado.progMemRead_594 " "Destination node prox_estado.progMemRead_594" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prox_estado.progMemRead_594 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530149641185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1530149641185 ""}  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 17 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado.resultToW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530149641185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estado.moveToRegisters  " "Automatically promoted node estado.moveToRegisters " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530149641185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regW\[6\]~0 " "Destination node regW\[6\]~0" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regW[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530149641185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prox_estado.resultToW_582 " "Destination node prox_estado.resultToW_582" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prox_estado.resultToW_582 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530149641185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentState\[0\] " "Destination node currentState\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { currentState[0] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "currentState\[0\]" } } } } { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { currentState[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530149641185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1530149641185 ""}  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 17 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado.moveToRegisters } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530149641185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Zout~0  " "Automatically promoted node Zout~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530149641185 ""}  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530149641185 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530149641295 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530149641305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530149641305 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530149641305 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530149641305 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530149641305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530149641305 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530149641305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530149641305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1530149641305 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530149641305 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530149641315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530149642545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530149642715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530149642735 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530149643525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530149643525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530149643605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530149646675 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530149646675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530149647375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530149647375 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530149647375 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.47 " "Total time spent on timing analysis during the Fitter is 1.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1530149647385 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530149647395 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valueOutput\[0\] 0 " "Pin \"valueOutput\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valueOutput\[1\] 0 " "Pin \"valueOutput\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valueOutput\[2\] 0 " "Pin \"valueOutput\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valueOutput\[3\] 0 " "Pin \"valueOutput\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valueOutput\[4\] 0 " "Pin \"valueOutput\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valueOutput\[5\] 0 " "Pin \"valueOutput\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valueOutput\[6\] 0 " "Pin \"valueOutput\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valueOutput\[7\] 0 " "Pin \"valueOutput\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "carryOut 0 " "Pin \"carryOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zout 0 " "Pin \"Zout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "currentState\[0\] 0 " "Pin \"currentState\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "currentState\[1\] 0 " "Pin \"currentState\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530149647395 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1530149647395 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530149647545 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530149647565 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530149647725 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530149648005 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1530149648065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/output_files/ALU_CTRL.fit.smsg " "Generated suppressed messages file C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/output_files/ALU_CTRL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530149648155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530149648395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 27 19:34:08 2018 " "Processing ended: Wed Jun 27 19:34:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530149648395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530149648395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530149648395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530149648395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530149649474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530149649474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 27 19:34:09 2018 " "Processing started: Wed Jun 27 19:34:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530149649474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530149649474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU_CTRL -c ALU_CTRL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU_CTRL -c ALU_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530149649474 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530149650664 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530149650714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530149651274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 27 19:34:11 2018 " "Processing ended: Wed Jun 27 19:34:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530149651274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530149651274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530149651274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530149651274 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530149652034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530149652644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530149652644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 27 19:34:12 2018 " "Processing started: Wed Jun 27 19:34:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530149652644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530149652644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU_CTRL -c ALU_CTRL " "Command: quartus_sta ALU_CTRL -c ALU_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530149652644 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1530149652764 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530149652954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530149653004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530149653004 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "57 " "TimeQuest Timing Analyzer is analyzing 57 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1530149653104 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU_CTRL.sdc " "Synopsys Design Constraints File file not found: 'ALU_CTRL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1530149653124 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1530149653124 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653134 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653134 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estado.resultToW estado.resultToW " "create_clock -period 1.000 -name estado.resultToW estado.resultToW" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653134 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estado.moveToRegisters estado.moveToRegisters " "create_clock -period 1.000 -name estado.moveToRegisters estado.moveToRegisters" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653134 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regOp\[1\] regOp\[1\] " "create_clock -period 1.000 -name regOp\[1\] regOp\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653134 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653134 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1530149653134 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1530149653144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530149653154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.723 " "Worst-case setup slack is -9.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.723       -86.792 estado.resultToW  " "   -9.723       -86.792 estado.resultToW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.849        -8.849 regOp\[1\]  " "   -8.849        -8.849 regOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.659       -56.367 rst  " "   -6.659       -56.367 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.316       -37.052 estado.moveToRegisters  " "   -4.316       -37.052 estado.moveToRegisters " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448        -0.453 clk  " "   -0.448        -0.453 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.395 " "Worst-case hold slack is -3.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.395       -37.926 rst  " "   -3.395       -37.926 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814       -10.500 estado.moveToRegisters  " "   -1.814       -10.500 estado.moveToRegisters " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378        -0.984 estado.resultToW  " "   -0.378        -0.984 estado.resultToW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211        -0.211 regOp\[1\]  " "   -0.211        -0.211 regOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135         0.000 clk  " "    0.135         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530149653164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.000 " "Worst-case recovery slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.791 estado.resultToW  " "   -1.000        -4.791 estado.resultToW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 clk  " "    0.225         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233         0.000 estado.moveToRegisters  " "    0.233         0.000 estado.moveToRegisters " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.053 " "Worst-case removal slack is -1.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.053        -4.062 estado.moveToRegisters  " "   -1.053        -4.062 estado.moveToRegisters " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474        -2.096 estado.resultToW  " "   -0.474        -2.096 estado.resultToW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009        -0.018 clk  " "   -0.009        -0.018 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530149653174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -5.135 clk  " "   -1.469        -5.135 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -1.469 rst  " "   -1.469        -1.469 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estado.moveToRegisters  " "    0.500         0.000 estado.moveToRegisters " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estado.resultToW  " "    0.500         0.000 estado.resultToW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regOp\[1\]  " "    0.500         0.000 regOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530149653184 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530149653544 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1530149653544 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530149653565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.719 " "Worst-case setup slack is -3.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.719        -3.719 regOp\[1\]  " "   -3.719        -3.719 regOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.141       -27.570 estado.resultToW  " "   -3.141       -27.570 estado.resultToW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.766        -9.884 rst  " "   -1.766        -9.884 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.716        -7.713 estado.moveToRegisters  " "   -1.716        -7.713 estado.moveToRegisters " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548         0.000 clk  " "    0.548         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530149653584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.045 " "Worst-case hold slack is -2.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.045       -20.412 rst  " "   -2.045       -20.412 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767        -4.738 estado.moveToRegisters  " "   -0.767        -4.738 estado.moveToRegisters " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.690        -5.639 estado.resultToW  " "   -0.690        -5.639 estado.resultToW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090        -0.090 clk  " "   -0.090        -0.090 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086        -0.086 regOp\[1\]  " "   -0.086        -0.086 regOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530149653604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.338 " "Worst-case recovery slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 estado.resultToW  " "    0.338         0.000 estado.resultToW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364         0.000 clk  " "    0.364         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765         0.000 estado.moveToRegisters  " "    0.765         0.000 estado.moveToRegisters " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530149653614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.738 " "Worst-case removal slack is -0.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738        -2.901 estado.moveToRegisters  " "   -0.738        -2.901 estado.moveToRegisters " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527        -3.523 estado.resultToW  " "   -0.527        -3.523 estado.resultToW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011        -0.022 clk  " "   -0.011        -0.022 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530149653624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -4.222 clk  " "   -1.222        -4.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 rst  " "   -1.222        -1.222 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estado.moveToRegisters  " "    0.500         0.000 estado.moveToRegisters " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estado.resultToW  " "    0.500         0.000 estado.resultToW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regOp\[1\]  " "    0.500         0.000 regOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530149653644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530149653644 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530149654024 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530149654084 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530149654084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530149654264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 27 19:34:14 2018 " "Processing ended: Wed Jun 27 19:34:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530149654264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530149654264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530149654264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530149654264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530149655395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530149655395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 27 19:34:15 2018 " "Processing started: Wed Jun 27 19:34:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530149655395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530149655395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU_CTRL -c ALU_CTRL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU_CTRL -c ALU_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530149655395 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ALU_CTRL.vho\", \"ALU_CTRL_fast.vho ALU_CTRL_vhd.sdo ALU_CTRL_vhd_fast.sdo C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/simulation/modelsim/ simulation " "Generated files \"ALU_CTRL.vho\", \"ALU_CTRL_fast.vho\", \"ALU_CTRL_vhd.sdo\" and \"ALU_CTRL_vhd_fast.sdo\" in directory \"C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1530149655995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530149656095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 27 19:34:16 2018 " "Processing ended: Wed Jun 27 19:34:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530149656095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530149656095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530149656095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530149656095 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus II Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530149656749 ""}
