===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 10.5054 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.4914 ( 26.6%)    3.4914 ( 33.2%)  FIR Parser
    5.2584 ( 40.1%)    3.5290 ( 33.6%)  'firrtl.circuit' Pipeline
    1.2210 (  9.3%)    0.6115 (  5.8%)    'firrtl.module' Pipeline
    1.2187 (  9.3%)    0.6105 (  5.8%)      CSE
    0.0008 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0901 (  0.7%)    0.0901 (  0.9%)    InferWidths
    0.4537 (  3.5%)    0.4537 (  4.3%)    LowerFIRRTLTypes
    2.1954 ( 16.7%)    1.1006 ( 10.5%)    'firrtl.module' Pipeline
    1.0673 (  8.1%)    0.5438 (  5.2%)      ExpandWhens
    1.1244 (  8.6%)    0.5753 (  5.5%)      SimpleCanonicalizer
    1.2454 (  9.5%)    1.2454 ( 11.9%)    IMConstProp
    0.0335 (  0.3%)    0.0335 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    0.0463 (  0.4%)    0.0232 (  0.2%)    'firrtl.module' Pipeline
    0.0433 (  0.3%)    0.0218 (  0.2%)      CheckWidths
    0.8261 (  6.3%)    0.8261 (  7.9%)  LowerFIRRTLToHW
    0.1972 (  1.5%)    0.1972 (  1.9%)  HWMemSimImpl
    1.5305 ( 11.7%)    0.7655 (  7.3%)  'hw.module' Pipeline
    0.0676 (  0.5%)    0.0340 (  0.3%)    HWCleanup
    0.6293 (  4.8%)    0.3210 (  3.1%)    CSE
    0.0011 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.8267 (  6.3%)    0.4198 (  4.0%)    SimpleCanonicalizer
    0.3242 (  2.5%)    0.3242 (  3.1%)  HWLegalizeNames
    0.2553 (  1.9%)    0.1280 (  1.2%)  'hw.module' Pipeline
    0.2523 (  1.9%)    0.1265 (  1.2%)    PrettifyVerilog
    1.2356 (  9.4%)    1.2356 ( 11.8%)  Output
    0.0047 (  0.0%)    0.0047 (  0.0%)  Rest
   13.1279 (100.0%)   10.5054 (100.0%)  Total

{
  totalTime: 10.536,
  maxMemory: 791212032
}
