
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -176.79

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3467.66    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.70    0.57    1.01 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.01   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.06    1.06   library removal time
                                  1.06   data required time
-----------------------------------------------------------------------------
                                  1.06   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                 -0.04   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.87    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.16    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3467.66    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.70    0.57    1.01 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.01   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.11    2.09   library recovery time
                                  2.09   data required time
-----------------------------------------------------------------------------
                                  2.09   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.57    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.71    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   58.42    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   41.82    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.98    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   29.83    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   46.12    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.65    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   34.69    0.08    0.11    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.08    0.00    0.50 ^ _18547_/S (MUX2_X1)
     1    1.22    0.01    0.06    0.56 v _18547_/Z (MUX2_X1)
                                         _12652_ (net)
                  0.01    0.00    0.56 v _18548_/B (MUX2_X1)
     1    1.19    0.01    0.06    0.62 v _18548_/Z (MUX2_X1)
                                         _12653_ (net)
                  0.01    0.00    0.62 v _18549_/B (MUX2_X1)
     1    1.72    0.01    0.06    0.68 v _18549_/Z (MUX2_X1)
                                         _12654_ (net)
                  0.01    0.00    0.68 v _18550_/B (MUX2_X1)
     1    7.29    0.02    0.07    0.75 v _18550_/Z (MUX2_X1)
                                         _12655_ (net)
                  0.02    0.00    0.75 v _18551_/B1 (AOI21_X2)
     8   36.99    0.10    0.11    0.85 ^ _18551_/ZN (AOI21_X2)
                                         _12656_ (net)
                  0.10    0.01    0.87 ^ _20617_/A (MUX2_X1)
     1    1.05    0.01    0.05    0.92 ^ _20617_/Z (MUX2_X1)
                                         _03918_ (net)
                  0.01    0.00    0.92 ^ _20618_/A (BUF_X1)
     8   20.05    0.05    0.06    0.98 ^ _20618_/Z (BUF_X1)
                                         _03919_ (net)
                  0.05    0.00    0.99 ^ _21003_/A (BUF_X1)
    10   24.39    0.06    0.08    1.07 ^ _21003_/Z (BUF_X1)
                                         _04143_ (net)
                  0.06    0.00    1.07 ^ _21004_/A2 (NAND2_X1)
     1    3.91    0.02    0.03    1.10 v _21004_/ZN (NAND2_X1)
                                         _15068_ (net)
                  0.02    0.00    1.10 v _30213_/A (FA_X1)
     1    3.54    0.02    0.11    1.21 v _30213_/S (FA_X1)
                                         _15072_ (net)
                  0.02    0.00    1.21 v _30215_/B (FA_X1)
     1    4.20    0.02    0.13    1.33 ^ _30215_/S (FA_X1)
                                         _15080_ (net)
                  0.02    0.00    1.33 ^ _30218_/A (FA_X1)
     1    4.70    0.02    0.09    1.43 v _30218_/S (FA_X1)
                                         _15090_ (net)
                  0.02    0.00    1.43 v _30223_/A (FA_X1)
     1    4.50    0.02    0.11    1.54 v _30223_/S (FA_X1)
                                         _15107_ (net)
                  0.02    0.00    1.54 v _30227_/A (FA_X1)
     1    3.93    0.02    0.12    1.66 ^ _30227_/S (FA_X1)
                                         _15123_ (net)
                  0.02    0.00    1.66 ^ _30228_/A (FA_X1)
     1    1.94    0.02    0.09    1.74 v _30228_/S (FA_X1)
                                         _15125_ (net)
                  0.02    0.00    1.74 v _21504_/A (INV_X1)
     1    3.30    0.01    0.02    1.76 ^ _21504_/ZN (INV_X1)
                                         _16144_ (net)
                  0.01    0.00    1.76 ^ _30540_/A (HA_X1)
     1    1.40    0.02    0.05    1.81 ^ _30540_/S (HA_X1)
                                         _16147_ (net)
                  0.02    0.00    1.81 ^ _23604_/A (BUF_X1)
     5    8.82    0.02    0.04    1.85 ^ _23604_/Z (BUF_X1)
                                         _06113_ (net)
                  0.02    0.00    1.85 ^ _23632_/A3 (NAND3_X1)
     1    1.73    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    4.46    0.05    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.25    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   12.00    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.91    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23966_/A1 (NOR2_X1)
     1    3.32    0.01    0.01    2.11 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.11 v _23969_/B2 (AOI221_X2)
     2    4.77    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    4.87    0.03    0.05    2.25 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.25 ^ _23971_/B (MUX2_X1)
     2    7.44    0.02    0.06    2.30 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    5.16    0.02    0.03    2.33 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.33 v _23981_/A1 (NOR4_X2)
     4   10.71    0.08    0.09    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.43 ^ _23982_/A (BUF_X2)
    10   19.34    0.02    0.05    2.48 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.48 ^ _24464_/B2 (OAI21_X1)
     1    1.32    0.01    0.02    2.50 v _24464_/ZN (OAI21_X1)
                                         _01523_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3467.66    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.70    0.57    1.01 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.01   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.11    2.09   library recovery time
                                  2.09   data required time
-----------------------------------------------------------------------------
                                  2.09   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.57    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.71    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   58.42    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   41.82    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.98    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   29.83    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   46.12    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.65    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   34.69    0.08    0.11    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.08    0.00    0.50 ^ _18547_/S (MUX2_X1)
     1    1.22    0.01    0.06    0.56 v _18547_/Z (MUX2_X1)
                                         _12652_ (net)
                  0.01    0.00    0.56 v _18548_/B (MUX2_X1)
     1    1.19    0.01    0.06    0.62 v _18548_/Z (MUX2_X1)
                                         _12653_ (net)
                  0.01    0.00    0.62 v _18549_/B (MUX2_X1)
     1    1.72    0.01    0.06    0.68 v _18549_/Z (MUX2_X1)
                                         _12654_ (net)
                  0.01    0.00    0.68 v _18550_/B (MUX2_X1)
     1    7.29    0.02    0.07    0.75 v _18550_/Z (MUX2_X1)
                                         _12655_ (net)
                  0.02    0.00    0.75 v _18551_/B1 (AOI21_X2)
     8   36.99    0.10    0.11    0.85 ^ _18551_/ZN (AOI21_X2)
                                         _12656_ (net)
                  0.10    0.01    0.87 ^ _20617_/A (MUX2_X1)
     1    1.05    0.01    0.05    0.92 ^ _20617_/Z (MUX2_X1)
                                         _03918_ (net)
                  0.01    0.00    0.92 ^ _20618_/A (BUF_X1)
     8   20.05    0.05    0.06    0.98 ^ _20618_/Z (BUF_X1)
                                         _03919_ (net)
                  0.05    0.00    0.99 ^ _21003_/A (BUF_X1)
    10   24.39    0.06    0.08    1.07 ^ _21003_/Z (BUF_X1)
                                         _04143_ (net)
                  0.06    0.00    1.07 ^ _21004_/A2 (NAND2_X1)
     1    3.91    0.02    0.03    1.10 v _21004_/ZN (NAND2_X1)
                                         _15068_ (net)
                  0.02    0.00    1.10 v _30213_/A (FA_X1)
     1    3.54    0.02    0.11    1.21 v _30213_/S (FA_X1)
                                         _15072_ (net)
                  0.02    0.00    1.21 v _30215_/B (FA_X1)
     1    4.20    0.02    0.13    1.33 ^ _30215_/S (FA_X1)
                                         _15080_ (net)
                  0.02    0.00    1.33 ^ _30218_/A (FA_X1)
     1    4.70    0.02    0.09    1.43 v _30218_/S (FA_X1)
                                         _15090_ (net)
                  0.02    0.00    1.43 v _30223_/A (FA_X1)
     1    4.50    0.02    0.11    1.54 v _30223_/S (FA_X1)
                                         _15107_ (net)
                  0.02    0.00    1.54 v _30227_/A (FA_X1)
     1    3.93    0.02    0.12    1.66 ^ _30227_/S (FA_X1)
                                         _15123_ (net)
                  0.02    0.00    1.66 ^ _30228_/A (FA_X1)
     1    1.94    0.02    0.09    1.74 v _30228_/S (FA_X1)
                                         _15125_ (net)
                  0.02    0.00    1.74 v _21504_/A (INV_X1)
     1    3.30    0.01    0.02    1.76 ^ _21504_/ZN (INV_X1)
                                         _16144_ (net)
                  0.01    0.00    1.76 ^ _30540_/A (HA_X1)
     1    1.40    0.02    0.05    1.81 ^ _30540_/S (HA_X1)
                                         _16147_ (net)
                  0.02    0.00    1.81 ^ _23604_/A (BUF_X1)
     5    8.82    0.02    0.04    1.85 ^ _23604_/Z (BUF_X1)
                                         _06113_ (net)
                  0.02    0.00    1.85 ^ _23632_/A3 (NAND3_X1)
     1    1.73    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    4.46    0.05    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.25    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   12.00    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.91    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23966_/A1 (NOR2_X1)
     1    3.32    0.01    0.01    2.11 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.11 v _23969_/B2 (AOI221_X2)
     2    4.77    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    4.87    0.03    0.05    2.25 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.25 ^ _23971_/B (MUX2_X1)
     2    7.44    0.02    0.06    2.30 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    5.16    0.02    0.03    2.33 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.33 v _23981_/A1 (NOR4_X2)
     4   10.71    0.08    0.09    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.43 ^ _23982_/A (BUF_X2)
    10   19.34    0.02    0.05    2.48 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.48 ^ _24464_/B2 (OAI21_X1)
     1    1.32    0.01    0.02    2.50 v _24464_/ZN (OAI21_X1)
                                         _01523_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.26   -0.06 (VIOLATED)
_20328_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22176_/ZN                             23.23   38.29  -15.06 (VIOLATED)
_20440_/ZN                             10.47   25.39  -14.92 (VIOLATED)
_17048_/Z                              25.33   38.48  -13.15 (VIOLATED)
_27512_/ZN                             23.23   36.27  -13.04 (VIOLATED)
_22073_/ZN                             23.23   35.78  -12.55 (VIOLATED)
_22344_/ZN                             23.23   35.40  -12.16 (VIOLATED)
_20328_/ZN                             16.02   27.82  -11.80 (VIOLATED)
_27504_/ZN                             23.23   34.79  -11.55 (VIOLATED)
_22217_/ZN                             23.23   34.53  -11.29 (VIOLATED)
_22284_/ZN                             23.23   34.44  -11.21 (VIOLATED)
_27522_/ZN                             23.23   34.29  -11.06 (VIOLATED)
_22089_/ZN                             23.23   33.79  -10.56 (VIOLATED)
_18471_/ZN                             25.33   35.79  -10.46 (VIOLATED)
_18225_/ZN                             26.02   36.40  -10.38 (VIOLATED)
_18429_/ZN                             26.02   36.02  -10.00 (VIOLATED)
_24776_/ZN                             16.02   25.96   -9.94 (VIOLATED)
_19731_/ZN                             26.02   35.81   -9.80 (VIOLATED)
_18977_/ZN                             26.02   35.80   -9.79 (VIOLATED)
_22133_/ZN                             23.23   32.97   -9.74 (VIOLATED)
_22052_/ZN                             23.23   32.85   -9.62 (VIOLATED)
_19924_/ZN                             25.33   34.60   -9.27 (VIOLATED)
_18358_/ZN                             25.33   34.56   -9.23 (VIOLATED)
_19183_/ZN                             26.70   35.36   -8.66 (VIOLATED)
_22911_/ZN                             10.47   19.10   -8.62 (VIOLATED)
_18303_/ZN                             25.33   33.89   -8.56 (VIOLATED)
_22363_/ZN                             26.05   34.35   -8.29 (VIOLATED)
_18615_/ZN                             28.99   37.12   -8.13 (VIOLATED)
_19863_/ZN                             25.33   33.46   -8.13 (VIOLATED)
_19553_/ZN                             26.02   34.11   -8.10 (VIOLATED)
_19370_/ZN                             26.02   34.02   -8.01 (VIOLATED)
_25831_/ZN                             10.47   17.89   -7.42 (VIOLATED)
_18417_/ZN                             26.02   33.34   -7.32 (VIOLATED)
_20890_/ZN                             16.02   22.36   -6.34 (VIOLATED)
_18215_/ZN                             26.02   31.84   -5.82 (VIOLATED)
_20319_/Z                              25.33   31.14   -5.81 (VIOLATED)
_20147_/ZN                             10.47   16.17   -5.70 (VIOLATED)
_18055_/ZN                             28.99   34.69   -5.69 (VIOLATED)
_19781_/ZN                             25.33   30.97   -5.64 (VIOLATED)
_23322_/ZN                             10.47   15.95   -5.47 (VIOLATED)
_18028_/ZN                             26.02   31.31   -5.29 (VIOLATED)
_22301_/ZN                             10.47   15.73   -5.26 (VIOLATED)
_20318_/Z                              25.33   30.35   -5.03 (VIOLATED)
_19421_/ZN                             25.33   29.98   -4.65 (VIOLATED)
_17534_/ZN                             13.81   18.05   -4.25 (VIOLATED)
_19965_/ZN                             25.33   29.51   -4.18 (VIOLATED)
_22868_/ZN                             10.47   14.58   -4.11 (VIOLATED)
_19681_/ZN                             25.33   29.19   -3.86 (VIOLATED)
_19384_/ZN                             26.70   30.36   -3.66 (VIOLATED)
_17229_/ZN                             16.02   19.62   -3.60 (VIOLATED)
_23513_/ZN                             13.81   17.37   -3.56 (VIOLATED)
_18603_/ZN                             26.02   29.39   -3.37 (VIOLATED)
_22360_/ZN                             10.47   13.48   -3.01 (VIOLATED)
_20352_/ZN                             16.02   18.87   -2.84 (VIOLATED)
_23367_/ZN                             16.02   18.51   -2.49 (VIOLATED)
_21844_/ZN                             10.47   12.59   -2.12 (VIOLATED)
_27336_/ZN                             25.33   27.24   -1.91 (VIOLATED)
_20148_/ZN                             10.47   11.97   -1.50 (VIOLATED)
_17917_/ZN                             25.33   26.63   -1.30 (VIOLATED)
_22831_/ZN                             10.47   11.30   -0.83 (VIOLATED)
_17872_/ZN                             25.33   26.13   -0.80 (VIOLATED)
_21836_/ZN                             10.47   11.02   -0.55 (VIOLATED)
_22195_/ZN                             16.02   16.30   -0.27 (VIOLATED)
_26507_/ZN                             13.01   13.13   -0.12 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.058468788862228394

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2945

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-15.058971405029297

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6482

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 63

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1107

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 388

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.02    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.04    0.30 ^ _16566_/Z (BUF_X4)
   0.09    0.39 ^ _18246_/Z (BUF_X1)
   0.11    0.50 ^ _18247_/Z (BUF_X1)
   0.06    0.56 v _18547_/Z (MUX2_X1)
   0.06    0.62 v _18548_/Z (MUX2_X1)
   0.06    0.68 v _18549_/Z (MUX2_X1)
   0.07    0.75 v _18550_/Z (MUX2_X1)
   0.11    0.85 ^ _18551_/ZN (AOI21_X2)
   0.06    0.92 ^ _20617_/Z (MUX2_X1)
   0.06    0.98 ^ _20618_/Z (BUF_X1)
   0.09    1.07 ^ _21003_/Z (BUF_X1)
   0.03    1.10 v _21004_/ZN (NAND2_X1)
   0.11    1.21 v _30213_/S (FA_X1)
   0.13    1.33 ^ _30215_/S (FA_X1)
   0.09    1.43 v _30218_/S (FA_X1)
   0.11    1.54 v _30223_/S (FA_X1)
   0.12    1.66 ^ _30227_/S (FA_X1)
   0.09    1.74 v _30228_/S (FA_X1)
   0.02    1.76 ^ _21504_/ZN (INV_X1)
   0.05    1.81 ^ _30540_/S (HA_X1)
   0.04    1.85 ^ _23604_/Z (BUF_X1)
   0.02    1.88 v _23632_/ZN (NAND3_X1)
   0.07    1.95 ^ _23633_/ZN (NOR3_X1)
   0.02    1.97 v _23682_/ZN (NOR2_X1)
   0.05    2.02 ^ _23683_/ZN (AOI21_X2)
   0.07    2.10 ^ _23908_/ZN (AND4_X1)
   0.01    2.11 v _23966_/ZN (NOR2_X1)
   0.08    2.19 ^ _23969_/ZN (AOI221_X2)
   0.05    2.25 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.30 ^ _23971_/Z (MUX2_X1)
   0.03    2.33 v _23972_/ZN (AOI221_X2)
   0.09    2.42 ^ _23981_/ZN (NOR4_X2)
   0.05    2.48 ^ _23982_/Z (BUF_X2)
   0.02    2.50 v _24464_/ZN (OAI21_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4965

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3380

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.538955

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.44e-03   1.56e-04   1.27e-02  16.4%
Combinational          2.98e-02   3.42e-02   4.29e-04   6.45e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.60e-02   5.85e-04   7.75e-02 100.0%
                          52.8%      46.5%       0.8%
