\hypertarget{struct_f_b___mem_map}{}\section{F\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_f_b___mem_map}\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_f_b___mem_map_aa59ea1aff2f195dc7d41ef8611884381}{CSAR}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_f_b___mem_map_a02c1e1542339e83d168a52e763f60228}{CSMR}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_f_b___mem_map_a7a1e48a5fde6382a076243009f5c0846}{CSCR}\\
\} \hyperlink{struct_f_b___mem_map_a4391acbc12cf84dd0dd3926949ac7976}{CS} \mbox{[}6\mbox{]}\\

\end{tabbing}\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_f_b___mem_map_a16a3f61c174bd6978f483ee0de4e9240}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}24\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_b___mem_map_a7876f1f5e2d0718968b09242af73b600}{C\+S\+P\+M\+CR}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_f_b___mem_map_aa59ea1aff2f195dc7d41ef8611884381}{CSAR}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_f_b___mem_map_a02c1e1542339e83d168a52e763f60228}{CSMR}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_f_b___mem_map_a7a1e48a5fde6382a076243009f5c0846}{CSCR}\\
\} \hyperlink{struct_f_b___mem_map_a070743eac7a6b7f9fdcdfeac7b1d543e}{CS} \mbox{[}6\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_f_b___mem_map_aa59ea1aff2f195dc7d41ef8611884381}{CSAR}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_f_b___mem_map_a02c1e1542339e83d168a52e763f60228}{CSMR}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_f_b___mem_map_a7a1e48a5fde6382a076243009f5c0846}{CSCR}\\
\} \hyperlink{struct_f_b___mem_map_a01b761d3509ca5c5edb785692645a257}{CS} \mbox{[}6\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
FB -\/ Peripheral register structure 

Definition at line 4512 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!CS@{CS}}
\index{CS@{CS}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{CS}{CS}}]{\setlength{\rightskip}{0pt plus 5cm}struct \{ ... \}   F\+B\+\_\+\+Mem\+Map\+::\+CS\mbox{[}6\mbox{]}}\hypertarget{struct_f_b___mem_map_a4391acbc12cf84dd0dd3926949ac7976}{}\label{struct_f_b___mem_map_a4391acbc12cf84dd0dd3926949ac7976}
\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!CS@{CS}}
\index{CS@{CS}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{CS}{CS}}]{\setlength{\rightskip}{0pt plus 5cm}struct \{ ... \}   F\+B\+\_\+\+Mem\+Map\+::\+CS\mbox{[}6\mbox{]}}\hypertarget{struct_f_b___mem_map_a070743eac7a6b7f9fdcdfeac7b1d543e}{}\label{struct_f_b___mem_map_a070743eac7a6b7f9fdcdfeac7b1d543e}
\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!CS@{CS}}
\index{CS@{CS}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{CS}{CS}}]{\setlength{\rightskip}{0pt plus 5cm}struct \{ ... \}   F\+B\+\_\+\+Mem\+Map\+::\+CS\mbox{[}6\mbox{]}}\hypertarget{struct_f_b___mem_map_a01b761d3509ca5c5edb785692645a257}{}\label{struct_f_b___mem_map_a01b761d3509ca5c5edb785692645a257}
\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!C\+S\+AR@{C\+S\+AR}}
\index{C\+S\+AR@{C\+S\+AR}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+S\+AR}{CSAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+B\+\_\+\+Mem\+Map\+::\+C\+S\+AR}\hypertarget{struct_f_b___mem_map_aa59ea1aff2f195dc7d41ef8611884381}{}\label{struct_f_b___mem_map_aa59ea1aff2f195dc7d41ef8611884381}
Chip select address register, array offset\+: 0x0, array step\+: 0xC 

Definition at line 4514 of file M\+K20\+D7.\+h.

\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!C\+S\+CR@{C\+S\+CR}}
\index{C\+S\+CR@{C\+S\+CR}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+S\+CR}{CSCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+B\+\_\+\+Mem\+Map\+::\+C\+S\+CR}\hypertarget{struct_f_b___mem_map_a7a1e48a5fde6382a076243009f5c0846}{}\label{struct_f_b___mem_map_a7a1e48a5fde6382a076243009f5c0846}
Chip select control register, array offset\+: 0x8, array step\+: 0xC 

Definition at line 4516 of file M\+K20\+D7.\+h.

\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!C\+S\+MR@{C\+S\+MR}}
\index{C\+S\+MR@{C\+S\+MR}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+S\+MR}{CSMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+B\+\_\+\+Mem\+Map\+::\+C\+S\+MR}\hypertarget{struct_f_b___mem_map_a02c1e1542339e83d168a52e763f60228}{}\label{struct_f_b___mem_map_a02c1e1542339e83d168a52e763f60228}
Chip select mask register, array offset\+: 0x4, array step\+: 0xC 

Definition at line 4515 of file M\+K20\+D7.\+h.

\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!C\+S\+P\+M\+CR@{C\+S\+P\+M\+CR}}
\index{C\+S\+P\+M\+CR@{C\+S\+P\+M\+CR}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+S\+P\+M\+CR}{CSPMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+B\+\_\+\+Mem\+Map\+::\+C\+S\+P\+M\+CR}\hypertarget{struct_f_b___mem_map_a7876f1f5e2d0718968b09242af73b600}{}\label{struct_f_b___mem_map_a7876f1f5e2d0718968b09242af73b600}
Chip select port multiplexing control register, offset\+: 0x60 

Definition at line 4519 of file M\+K20\+D7.\+h.

\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED_0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} F\+B\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}\hypertarget{struct_f_b___mem_map_a16a3f61c174bd6978f483ee0de4e9240}{}\label{struct_f_b___mem_map_a16a3f61c174bd6978f483ee0de4e9240}


Definition at line 4518 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
