$date
	Tue Oct 20 19:51:21 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 16 ! ddataout [15:0] $end
$var wire 4 " opcode [3:0] $end
$var wire 8 # operand [7:0] $end
$var wire 8 $ pcout [7:0] $end
$var wire 1 % we $end
$var reg 1 & clk $end
$var reg 1 ' rst_n $end
$scope module amb_1 $end
$var wire 1 ( accout $end
$var wire 16 ) alu_b [15:0] $end
$var wire 16 * alu_y [15:0] $end
$var wire 1 + clk $end
$var wire 3 , com [2:0] $end
$var wire 16 - ddatain [15:0] $end
$var wire 1 . op_addi $end
$var wire 1 / op_bez $end
$var wire 1 0 op_bnz $end
$var wire 1 1 op_st $end
$var wire 4 2 opcode [3:0] $end
$var wire 8 3 operand [7:0] $end
$var wire 1 4 pcout $end
$var wire 1 5 rst_n $end
$var wire 1 % we $end
$var reg 16 6 accum [15:0] $end
$var reg 8 7 pc [7:0] $end
$scope module alu_1 $end
$var wire 16 8 a [15:0] $end
$var wire 16 9 b [15:0] $end
$var wire 3 : s [2:0] $end
$var wire 16 ; y [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ;
b1 :
b0 9
b0 8
b0 7
b0 6
05
04
b0 3
b1 2
01
00
0/
0.
b0 -
b1 ,
0+
b0 *
b0 )
0(
0'
0&
0%
b0 $
b0 #
b1 "
b0 !
$end
#5000
1&
1+
#10000
0&
0+
#12000
1'
15
#15000
b100 *
b100 ;
b110 ,
b110 :
b100 )
b100 9
14
b110 "
b110 2
b100 -
b1 #
b1 3
b1 7
b1 $
1&
1+
#20000
0&
0+
#25000
b0 ,
b0 :
b0 )
b0 9
04
11
1%
b1000 "
b1000 2
b0 -
b0 #
b0 3
b100 6
b100 !
b100 8
b10 7
b10 $
1&
1+
#30000
0&
0+
#35000
b11 *
b11 ;
b1 ,
b1 :
14
01
0%
b1 "
b1 2
b10 #
b10 3
b11 7
b11 $
b11 )
b11 9
b11 -
1&
1+
#40000
0&
0+
#45000
b10 *
b10 ;
b110 ,
b110 :
b1111111111111111 )
b1111111111111111 9
1(
04
1.
b1110 "
b1110 2
bx -
b11111111 #
b11111111 3
b11 6
b11 !
b11 8
b100 7
b100 $
1&
1+
#50000
0&
0+
#55000
b0 ,
b0 :
b11 )
b11 9
14
11
1%
0.
b1000 "
b1000 2
b11 -
b10 #
b10 3
0(
b101 7
b101 $
b10 6
b10 !
b10 8
1&
1+
#60000
0&
0+
#65000
b0 *
b0 ;
b10 ,
b10 :
04
01
0%
10
b1010 "
b1010 2
b0 #
b0 3
b110 7
b110 $
b100 )
b100 9
b100 -
1&
1+
#70000
0&
0+
#75000
b100 *
b100 ;
b1 ,
b1 :
00
b1 "
b1 2
b0 7
b0 $
1&
1+
#80000
0&
0+
#85000
b1000 *
b1000 ;
b110 ,
b110 :
14
b110 "
b110 2
b1 #
b1 3
b100 6
b100 !
b100 8
b1 7
b1 $
1&
1+
#90000
0&
0+
#95000
b0 ,
b0 :
04
11
1%
b1000 "
b1000 2
b0 #
b0 3
b10 7
b10 $
b1000 6
b1000 !
b1000 8
1&
1+
#100000
0&
0+
#105000
b10 *
b10 ;
b1 ,
b1 :
14
01
0%
b1 "
b1 2
b10 #
b10 3
b11 7
b11 $
b10 )
b10 9
b10 -
1&
1+
#110000
0&
0+
#115000
b1 *
b1 ;
b110 ,
b110 :
b1111111111111111 )
b1111111111111111 9
04
1.
b1110 "
b1110 2
bx -
b11111111 #
b11111111 3
b100 7
b100 $
b10 6
b10 !
b10 8
1&
1+
#120000
0&
0+
#125000
b0 ,
b0 :
b10 )
b10 9
1(
14
11
1%
0.
b1000 "
b1000 2
b10 -
b10 #
b10 3
b1 6
b1 !
b1 8
b101 7
b101 $
1&
1+
#130000
0&
0+
#135000
b0 *
b0 ;
b10 ,
b10 :
04
01
0%
10
b1010 "
b1010 2
b0 #
b0 3
b110 7
b110 $
b1000 )
b1000 9
b1000 -
1&
1+
#140000
0&
0+
#145000
b1000 *
b1000 ;
b1 ,
b1 :
00
b1 "
b1 2
b0 7
b0 $
1&
1+
#150000
0&
0+
#155000
b1100 *
b1100 ;
b110 ,
b110 :
b100 )
b100 9
14
b110 "
b110 2
b100 -
b1 #
b1 3
0(
b1 7
b1 $
b1000 6
b1000 !
b1000 8
1&
1+
#160000
0&
0+
#165000
b0 ,
b0 :
b1000 )
b1000 9
04
11
1%
b1000 "
b1000 2
b1000 -
b0 #
b0 3
b1100 6
b1100 !
b1100 8
b10 7
b10 $
1&
1+
#170000
0&
0+
#175000
b1 *
b1 ;
b1 ,
b1 :
14
01
0%
b1 "
b1 2
b10 #
b10 3
b11 7
b11 $
b1 )
b1 9
b1 -
1&
1+
#180000
0&
0+
#185000
b0 *
b0 ;
b110 ,
b110 :
b1111111111111111 )
b1111111111111111 9
1(
04
1.
b1110 "
b1110 2
bx -
b11111111 #
b11111111 3
b1 6
b1 !
b1 8
b100 7
b100 $
1&
1+
#190000
0&
0+
#195000
b0 ,
b0 :
b1 )
b1 9
14
11
1%
0.
b1000 "
b1000 2
b1 -
b10 #
b10 3
0(
b101 7
b101 $
b0 6
b0 !
b0 8
1&
1+
#200000
0&
0+
#205000
b10 ,
b10 :
04
01
0%
10
b1010 "
b1010 2
b0 #
b0 3
b110 7
b110 $
b1100 )
b1100 9
b1100 -
1&
1+
#210000
0&
0+
#215000
bx *
bx ;
b1 ,
b1 :
bx )
bx 9
14
1/
00
b1001 "
b1001 2
bx -
b111 #
b111 3
b111 7
b111 $
1&
1+
#220000
0&
0+
#225000
1&
1+
#230000
0&
0+
#235000
1&
1+
#240000
0&
0+
#245000
1&
1+
#250000
0&
0+
#255000
1&
1+
#260000
0&
0+
#265000
1&
1+
#270000
0&
0+
#275000
1&
1+
#280000
0&
0+
#285000
1&
1+
#290000
0&
0+
#295000
1&
1+
#300000
0&
0+
#305000
1&
1+
#310000
0&
0+
#312000
