

================================================================
== Vitis HLS Report for 'dut_Pipeline_WRITE_LOOP'
================================================================
* Date:           Thu Dec 19 08:56:14 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  3.368 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.297 us|  0.297 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_LOOP  |       33|       33|         4|          2|          1|    16|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|      75|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      75|    109|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_82_p2          |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_76_p2         |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  27|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x       |   9|          2|    5|         10|
    |strm_out_blk_n           |   9|          2|    1|          2|
    |strm_out_din             |  14|          3|   32|         96|
    |x_5_fu_44                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         18|   47|        127|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln32_reg_119            |   1|   0|    1|          0|
    |p_Result_14_1_reg_133        |  32|   0|   32|          0|
    |trunc_ln674_reg_128          |  32|   0|   32|          0|
    |x_5_fu_44                    |   5|   0|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  75|   0|   75|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|strm_out_din                |  out|   32|     ap_fifo|                 strm_out|       pointer|
|strm_out_full_n             |   in|    1|     ap_fifo|                 strm_out|       pointer|
|strm_out_write              |  out|    1|     ap_fifo|                 strm_out|       pointer|
|num_digits_data_V_address0  |  out|    5|   ap_memory|        num_digits_data_V|         array|
|num_digits_data_V_ce0       |  out|    1|   ap_memory|        num_digits_data_V|         array|
|num_digits_data_V_q0        |   in|   64|   ap_memory|        num_digits_data_V|         array|
+----------------------------+-----+-----+------------+-------------------------+--------------+

