// Seed: 2856063198
module module_0;
  assign module_1.id_7 = 0;
  id_1 :
  assert property (@(posedge id_1) 1'b0)
  else begin : LABEL_0
    id_1 <= id_1;
    id_1 <= 1;
  end
  assign id_1 = id_1;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  wire  id_3,
    input  wand  id_4
);
  always @(negedge id_0) id_2 = 1'b0;
  wire id_6;
  assign id_2 = id_4;
  supply0 id_7 = 1;
  assign id_7 = id_4 == 1;
  assign id_7 = 1;
  module_0 modCall_1 ();
  final $display;
  wire id_8, id_9;
  wire id_10;
endmodule
