HPCA-bp-1 | Fine-Grain Software Distributed Shared Memory on SMP Clusters | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-1 Fine-Grain Software Distributed Shared Memory on SMP Clusters | 
HPCA-bp-2 | Performance Characterization of the Pentium(r) Pro Processor | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-2 Performance Characterization of the Pentium(r) Pro Processor | 
HPCA-bp-3 | Limits on the Performance of Software Shared Memory: A Layered Approach | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-3 Limits on the Performance of Software Shared Memory: A Layered Approach | 
HPCA-bp-4 | Predictive Sequential Associative Cache | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-4 Predictive Sequential Associative Cache | 
HPCA-bp-5 | Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC Workloads | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-5 Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC Workloads | 
HPCA-bp-6 | Decoupled Vector Architectures | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-6 Decoupled Vector Architectures | 
HPCA-bp-7 | Register organization for media processing | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-7 Register organization for media processing | 
HPCA-bp-8 | Impulse: Building a Smarter Memory Controller | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-8 Impulse: Building a Smarter Memory Controller | 
HPCA-bp-9 | A prefetching technique for irregular accesses to linked data structures | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-9 A prefetching technique for irregular accesses to linked data structures | 
HPCA-bp-10 | The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-10 The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization | 
HPCA-bp-11 | Hardware for Speculative Run-Time Parallelization in Distributed Shared-Memory Multiprocessors | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-11 Hardware for Speculative Run-Time Parallelization in Distributed Shared-Memory Multiprocessors | 
HPCA-bp-12 | Efficiently Adapting to Sharing Patterns in Software DSMs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-12 Efficiently Adapting to Sharing Patterns in Software DSMs | 
HPCA-bp-13 | A Statistically Rigorous Approach for Improving Simulation Methodology | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-13 A Statistically Rigorous Approach for Improving Simulation Methodology | 
HPCA-bp-14 | Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-14 Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation | 
HPCA-bp-15 | Evaluation of a Multithreaded Architecture for Cellular Computing | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-15 Evaluation of a Multithreaded Architecture for Cellular Computing | 
HPCA-bp-16 | TCP: Tag Correlating Prefetchers | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-16 TCP: Tag Correlating Prefetchers | 
HPCA-bp-17 | Reconsidering Complex Branch Predictors | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-17 Reconsidering Complex Branch Predictors | 
HPCA-bp-18 | Power-Aware Control Speculation through Selective Throttling | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-18 Power-Aware Control Speculation through Selective Throttling | 
HPCA-bp-19 | Dynamic Cluster Assignment Mechanisms | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-19 Dynamic Cluster Assignment Mechanisms | 
HPCA-bp-20 | Flit-Reservation Flow Control | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-20 Flit-Reservation Flow Control | 
HPCA-bp-21 | Modified LRU Policies for Improving Second-Level Cache Behavior | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-21 Modified LRU Policies for Improving Second-Level Cache Behavior | 
HPCA-bp-22 | DRAM Energy Management Using Software and Hardware Directed Power Mode Control | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-22 DRAM Energy Management Using Software and Hardware Directed Power Mode Control | 
HPCA-bp-23 | An Architectural Evaluation of Java TPC-W | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-23 An Architectural Evaluation of Java TPC-W | 
HPCA-bp-24 | Dynamic Prediction of Critical Path Instructions | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-24 Dynamic Prediction of Critical Path Instructions | 
HPCA-bp-25 | LogTM: log-based transactional memory | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-25 LogTM: log-based transactional memory | 
HPCA-bp-26 | CMP design space exploration subject to physical constraints | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-26 CMP design space exploration subject to physical constraints | 
HPCA-bp-27 | The common case transactional behavior of multithreaded programs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-27 The common case transactional behavior of multithreaded programs | 
HPCA-bp-28 | Concurrent Direct Network Access for Virtual Machine Monitors | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-28 Concurrent Direct Network Access for Virtual Machine Monitors | 
HPCA-bp-29 | 13st International Conference on High-Performance Computer Architecture (HPCA-13 2007), 10-14 February 2007, Phoenix, Arizona, USA | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-29 13st International Conference on High-Performance Computer Architecture (HPCA-13 2007), 10-14 February 2007, Phoenix, Arizona, USA | 
HPCA-bp-30 | Raising the Level of Programming Abstraction in Scalable Programming Models | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-30 Raising the Level of Programming Abstraction in Scalable Programming Models | 
HPCA-bp-31 | Using perceptron-based branch confidence estimation for speculation control | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-31 Using perceptron-based branch confidence estimation for speculation control | 
HPCA-bp-32 | Low-overhead debugging via flexible dynamic in-strumentation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-32 Low-overhead debugging via flexible dynamic in-strumentation | 
HPCA-bp-33 | Unbounded Transactional Memory | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-33 Unbounded Transactional Memory | 
HPCA-bp-34 | Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-34 Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors | 
HPCA-bp-35 | Enterprise IT Trends and Implications on System Architecture Research | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-35 Enterprise IT Trends and Implications on System Architecture Research | 
HPCA-bp-36 | System level analysis of fast, per-core DVFS using on-chip switching regulators | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-36 System level analysis of fast, per-core DVFS using on-chip switching regulators | 
HPCA-bp-37 | Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-37 Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems | 
HPCA-bp-38 | Cluster-level feedback power control for performance optimization | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-38 Cluster-level feedback power control for performance optimization | 
HPCA-bp-39 | A novel architecture of the 3D stacked MRAM L2 cache for CMPs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-39 A novel architecture of the 3D stacked MRAM L2 cache for CMPs | 
HPCA-bp-40 | Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-40 Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs | 
HPCA-bp-41 | Express Cube Topologies for on-Chip Interconnects | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-41 Express Cube Topologies for on-Chip Interconnects | 
HPCA-bp-42 | A low-radix and low-diameter 3D interconnection network design | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-42 A low-radix and low-diameter 3D interconnection network design | 
HPCA-bp-43 | Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-43 Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems | 
HPCA-bp-44 | Voltage emergency prediction: Using signatures to reduce operating margins | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-44 Voltage emergency prediction: Using signatures to reduce operating margins | 
HPCA-bp-45 | Relaxing non-volatility for fast and energy-efficient STT-RAM caches | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-45 Relaxing non-volatility for fast and energy-efficient STT-RAM caches | 
HPCA-bp-46 | Calvin: Deterministic or not? Free will to choose | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-46 Calvin: Deterministic or not? Free will to choose | 
HPCA-bp-47 | Cuckoo directory: A scalable directory for many-core systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-47 Cuckoo directory: A scalable directory for many-core systems | 
HPCA-bp-48 | SolarCore: Solar energy driven multi-core architecture power management | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-48 SolarCore: Solar energy driven multi-core architecture power management | 
HPCA-bp-49 | Fast thread migration via cache working set prediction | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-49 Fast thread migration via cache working set prediction | 
HPCA-bp-50 | Data-triggered threads: Eliminating redundant computation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-50 Data-triggered threads: Eliminating redundant computation | 
HPCA-bp-51 | Graphite: A distributed parallel simulator for multicores | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-51 Graphite: A distributed parallel simulator for multicores | 
HPCA-bp-52 | ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-52 ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers | 
HPCA-bp-53 | An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-53 An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth | 
HPCA-bp-54 | Operating system support for overlapping-ISA heterogeneous multi-core architectures | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-54 Operating system support for overlapping-ISA heterogeneous multi-core architectures | 
HPCA-bp-55 | Scalable architectural support for trusted software | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-55 Scalable architectural support for trusted software | 
HPCA-bp-56 | Value Based BTB Indexing for indirect jump prediction | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-56 Value Based BTB Indexing for indirect jump prediction | 
HPCA-bp-57 | 19th IEEE International Symposium on High Performance Computer Architecture, HPCA 2013, Shenzhen, China, February 23-27, 2013 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-57 19th IEEE International Symposium on High Performance Computer Architecture, HPCA 2013, Shenzhen, China, February 23-27, 2013 | 
HPCA-bp-58 | Computational sprinting | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-58 Computational sprinting | 
HPCA-bp-59 | π-TM: Pessimistic invalidation for scalable lazy hardware transactional memory. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-59 π-TM: Pessimistic invalidation for scalable lazy hardware transactional memory. | 
HPCA-bp-60 | Power balanced pipelines | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-60 Power balanced pipelines | 
HPCA-bp-61 | Flexible register management using reference counting | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=HPCA-bp-61 Flexible register management using reference counting | 
