ARM GAS  C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_ADC_MspInit:
  93              	.LVL0:
  94              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 87 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 32
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 87 1 is_stmt 0 view .LVU15
 100 0000 00B5     		push	{lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 4
 103              		.cfi_offset 14, -4
 104 0002 89B0     		sub	sp, sp, #36
 105              	.LCFI3:
 106              		.cfi_def_cfa_offset 40
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 107              		.loc 1 88 3 is_stmt 1 view .LVU16
 108              		.loc 1 88 20 is_stmt 0 view .LVU17
 109 0004 0023     		movs	r3, #0
 110 0006 0393     		str	r3, [sp, #12]
 111 0008 0493     		str	r3, [sp, #16]
 112 000a 0593     		str	r3, [sp, #20]
 113 000c 0693     		str	r3, [sp, #24]
 114 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 115              		.loc 1 89 3 is_stmt 1 view .LVU18
 116              		.loc 1 89 10 is_stmt 0 view .LVU19
 117 0010 0268     		ldr	r2, [r0]
 118              		.loc 1 89 5 view .LVU20
 119 0012 03F18043 		add	r3, r3, #1073741824
 120 0016 03F59033 		add	r3, r3, #73728
 121 001a 9A42     		cmp	r2, r3
 122 001c 02D0     		beq	.L8
 123              	.LVL1:
 124              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 100:Core/Src/stm32f4xx_hal_msp.c ****     */
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = MQ_ANALOG_IN_Pin;
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(MQ_ANALOG_IN_GPIO_Port, &GPIO_InitStruct);
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 107:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s 			page 5


 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 109:Core/Src/stm32f4xx_hal_msp.c ****   }
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c **** }
 125              		.loc 1 111 1 view .LVU21
 126 001e 09B0     		add	sp, sp, #36
 127              	.LCFI4:
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 4
 130              		@ sp needed
 131 0020 5DF804FB 		ldr	pc, [sp], #4
 132              	.LVL2:
 133              	.L8:
 134              	.LCFI5:
 135              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 136              		.loc 1 95 5 is_stmt 1 view .LVU22
 137              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 138              		.loc 1 95 5 view .LVU23
 139 0024 0022     		movs	r2, #0
 140 0026 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 141              		.loc 1 95 5 view .LVU24
 142 0028 03F58C33 		add	r3, r3, #71680
 143 002c 596C     		ldr	r1, [r3, #68]
 144 002e 41F48071 		orr	r1, r1, #256
 145 0032 5964     		str	r1, [r3, #68]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 146              		.loc 1 95 5 view .LVU25
 147 0034 596C     		ldr	r1, [r3, #68]
 148 0036 01F48071 		and	r1, r1, #256
 149 003a 0191     		str	r1, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 150              		.loc 1 95 5 view .LVU26
 151 003c 0199     		ldr	r1, [sp, #4]
 152              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 95 5 view .LVU27
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 154              		.loc 1 97 5 view .LVU28
 155              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 156              		.loc 1 97 5 view .LVU29
 157 003e 0292     		str	r2, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 158              		.loc 1 97 5 view .LVU30
 159 0040 196B     		ldr	r1, [r3, #48]
 160 0042 41F00101 		orr	r1, r1, #1
 161 0046 1963     		str	r1, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 162              		.loc 1 97 5 view .LVU31
 163 0048 1B6B     		ldr	r3, [r3, #48]
 164 004a 03F00103 		and	r3, r3, #1
 165 004e 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166              		.loc 1 97 5 view .LVU32
ARM GAS  C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s 			page 6


 167 0050 029B     		ldr	r3, [sp, #8]
 168              	.LBE5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 97 5 view .LVU33
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 170              		.loc 1 101 5 view .LVU34
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 171              		.loc 1 101 25 is_stmt 0 view .LVU35
 172 0052 0423     		movs	r3, #4
 173 0054 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 102 5 is_stmt 1 view .LVU36
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 102 26 is_stmt 0 view .LVU37
 176 0056 0323     		movs	r3, #3
 177 0058 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(MQ_ANALOG_IN_GPIO_Port, &GPIO_InitStruct);
 178              		.loc 1 103 5 is_stmt 1 view .LVU38
 103:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(MQ_ANALOG_IN_GPIO_Port, &GPIO_InitStruct);
 179              		.loc 1 103 26 is_stmt 0 view .LVU39
 180 005a 0592     		str	r2, [sp, #20]
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 181              		.loc 1 104 5 is_stmt 1 view .LVU40
 182 005c 03A9     		add	r1, sp, #12
 183 005e 0248     		ldr	r0, .L9
 184              	.LVL3:
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 185              		.loc 1 104 5 is_stmt 0 view .LVU41
 186 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 187              	.LVL4:
 188              		.loc 1 111 1 view .LVU42
 189 0064 DBE7     		b	.L5
 190              	.L10:
 191 0066 00BF     		.align	2
 192              	.L9:
 193 0068 00000240 		.word	1073872896
 194              		.cfi_endproc
 195              	.LFE131:
 197              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 198              		.align	1
 199              		.global	HAL_ADC_MspDeInit
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu fpv4-sp-d16
 205              	HAL_ADC_MspDeInit:
 206              	.LVL5:
 207              	.LFB132:
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c **** /**
 114:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 115:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 116:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 117:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 118:Core/Src/stm32f4xx_hal_msp.c **** */
 119:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 120:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s 			page 7


 208              		.loc 1 120 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 120 1 is_stmt 0 view .LVU44
 213 0000 08B5     		push	{r3, lr}
 214              	.LCFI6:
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 3, -8
 217              		.cfi_offset 14, -4
 121:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 218              		.loc 1 121 3 is_stmt 1 view .LVU45
 219              		.loc 1 121 10 is_stmt 0 view .LVU46
 220 0002 0268     		ldr	r2, [r0]
 221              		.loc 1 121 5 view .LVU47
 222 0004 064B     		ldr	r3, .L15
 223 0006 9A42     		cmp	r2, r3
 224 0008 00D0     		beq	.L14
 225              	.LVL6:
 226              	.L11:
 122:Core/Src/stm32f4xx_hal_msp.c ****   {
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 126:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 130:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 131:Core/Src/stm32f4xx_hal_msp.c ****     */
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(MQ_ANALOG_IN_GPIO_Port, MQ_ANALOG_IN_Pin);
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 137:Core/Src/stm32f4xx_hal_msp.c ****   }
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c **** }
 227              		.loc 1 139 1 view .LVU48
 228 000a 08BD     		pop	{r3, pc}
 229              	.LVL7:
 230              	.L14:
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 231              		.loc 1 127 5 is_stmt 1 view .LVU49
 232 000c 054A     		ldr	r2, .L15+4
 233 000e 536C     		ldr	r3, [r2, #68]
 234 0010 23F48073 		bic	r3, r3, #256
 235 0014 5364     		str	r3, [r2, #68]
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 236              		.loc 1 132 5 view .LVU50
 237 0016 0421     		movs	r1, #4
 238 0018 0348     		ldr	r0, .L15+8
 239              	.LVL8:
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 240              		.loc 1 132 5 is_stmt 0 view .LVU51
 241 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 242              	.LVL9:
ARM GAS  C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s 			page 8


 243              		.loc 1 139 1 view .LVU52
 244 001e F4E7     		b	.L11
 245              	.L16:
 246              		.align	2
 247              	.L15:
 248 0020 00200140 		.word	1073815552
 249 0024 00380240 		.word	1073887232
 250 0028 00000240 		.word	1073872896
 251              		.cfi_endproc
 252              	.LFE132:
 254              		.text
 255              	.Letext0:
 256              		.file 2 "e:\\9 2020-q2-update\\arm-none-eabi\\include\\machine\\_default_types.h"
 257              		.file 3 "e:\\9 2020-q2-update\\arm-none-eabi\\include\\sys\\_stdint.h"
 258              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 259              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 260              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 261              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 262              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 263              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 264              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 265              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 266              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s:80     .text.HAL_MspInit:00000034 $d
C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s:85     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s:92     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s:193    .text.HAL_ADC_MspInit:00000068 $d
C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s:198    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s:205    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\zhuWenQ\AppData\Local\Temp\ccvFRDDh.s:248    .text.HAL_ADC_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
