
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3981 (open-tool-forge build) (git sha1 7d2097b0, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Executing script file `beaglewire.ys' --

1. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram_if'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v' to AST representation.
Storing AST representation for module `$abstract\serv_ctrl'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_params.vh
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_params.vh' to AST representation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_if'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v' to AST representation.
Storing AST representation for module `$abstract\serv_immdec'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_top'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v' to AST representation.
Storing AST representation for module `$abstract\serv_state'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_top'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v' to AST representation.
Storing AST representation for module `$abstract\serv_alu'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v' to AST representation.
Storing AST representation for module `$abstract\serv_decode'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v' to AST representation.
Storing AST representation for module `$abstract\serv_csr'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_mem_if'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v
Parsing Verilog input from `/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v' to AST representation.
Storing AST representation for module `$abstract\beaglewire'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v
Parsing Verilog input from `/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:97)
Storing AST representation for module `$abstract\gpmc_to_wishbone'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/omkar/Desktop/git_litex/build/beaglewire/gateware/top.v
Parsing Verilog input from `/home/omkar/Desktop/git_litex/build/beaglewire/gateware/top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

18. Executing ATTRMAP pass (move or copy attributes).

19. Executing SYNTH_ICE40 pass.

19.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

19.2. Executing HIERARCHY pass (managing design hierarchy).

19.3. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

19.3.1. Analyzing design hierarchy..
Top module:  \top

19.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\beaglewire'.
Generating RTLIL representation for module `\beaglewire'.
Parameter \ADDR_WIDTH = 16
Parameter \DATA_WIDTH = 16
Parameter \TARGET = 40'0100100101000011010001010011010000110000

19.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\gpmc_to_wishbone'.
Parameter \ADDR_WIDTH = 16
Parameter \DATA_WIDTH = 16
Parameter \TARGET = 40'0100100101000011010001010011010000110000
Generating RTLIL representation for module `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone'.

19.3.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \beaglewire
Used module:     $paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone
Parameter \RESET_PC = 32'10000000000001100000000000000000

19.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_top'.
Parameter \RESET_PC = 32'10000000000001100000000000000000
Generating RTLIL representation for module `$paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000'.

19.3.6. Analyzing design hierarchy..
Top module:  \top
Used module:     \beaglewire
Used module:         $paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000
Used module:     $paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone
Parameter \WITH_CSR = 1
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 32'10000000000001100000000000000000

19.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_top'.
Parameter \WITH_CSR = 1
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 32'10000000000001100000000000000000
Generating RTLIL representation for module `$paramod$e1c9047edce074ea70d2c9d0bcf82775e4e07be9\serv_top'.
Parameter \width = 2
Parameter \csr_regs = 4

19.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram'.
Parameter \width = 2
Parameter \csr_regs = 4
Generating RTLIL representation for module `$paramod\serv_rf_ram\width=2\csr_regs=4'.
Parameter \width = 2
Parameter \reset_strategy = 1296649801
Parameter \csr_regs = 4

19.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram_if'.
Parameter \width = 2
Parameter \reset_strategy = 1296649801
Parameter \csr_regs = 4
Generating RTLIL representation for module `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4'.

19.3.10. Analyzing design hierarchy..
Top module:  \top
Used module:     \beaglewire
Used module:         $paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000
Used module:             $paramod$e1c9047edce074ea70d2c9d0bcf82775e4e07be9\serv_top
Used module:             $paramod\serv_rf_ram\width=2\csr_regs=4
Used module:             $paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4
Used module:     $paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone

19.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_csr'.
Generating RTLIL representation for module `\serv_csr'.
Parameter \WITH_CSR = 1

19.3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_mem_if'.
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod\serv_mem_if\WITH_CSR=1'.
Parameter \WITH_CSR = 1

19.3.13. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_if'.
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod\serv_rf_if\WITH_CSR=1'.

19.3.14. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_alu'.
Generating RTLIL representation for module `\serv_alu'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 32'10000000000001100000000000000000
Parameter \WITH_CSR = 1

19.3.15. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_ctrl'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 32'10000000000001100000000000000000
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl'.

19.3.16. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg'.
Generating RTLIL representation for module `\serv_bufreg'.

19.3.17. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_immdec'.
Generating RTLIL representation for module `\serv_immdec'.

19.3.18. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_decode'.
Generating RTLIL representation for module `\serv_decode'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \WITH_CSR = 1

19.3.19. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_state'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1'.

19.3.20. Analyzing design hierarchy..
Top module:  \top
Used module:     \beaglewire
Used module:         $paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000
Used module:             $paramod$e1c9047edce074ea70d2c9d0bcf82775e4e07be9\serv_top
Used module:                 \serv_csr
Used module:                 $paramod\serv_mem_if\WITH_CSR=1
Used module:                 $paramod\serv_rf_if\WITH_CSR=1
Used module:                 \serv_alu
Used module:                 $paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl
Used module:                 \serv_bufreg
Used module:                 \serv_immdec
Used module:                 \serv_decode
Used module:                 $paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1
Used module:             $paramod\serv_rf_ram\width=2\csr_regs=4
Used module:             $paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4
Used module:     $paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone

19.3.21. Analyzing design hierarchy..
Top module:  \top
Used module:     \beaglewire
Used module:         $paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000
Used module:             $paramod$e1c9047edce074ea70d2c9d0bcf82775e4e07be9\serv_top
Used module:                 \serv_csr
Used module:                 $paramod\serv_mem_if\WITH_CSR=1
Used module:                 $paramod\serv_rf_if\WITH_CSR=1
Used module:                 \serv_alu
Used module:                 $paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl
Used module:                 \serv_bufreg
Used module:                 \serv_immdec
Used module:                 \serv_decode
Used module:                 $paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1
Used module:             $paramod\serv_rf_ram\width=2\csr_regs=4
Used module:             $paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4
Used module:     $paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone
Removing unused module `$abstract\top'.
Removing unused module `$abstract\gpmc_to_wishbone'.
Removing unused module `$abstract\beaglewire'.
Removing unused module `$abstract\serv_mem_if'.
Removing unused module `$abstract\serv_bufreg'.
Removing unused module `$abstract\serv_csr'.
Removing unused module `$abstract\serv_decode'.
Removing unused module `$abstract\serv_alu'.
Removing unused module `$abstract\serv_top'.
Removing unused module `$abstract\serv_rf_ram'.
Removing unused module `$abstract\serv_state'.
Removing unused module `$abstract\serv_rf_top'.
Removing unused module `$abstract\serv_immdec'.
Removing unused module `$abstract\serv_rf_if'.
Removing unused module `$abstract\serv_ctrl'.
Removing unused module `$abstract\serv_rf_ram_if'.
Removed 16 unused modules.

19.4. Executing PROC pass (convert processes to netlists).

19.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:180$2727'.
Found and cleaned up 1 empty switch in `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2704'.
Found and cleaned up 1 empty switch in `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:0$2517'.
Removing empty process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:0$2517'.
Found and cleaned up 1 empty switch in `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2508'.
Found and cleaned up 1 empty switch in `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2330'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$2279'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$2278'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5520$1583'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5506$1576'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5492$1569'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5478$1562'.
Found and cleaned up 17 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3885$1245'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3877$1244'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3861$1229'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3853$1228'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3837$1213'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3829$1212'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3813$1197'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3805$1196'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2750$963'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Found and cleaned up 6 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493'.
Cleaned up 44 empty switches.

19.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274$234 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143$223 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074$220 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026$217 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957$214 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909$211 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697$196 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566$185 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497$182 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449$179 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380$176 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332$173 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293 in module $paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:125$2292 in module $paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:112$2286 in module $paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.
Marked 66 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4107$1297 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4090$1290 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4073$1283 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4056$1276 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4039$1269 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4005$1267 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3991$1266 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3977$1265 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3963$1264 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3949$1263 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3935$1262 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3921$1261 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3780$1194 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3763$1193 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3746$1192 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3729$1191 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3712$1190 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3695$1189 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3678$1188 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3644$1186 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3627$1185 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3610$1184 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3593$1183 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3576$1182 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3559$1181 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3542$1180 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3525$1179 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3491$1177 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965 in module beaglewire.
Marked 3 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796 in module beaglewire.
Marked 5 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2287$600 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587 in module beaglewire.
Marked 5 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2136$570 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557 in module beaglewire.
Marked 5 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1985$540 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527 in module beaglewire.
Marked 5 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1834$510 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1598$476 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1579$474 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1546$462 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1516$451 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410 in module beaglewire.
Removed a total of 0 dead cases.

19.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 110 redundant assignments.
Promoted 720 assignments to connections.

19.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$170'.
  Set init value: \Q = 1'0
Found init rule in `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:0$2309'.
  Set init value: \address_bridge = 16'0000000000000000
  Set init value: \csn_bridge = 1'1
  Set init value: \wen_bridge = 1'1
  Set init value: \oen_bridge = 1'1
  Set init value: \gpmc_latch_ad = 16'0000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1315$2273'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1314$2272'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1313$2271'.
  Set init value: \array_muxed2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1312$2270'.
  Set init value: \array_muxed1 = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1311$2269'.
  Set init value: \array_muxed0 = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1310$2268'.
  Set init value: \rhs_array_muxed31 = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1309$2267'.
  Set init value: \rhs_array_muxed30 = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1308$2266'.
  Set init value: \rhs_array_muxed29 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1307$2265'.
  Set init value: \rhs_array_muxed28 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1306$2264'.
  Set init value: \rhs_array_muxed27 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1305$2263'.
  Set init value: \rhs_array_muxed26 = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1304$2262'.
  Set init value: \rhs_array_muxed25 = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1303$2261'.
  Set init value: \rhs_array_muxed24 = 30'000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1302$2260'.
  Set init value: \rhs_array_muxed23 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1301$2259'.
  Set init value: \rhs_array_muxed22 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1300$2258'.
  Set init value: \rhs_array_muxed21 = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1299$2257'.
  Set init value: \rhs_array_muxed20 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1298$2256'.
  Set init value: \rhs_array_muxed19 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1297$2255'.
  Set init value: \rhs_array_muxed18 = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1296$2254'.
  Set init value: \rhs_array_muxed17 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1295$2253'.
  Set init value: \rhs_array_muxed16 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1294$2252'.
  Set init value: \rhs_array_muxed15 = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1293$2251'.
  Set init value: \rhs_array_muxed14 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1292$2250'.
  Set init value: \rhs_array_muxed13 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1291$2249'.
  Set init value: \rhs_array_muxed12 = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1290$2248'.
  Set init value: \t_array_muxed5 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1289$2247'.
  Set init value: \t_array_muxed4 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1288$2246'.
  Set init value: \t_array_muxed3 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1287$2245'.
  Set init value: \rhs_array_muxed11 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1286$2244'.
  Set init value: \rhs_array_muxed10 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1285$2243'.
  Set init value: \rhs_array_muxed9 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1284$2242'.
  Set init value: \rhs_array_muxed8 = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1283$2241'.
  Set init value: \rhs_array_muxed7 = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1282$2240'.
  Set init value: \rhs_array_muxed6 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1281$2239'.
  Set init value: \t_array_muxed2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1280$2238'.
  Set init value: \t_array_muxed1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1279$2237'.
  Set init value: \t_array_muxed0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1278$2236'.
  Set init value: \rhs_array_muxed5 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1277$2235'.
  Set init value: \rhs_array_muxed4 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1276$2234'.
  Set init value: \rhs_array_muxed3 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1275$2233'.
  Set init value: \rhs_array_muxed2 = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1274$2232'.
  Set init value: \rhs_array_muxed1 = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1273$2231'.
  Set init value: \rhs_array_muxed0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1272$2230'.
  Set init value: \basesoc_basesoc_we_next_value_ce2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1271$2229'.
  Set init value: \basesoc_basesoc_we_next_value2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1270$2228'.
  Set init value: \basesoc_basesoc_adr_next_value_ce1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1269$2227'.
  Set init value: \basesoc_basesoc_adr_next_value1 = 14'00000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1268$2226'.
  Set init value: \basesoc_basesoc_dat_w_next_value_ce0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1267$2225'.
  Set init value: \basesoc_basesoc_dat_w_next_value0 = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1266$2224'.
  Set init value: \basesoc_next_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1265$2223'.
  Set init value: \basesoc_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1258$2222'.
  Set init value: \basesoc_csr_bankarray_csrbank5_rxfull_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1256$2221'.
  Set init value: \basesoc_csr_bankarray_csrbank5_rxfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1254$2220'.
  Set init value: \basesoc_csr_bankarray_csrbank5_txempty_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1252$2219'.
  Set init value: \basesoc_csr_bankarray_csrbank5_txempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1250$2218'.
  Set init value: \basesoc_csr_bankarray_csrbank5_ev_enable0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1248$2217'.
  Set init value: \basesoc_csr_bankarray_csrbank5_ev_enable0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1246$2216'.
  Set init value: \basesoc_csr_bankarray_csrbank5_ev_pending_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1244$2215'.
  Set init value: \basesoc_csr_bankarray_csrbank5_ev_pending_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1242$2214'.
  Set init value: \basesoc_csr_bankarray_csrbank5_ev_status_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1240$2213'.
  Set init value: \basesoc_csr_bankarray_csrbank5_ev_status_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1238$2212'.
  Set init value: \basesoc_csr_bankarray_csrbank5_rxempty_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1236$2211'.
  Set init value: \basesoc_csr_bankarray_csrbank5_rxempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1234$2210'.
  Set init value: \basesoc_csr_bankarray_csrbank5_txfull_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1232$2209'.
  Set init value: \basesoc_csr_bankarray_csrbank5_txfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1231$2208'.
  Set init value: \basesoc_csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1225$2207'.
  Set init value: \basesoc_csr_bankarray_csrbank4_ev_enable0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1223$2206'.
  Set init value: \basesoc_csr_bankarray_csrbank4_ev_enable0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1221$2205'.
  Set init value: \basesoc_csr_bankarray_csrbank4_ev_pending_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1219$2204'.
  Set init value: \basesoc_csr_bankarray_csrbank4_ev_pending_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1217$2203'.
  Set init value: \basesoc_csr_bankarray_csrbank4_ev_status_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1215$2202'.
  Set init value: \basesoc_csr_bankarray_csrbank4_ev_status_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1213$2201'.
  Set init value: \basesoc_csr_bankarray_csrbank4_value_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1211$2200'.
  Set init value: \basesoc_csr_bankarray_csrbank4_value_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1209$2199'.
  Set init value: \basesoc_csr_bankarray_csrbank4_update_value0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1207$2198'.
  Set init value: \basesoc_csr_bankarray_csrbank4_update_value0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1205$2197'.
  Set init value: \basesoc_csr_bankarray_csrbank4_en0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1203$2196'.
  Set init value: \basesoc_csr_bankarray_csrbank4_en0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1201$2195'.
  Set init value: \basesoc_csr_bankarray_csrbank4_reload0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1199$2194'.
  Set init value: \basesoc_csr_bankarray_csrbank4_reload0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1197$2193'.
  Set init value: \basesoc_csr_bankarray_csrbank4_load0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1195$2192'.
  Set init value: \basesoc_csr_bankarray_csrbank4_load0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1194$2191'.
  Set init value: \basesoc_csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1188$2190'.
  Set init value: \basesoc_csr_bankarray_csrbank3_bitbang_en0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1186$2189'.
  Set init value: \basesoc_csr_bankarray_csrbank3_bitbang_en0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1184$2188'.
  Set init value: \basesoc_csr_bankarray_csrbank3_miso_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1182$2187'.
  Set init value: \basesoc_csr_bankarray_csrbank3_miso_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1180$2186'.
  Set init value: \basesoc_csr_bankarray_csrbank3_bitbang0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1178$2185'.
  Set init value: \basesoc_csr_bankarray_csrbank3_bitbang0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1177$2184'.
  Set init value: \basesoc_csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1171$2183'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_pi0_rddata_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1169$2182'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_pi0_rddata_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1167$2181'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1165$2180'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1163$2179'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_pi0_baddress0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1161$2178'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_pi0_baddress0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1159$2177'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_pi0_address0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1157$2176'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_pi0_address0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1155$2175'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_pi0_command0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1153$2174'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_pi0_command0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1151$2173'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_control0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1149$2172'.
  Set init value: \basesoc_csr_bankarray_csrbank2_dfii_control0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1148$2171'.
  Set init value: \basesoc_csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1142$2170'.
  Set init value: \basesoc_csr_bankarray_csrbank1_out0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1140$2169'.
  Set init value: \basesoc_csr_bankarray_csrbank1_out0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1139$2168'.
  Set init value: \basesoc_csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1135$2167'.
  Set init value: \basesoc_csr_bankarray_sel_r = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1131$2166'.
  Set init value: \basesoc_csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1125$2165'.
  Set init value: \basesoc_csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1123$2164'.
  Set init value: \basesoc_csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1121$2163'.
  Set init value: \basesoc_csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1119$2162'.
  Set init value: \basesoc_csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1117$2161'.
  Set init value: \basesoc_csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1115$2160'.
  Set init value: \basesoc_csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1114$2159'.
  Set init value: \basesoc_csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1110$2158'.
  Set init value: \basesoc_count = 20'11110100001001000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1107$2157'.
  Set init value: \basesoc_error = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1106$2156'.
  Set init value: \basesoc_slave_sel_r = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1105$2155'.
  Set init value: \basesoc_slave_sel = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1104$2154'.
  Set init value: \basesoc_grant = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1098$2153'.
  Set init value: \basesoc_shared_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1094$2152'.
  Set init value: \basesoc_shared_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1087$2150'.
  Set init value: \basesoc_basesoc_wishbone_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1083$2149'.
  Set init value: \basesoc_basesoc_wishbone_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1079$2148'.
  Set init value: \basesoc_basesoc_dat_w = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1078$2147'.
  Set init value: \basesoc_basesoc_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1077$2146'.
  Set init value: \basesoc_basesoc_adr = 14'00000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1076$2145'.
  Set init value: \wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1075$2144'.
  Set init value: \wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1074$2143'.
  Set init value: \subfragments_fsm_next_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1073$2142'.
  Set init value: \subfragments_fsm_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1072$2141'.
  Set init value: \wishbone_bridge_count_litedramnativeportconverter_next_value_ce = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1071$2140'.
  Set init value: \wishbone_bridge_count_litedramnativeportconverter_next_value = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1070$2139'.
  Set init value: \subfragments_litedramnativeportconverter_next_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1069$2138'.
  Set init value: \subfragments_litedramnativeportconverter_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1068$2137'.
  Set init value: \subfragments_next_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1067$2136'.
  Set init value: \subfragments_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1066$2135'.
  Set init value: \subfragments_new_master_rdata_valid3 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1065$2134'.
  Set init value: \subfragments_new_master_rdata_valid2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1064$2133'.
  Set init value: \subfragments_new_master_rdata_valid1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1063$2132'.
  Set init value: \subfragments_new_master_rdata_valid0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1062$2131'.
  Set init value: \subfragments_new_master_wdata_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1045$2126'.
  Set init value: \subfragments_multiplexer_next_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1044$2125'.
  Set init value: \subfragments_multiplexer_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1043$2124'.
  Set init value: \subfragments_bankmachine3_next_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1042$2123'.
  Set init value: \subfragments_bankmachine3_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1041$2122'.
  Set init value: \subfragments_bankmachine2_next_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1040$2121'.
  Set init value: \subfragments_bankmachine2_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1039$2120'.
  Set init value: \subfragments_bankmachine1_next_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1038$2119'.
  Set init value: \subfragments_bankmachine1_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1037$2118'.
  Set init value: \subfragments_bankmachine0_next_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1036$2117'.
  Set init value: \subfragments_bankmachine0_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1035$2116'.
  Set init value: \subfragments_refresher_next_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1034$2115'.
  Set init value: \subfragments_refresher_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1033$2114'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1032$2113'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1031$2112'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1030$2111'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1029$2110'.
  Set init value: \subfragments_rs232phyrx_next_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1028$2109'.
  Set init value: \subfragments_rs232phyrx_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1027$2108'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1026$2107'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1025$2106'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1024$2105'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1023$2104'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1022$2103'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1021$2102'.
  Set init value: \subfragments_rs232phytx_next_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1020$2101'.
  Set init value: \subfragments_rs232phytx_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1019$2100'.
  Set init value: \wishbone_bridge_is_ongoing = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1018$2099'.
  Set init value: \wishbone_bridge_aborted = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1012$2098'.
  Set init value: \wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1010$2097'.
  Set init value: \wishbone_bridge_rdata_converter_converter_demux = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1009$2096'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 5'00000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1008$2095'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1007$2094'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1006$2093'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:998$2092'.
  Set init value: \wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:981$2091'.
  Set init value: \wishbone_bridge_wdata_converter_converter_mux = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:979$2090'.
  Set init value: \wishbone_bridge_wdata_converter_converter_source_payload_data = 9'000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:974$2089'.
  Set init value: \wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:957$2088'.
  Set init value: \wishbone_bridge_count = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:946$2085'.
  Set init value: \wishbone_bridge_wdata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:942$2084'.
  Set init value: \wishbone_bridge_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:941$2083'.
  Set init value: \wishbone_bridge_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:939$2082'.
  Set init value: \word_inc = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:938$2081'.
  Set init value: \word_clr = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:937$2080'.
  Set init value: \tag_di_dirty = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:932$2079'.
  Set init value: \tag_port_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:929$2078'.
  Set init value: \adr_offset_r = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:928$2077'.
  Set init value: \write_from_slave = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:927$2076'.
  Set init value: \data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:926$2075'.
  Set init value: \data_port_we = 16'0000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:923$2074'.
  Set init value: \interface_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:922$2073'.
  Set init value: \interface_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:921$2072'.
  Set init value: \interface_stb = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:920$2071'.
  Set init value: \interface_cyc = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:918$2070'.
  Set init value: \interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:911$2068'.
  Set init value: \wb_sdram_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:907$2067'.
  Set init value: \wb_sdram_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:893$2064'.
  Set init value: \port_cmd_payload_addr = 25'0000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:892$2063'.
  Set init value: \port_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:890$2062'.
  Set init value: \port_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:888$2061'.
  Set init value: \sdram_time1 = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:886$2060'.
  Set init value: \sdram_en1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:885$2059'.
  Set init value: \sdram_time0 = 5'00000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:883$2058'.
  Set init value: \sdram_en0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:880$2057'.
  Set init value: \sdram_twtrcon_count = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:879$2056'.
  Set init value: \sdram_twtrcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:877$2055'.
  Set init value: \sdram_tccdcon_count = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:876$2054'.
  Set init value: \sdram_tccdcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:872$2052'.
  Set init value: \sdram_trrdcon_count = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:871$2051'.
  Set init value: \sdram_trrdcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:867$2048'.
  Set init value: \sdram_steerer_sel = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:863$2045'.
  Set init value: \sdram_choose_req_grant = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:861$2044'.
  Set init value: \sdram_choose_req_valids = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:857$2043'.
  Set init value: \sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:856$2042'.
  Set init value: \sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:855$2041'.
  Set init value: \sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:852$2040'.
  Set init value: \sdram_choose_req_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:850$2039'.
  Set init value: \sdram_choose_req_want_activates = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:848$2038'.
  Set init value: \sdram_choose_req_want_writes = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:847$2037'.
  Set init value: \sdram_choose_req_want_reads = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:845$2036'.
  Set init value: \sdram_choose_cmd_grant = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:843$2035'.
  Set init value: \sdram_choose_cmd_valids = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:839$2034'.
  Set init value: \sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:838$2033'.
  Set init value: \sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:837$2032'.
  Set init value: \sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:826$2026'.
  Set init value: \sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:825$2025'.
  Set init value: \sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:823$2024'.
  Set init value: \sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:822$2023'.
  Set init value: \sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:820$2022'.
  Set init value: \sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:819$2021'.
  Set init value: \sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:817$2020'.
  Set init value: \sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:816$2019'.
  Set init value: \sdram_bankmachine3_row_close = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:815$2018'.
  Set init value: \sdram_bankmachine3_row_open = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:813$2017'.
  Set init value: \sdram_bankmachine3_row_opened = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:812$2016'.
  Set init value: \sdram_bankmachine3_row = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:811$2015'.
  Set init value: \sdram_bankmachine3_cmd_buffer_source_payload_addr = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:810$2014'.
  Set init value: \sdram_bankmachine3_cmd_buffer_source_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:809$2013'.
  Set init value: \sdram_bankmachine3_cmd_buffer_source_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:808$2012'.
  Set init value: \sdram_bankmachine3_cmd_buffer_source_first = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:806$2011'.
  Set init value: \sdram_bankmachine3_cmd_buffer_source_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:785$2010'.
  Set init value: \sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:784$2009'.
  Set init value: \sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:783$2008'.
  Set init value: \sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:781$2006'.
  Set init value: \sdram_bankmachine3_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:762$2003'.
  Set init value: \sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:761$2002'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:760$2001'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:759$2000'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:758$1999'.
  Set init value: \sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:757$1998'.
  Set init value: \sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:756$1997'.
  Set init value: \sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:754$1996'.
  Set init value: \sdram_bankmachine3_cmd_payload_a = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:753$1995'.
  Set init value: \sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:752$1994'.
  Set init value: \sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:751$1993'.
  Set init value: \sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:749$1992'.
  Set init value: \sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:748$1991'.
  Set init value: \sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:742$1990'.
  Set init value: \sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:741$1989'.
  Set init value: \sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:739$1988'.
  Set init value: \sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:738$1987'.
  Set init value: \sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:736$1986'.
  Set init value: \sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:735$1985'.
  Set init value: \sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:733$1984'.
  Set init value: \sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:732$1983'.
  Set init value: \sdram_bankmachine2_row_close = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:731$1982'.
  Set init value: \sdram_bankmachine2_row_open = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:729$1981'.
  Set init value: \sdram_bankmachine2_row_opened = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:728$1980'.
  Set init value: \sdram_bankmachine2_row = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:727$1979'.
  Set init value: \sdram_bankmachine2_cmd_buffer_source_payload_addr = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:726$1978'.
  Set init value: \sdram_bankmachine2_cmd_buffer_source_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:725$1977'.
  Set init value: \sdram_bankmachine2_cmd_buffer_source_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:724$1976'.
  Set init value: \sdram_bankmachine2_cmd_buffer_source_first = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:722$1975'.
  Set init value: \sdram_bankmachine2_cmd_buffer_source_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:701$1974'.
  Set init value: \sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:700$1973'.
  Set init value: \sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:699$1972'.
  Set init value: \sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:697$1970'.
  Set init value: \sdram_bankmachine2_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:678$1967'.
  Set init value: \sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:677$1966'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:676$1965'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:675$1964'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:674$1963'.
  Set init value: \sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:673$1962'.
  Set init value: \sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:672$1961'.
  Set init value: \sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:670$1960'.
  Set init value: \sdram_bankmachine2_cmd_payload_a = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:669$1959'.
  Set init value: \sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:668$1958'.
  Set init value: \sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:667$1957'.
  Set init value: \sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:665$1956'.
  Set init value: \sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:664$1955'.
  Set init value: \sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:658$1954'.
  Set init value: \sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:657$1953'.
  Set init value: \sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:655$1952'.
  Set init value: \sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:654$1951'.
  Set init value: \sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:652$1950'.
  Set init value: \sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:651$1949'.
  Set init value: \sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:649$1948'.
  Set init value: \sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:648$1947'.
  Set init value: \sdram_bankmachine1_row_close = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:647$1946'.
  Set init value: \sdram_bankmachine1_row_open = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:645$1945'.
  Set init value: \sdram_bankmachine1_row_opened = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:644$1944'.
  Set init value: \sdram_bankmachine1_row = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:643$1943'.
  Set init value: \sdram_bankmachine1_cmd_buffer_source_payload_addr = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:642$1942'.
  Set init value: \sdram_bankmachine1_cmd_buffer_source_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:641$1941'.
  Set init value: \sdram_bankmachine1_cmd_buffer_source_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:640$1940'.
  Set init value: \sdram_bankmachine1_cmd_buffer_source_first = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:638$1939'.
  Set init value: \sdram_bankmachine1_cmd_buffer_source_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:617$1938'.
  Set init value: \sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:616$1937'.
  Set init value: \sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:615$1936'.
  Set init value: \sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:613$1934'.
  Set init value: \sdram_bankmachine1_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:594$1931'.
  Set init value: \sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:593$1930'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:592$1929'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:591$1928'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:590$1927'.
  Set init value: \sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:589$1926'.
  Set init value: \sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:588$1925'.
  Set init value: \sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:586$1924'.
  Set init value: \sdram_bankmachine1_cmd_payload_a = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:585$1923'.
  Set init value: \sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:584$1922'.
  Set init value: \sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:583$1921'.
  Set init value: \sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:581$1920'.
  Set init value: \sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:580$1919'.
  Set init value: \sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:574$1918'.
  Set init value: \sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:573$1917'.
  Set init value: \sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:571$1916'.
  Set init value: \sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:570$1915'.
  Set init value: \sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:568$1914'.
  Set init value: \sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:567$1913'.
  Set init value: \sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:565$1912'.
  Set init value: \sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:564$1911'.
  Set init value: \sdram_bankmachine0_row_close = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:563$1910'.
  Set init value: \sdram_bankmachine0_row_open = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:561$1909'.
  Set init value: \sdram_bankmachine0_row_opened = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:560$1908'.
  Set init value: \sdram_bankmachine0_row = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:559$1907'.
  Set init value: \sdram_bankmachine0_cmd_buffer_source_payload_addr = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:558$1906'.
  Set init value: \sdram_bankmachine0_cmd_buffer_source_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:557$1905'.
  Set init value: \sdram_bankmachine0_cmd_buffer_source_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:556$1904'.
  Set init value: \sdram_bankmachine0_cmd_buffer_source_first = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:554$1903'.
  Set init value: \sdram_bankmachine0_cmd_buffer_source_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:533$1902'.
  Set init value: \sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:532$1901'.
  Set init value: \sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:531$1900'.
  Set init value: \sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:529$1898'.
  Set init value: \sdram_bankmachine0_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:510$1895'.
  Set init value: \sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:509$1894'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:508$1893'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:507$1892'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:506$1891'.
  Set init value: \sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:505$1890'.
  Set init value: \sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:504$1889'.
  Set init value: \sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:502$1888'.
  Set init value: \sdram_bankmachine0_cmd_payload_a = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:501$1887'.
  Set init value: \sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:500$1886'.
  Set init value: \sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:499$1885'.
  Set init value: \sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:497$1884'.
  Set init value: \sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:496$1883'.
  Set init value: \sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:490$1882'.
  Set init value: \sdram_sequencer_count = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:489$1881'.
  Set init value: \sdram_sequencer_counter = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:488$1880'.
  Set init value: \sdram_sequencer_done1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:485$1879'.
  Set init value: \sdram_sequencer_start0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:484$1878'.
  Set init value: \sdram_postponer_count = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:483$1877'.
  Set init value: \sdram_postponer_req_o = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:481$1876'.
  Set init value: \sdram_timer_count1 = 9'110000110
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:473$1873'.
  Set init value: \sdram_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:472$1872'.
  Set init value: \sdram_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:471$1871'.
  Set init value: \sdram_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:470$1870'.
  Set init value: \sdram_cmd_payload_ba = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:469$1869'.
  Set init value: \sdram_cmd_payload_a = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:468$1868'.
  Set init value: \sdram_cmd_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:467$1867'.
  Set init value: \sdram_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:466$1866'.
  Set init value: \sdram_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:463$1865'.
  Set init value: \sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:461$1864'.
  Set init value: \sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:455$1862'.
  Set init value: \sdram_dfi_p0_we_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:454$1861'.
  Set init value: \sdram_dfi_p0_ras_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:453$1860'.
  Set init value: \sdram_dfi_p0_cs_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:452$1859'.
  Set init value: \sdram_dfi_p0_cas_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:451$1858'.
  Set init value: \sdram_dfi_p0_bank = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:450$1857'.
  Set init value: \sdram_dfi_p0_address = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:448$1856'.
  Set init value: \sdram_interface_wdata_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:447$1855'.
  Set init value: \sdram_interface_wdata = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:418$1854'.
  Set init value: \sdram_rddata_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:416$1853'.
  Set init value: \sdram_rddata_status = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:415$1852'.
  Set init value: \sdram_wrdata_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:414$1851'.
  Set init value: \sdram_wrdata_storage = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:413$1850'.
  Set init value: \sdram_baddress_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:412$1849'.
  Set init value: \sdram_baddress_storage = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:411$1848'.
  Set init value: \sdram_address_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:410$1847'.
  Set init value: \sdram_address_storage = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:408$1845'.
  Set init value: \sdram_command_issue_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:406$1844'.
  Set init value: \sdram_command_issue_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:405$1843'.
  Set init value: \sdram_command_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:404$1842'.
  Set init value: \sdram_command_storage = 6'000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:403$1841'.
  Set init value: \sdram_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:402$1840'.
  Set init value: \sdram_storage = 4'0001
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:395$1839'.
  Set init value: \sdram_master_p0_rddata_en = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:394$1838'.
  Set init value: \sdram_master_p0_wrdata_mask = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:393$1837'.
  Set init value: \sdram_master_p0_wrdata_en = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:392$1836'.
  Set init value: \sdram_master_p0_wrdata = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:391$1835'.
  Set init value: \sdram_master_p0_act_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:390$1834'.
  Set init value: \sdram_master_p0_reset_n = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:389$1833'.
  Set init value: \sdram_master_p0_odt = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:388$1832'.
  Set init value: \sdram_master_p0_cke = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:387$1831'.
  Set init value: \sdram_master_p0_we_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:386$1830'.
  Set init value: \sdram_master_p0_ras_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:385$1829'.
  Set init value: \sdram_master_p0_cs_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:384$1828'.
  Set init value: \sdram_master_p0_cas_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:383$1827'.
  Set init value: \sdram_master_p0_bank = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:382$1826'.
  Set init value: \sdram_master_p0_address = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:381$1825'.
  Set init value: \sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:380$1824'.
  Set init value: \sdram_slave_p0_rddata = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:365$1823'.
  Set init value: \sdram_inti_p0_rddata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:364$1822'.
  Set init value: \sdram_inti_p0_rddata = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:355$1820'.
  Set init value: \sdram_inti_p0_we_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:354$1819'.
  Set init value: \sdram_inti_p0_ras_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:353$1818'.
  Set init value: \sdram_inti_p0_cs_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:352$1817'.
  Set init value: \sdram_inti_p0_cas_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:349$1816'.
  Set init value: \rddata_en = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:348$1815'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:332$1814'.
  Set init value: \count = 23'10111110101111000010000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:329$1813'.
  Set init value: \mode = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:328$1812'.
  Set init value: \chaser = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:327$1811'.
  Set init value: \re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:326$1810'.
  Set init value: \storage = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:318$1809'.
  Set init value: \converted_interface_sel = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:316$1808'.
  Set init value: \converted_interface_dat_w = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:315$1807'.
  Set init value: \converted_interface_adr = 30'000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:306$1806'.
  Set init value: \wb_bus_dat_r = 16'0000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:303$1805'.
  Set init value: \counter = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:302$1804'.
  Set init value: \miso = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:301$1803'.
  Set init value: \i = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:300$1802'.
  Set init value: \sr = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:299$1801'.
  Set init value: \clk1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:298$1800'.
  Set init value: \cs_n1 = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:297$1799'.
  Set init value: \bitbang_en_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:296$1798'.
  Set init value: \bitbang_en_storage = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:295$1797'.
  Set init value: \miso_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:293$1796'.
  Set init value: \miso_status = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:292$1795'.
  Set init value: \bitbang_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:291$1794'.
  Set init value: \bitbang_storage = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:282$1792'.
  Set init value: \bus_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:270$1791'.
  Set init value: \por_count = 16'1111111111111111
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:265$1790'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:264$1789'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:263$1788'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:261$1787'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:260$1786'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:256$1785'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:252$1784'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:251$1783'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:249$1782'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:246$1781'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:244$1780'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:243$1779'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:242$1778'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:241$1777'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:240$1776'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:239$1775'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:238$1774'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:237$1773'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:236$1772'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:221$1771'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:220$1770'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:219$1769'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:217$1767'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:210$1766'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:184$1765'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:183$1764'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:182$1763'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:180$1761'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:173$1760'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:151$1757'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:148$1756'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:145$1755'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:144$1754'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:141$1753'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:140$1752'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:138$1751'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:135$1750'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:133$1749'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:130$1748'.
  Set init value: \basesoc_uart_rx_trigger_d = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:129$1747'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:127$1746'.
  Set init value: \basesoc_uart_rx_pending = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:125$1745'.
  Set init value: \basesoc_uart_tx_trigger_d = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:124$1744'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:122$1743'.
  Set init value: \basesoc_uart_tx_pending = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:119$1742'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:116$1741'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:112$1740'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:110$1739'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:109$1738'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:107$1737'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:106$1736'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:105$1735'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:104$1734'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:103$1733'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:102$1732'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:98$1729'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:97$1728'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:96$1727'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:95$1726'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:94$1725'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:93$1724'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:89$1723'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:86$1722'.
  Set init value: \basesoc_we = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:79$1720'.
  Set init value: \basesoc_ram_bus_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:47$1713'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:45$1712'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:42$1711'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:41$1710'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:40$1709'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:39$1708'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:37$1707'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1319$2277'.
  Set init value: \regs1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1318$2276'.
  Set init value: \regs0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1317$2275'.
  Set init value: \array_muxed6 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1316$2274'.
  Set init value: \array_muxed5 = 1'0

19.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241'.
Found async reset \R in `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230'.
Found async reset \S in `\SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074$220'.
Found async reset \R in `\SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957$214'.
Found async reset \S in `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203'.
Found async reset \R in `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192'.
Found async reset \S in `\SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497$182'.
Found async reset \R in `\SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380$176'.

19.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Creating decoders for process `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866$209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830$207'.
Creating decoders for process `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Creating decoders for process `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566$185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Creating decoders for process `\SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497$182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Creating decoders for process `\SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449$179'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Creating decoders for process `\SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380$176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Creating decoders for process `\SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289$171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Creating decoders for process `\SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253$169'.
Creating decoders for process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:180$2727'.
     1/1: $0\misalign_trap_sync[0:0]
Creating decoders for process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2704'.
     1/5: $0\o_cnt_r[3:0]
     2/5: $0\o_cnt[2:0]
     3/5: $0\ibus_cyc[0:0]
     4/5: $0\init_done[0:0]
     5/5: $0\o_ctrl_jump[0:0]
Creating decoders for process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2638'.
     1/7: $0\imm30[0:0]
     2/7: $0\op26[0:0]
     3/7: $0\op22[0:0]
     4/7: $0\op21[0:0]
     5/7: $0\op20[0:0]
     6/7: $0\funct3[2:0]
     7/7: $0\opcode[4:0]
Creating decoders for process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
     1/9: $0\imm11_7[4:0]
     2/9: $0\imm24_20[4:0]
     3/9: $0\imm30_25[5:0]
     4/9: $0\imm7[0:0]
     5/9: $0\imm19_12_20[8:0]
     6/9: $0\signbit[0:0]
     7/9: $0\rs2_addr[4:0]
     8/9: $0\rs1_addr[4:0]
     9/9: $0\rd_addr[4:0]
Creating decoders for process `\serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2525'.
     1/2: $0\data[29:0]
     2/2: $0\o_lsb[1:0]
Creating decoders for process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2508'.
     1/1: $0\o_ibus_adr[31:0]
Creating decoders for process `\serv_alu.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:50$2494'.
     1/1: $0\cmp_r[0:0]
Creating decoders for process `$paramod\serv_mem_if\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:78$2439'.
     1/2: $0\dat[31:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2357'.
     1/10: $0\mcause3_0[3:0] [1]
     2/10: $0\mcause3_0[3:0] [0]
     3/10: $0\mcause3_0[3:0] [2]
     4/10: $0\mcause3_0[3:0] [3]
     5/10: $0\timer_irq_r[0:0]
     6/10: $0\mcause31[0:0]
     7/10: $0\mie_mtie[0:0]
     8/10: $0\mstatus_mpie[0:0]
     9/10: $0\o_new_irq[0:0]
    10/10: $0\mstatus_mie[0:0]
Creating decoders for process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$2334'.
     1/1: $0\rdata1[0:0]
Creating decoders for process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$2333'.
Creating decoders for process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2330'.
     1/4: $0\rdata0[1:0]
     2/4: $0\rgnt[0:0]
     3/4: $0\rreq_r[0:0]
     4/4: $0\rcnt[4:0]
Creating decoders for process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$2326'.
Creating decoders for process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2313'.
     1/3: $0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2312_EN[1:0]$2316
     2/3: $0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2312_DATA[1:0]$2315
     3/3: $0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2312_ADDR[9:0]$2314
Creating decoders for process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:0$2309'.
Creating decoders for process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
     1/11: $0\writedata_final[15:0]
     2/11: $0\address_final[15:0]
     3/11: $0\oen_final[0:0]
     4/11: $0\wen_final[0:0]
     5/11: $0\csn_final[0:0]
     6/11: $0\writedata_first_stage[15:0]
     7/11: $0\address_first_stage[15:0]
     8/11: $0\oen_first_stage[0:0]
     9/11: $0\wen_first_stage[0:0]
    10/11: $0\csn_first_stage[0:0]
    11/11: $0\gpmc_latch_ad[15:0]
Creating decoders for process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:125$2292'.
     1/4: $0\write_data_bridge[15:0]
     2/4: $0\oen_bridge[0:0]
     3/4: $0\wen_bridge[0:0]
     4/4: $0\csn_bridge[0:0]
Creating decoders for process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:112$2286'.
     1/1: $0\address_bridge[15:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1315$2273'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1314$2272'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1313$2271'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1312$2270'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1311$2269'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1310$2268'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1309$2267'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1308$2266'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1307$2265'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1306$2264'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1305$2263'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1304$2262'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1303$2261'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1302$2260'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1301$2259'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1300$2258'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1299$2257'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1298$2256'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1297$2255'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1296$2254'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1295$2253'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1294$2252'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1293$2251'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1292$2250'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1291$2249'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1290$2248'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1289$2247'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1288$2246'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1287$2245'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1286$2244'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1285$2243'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1284$2242'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1283$2241'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1282$2240'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1281$2239'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1280$2238'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1279$2237'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1278$2236'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1277$2235'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1276$2234'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1275$2233'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1274$2232'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1273$2231'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1272$2230'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1271$2229'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1270$2228'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1269$2227'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1268$2226'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1267$2225'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1266$2224'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1265$2223'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1258$2222'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1256$2221'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1254$2220'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1252$2219'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1250$2218'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1248$2217'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1246$2216'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1244$2215'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1242$2214'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1240$2213'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1238$2212'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1236$2211'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1234$2210'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1232$2209'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1231$2208'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1225$2207'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1223$2206'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1221$2205'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1219$2204'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1217$2203'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1215$2202'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1213$2201'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1211$2200'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1209$2199'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1207$2198'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1205$2197'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1203$2196'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1201$2195'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1199$2194'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1197$2193'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1195$2192'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1194$2191'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1188$2190'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1186$2189'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1184$2188'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1182$2187'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1180$2186'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1178$2185'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1177$2184'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1171$2183'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1169$2182'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1167$2181'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1165$2180'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1163$2179'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1161$2178'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1159$2177'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1157$2176'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1155$2175'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1153$2174'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1151$2173'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1149$2172'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1148$2171'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1142$2170'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1140$2169'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1139$2168'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1135$2167'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1131$2166'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1125$2165'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1123$2164'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1121$2163'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1119$2162'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1117$2161'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1115$2160'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1114$2159'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1110$2158'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1107$2157'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1106$2156'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1105$2155'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1104$2154'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1098$2153'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1094$2152'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1091$2151'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1087$2150'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1083$2149'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1079$2148'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1078$2147'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1077$2146'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1076$2145'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1075$2144'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1074$2143'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1073$2142'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1072$2141'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1071$2140'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1070$2139'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1069$2138'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1068$2137'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1067$2136'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1066$2135'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1065$2134'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1064$2133'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1063$2132'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1062$2131'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1061$2130'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1060$2129'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1059$2128'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1058$2127'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1045$2126'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1044$2125'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1043$2124'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1042$2123'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1041$2122'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1040$2121'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1039$2120'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1038$2119'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1037$2118'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1036$2117'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1035$2116'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1034$2115'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1033$2114'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1032$2113'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1031$2112'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1030$2111'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1029$2110'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1028$2109'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1027$2108'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1026$2107'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1025$2106'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1024$2105'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1023$2104'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1022$2103'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1021$2102'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1020$2101'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1019$2100'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1018$2099'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1012$2098'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1010$2097'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1009$2096'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1008$2095'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1007$2094'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1006$2093'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:998$2092'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:981$2091'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:979$2090'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:974$2089'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:957$2088'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:949$2087'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:948$2086'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:946$2085'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:942$2084'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:941$2083'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:939$2082'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:938$2081'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:937$2080'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:932$2079'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:929$2078'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:928$2077'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:927$2076'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:926$2075'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:923$2074'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:922$2073'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:921$2072'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:920$2071'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:918$2070'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:915$2069'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:911$2068'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:907$2067'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:903$2066'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:902$2065'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:893$2064'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:892$2063'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:890$2062'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:888$2061'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:886$2060'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:885$2059'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:883$2058'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:880$2057'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:879$2056'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:877$2055'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:876$2054'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:874$2053'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:872$2052'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:871$2051'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:869$2050'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:868$2049'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:867$2048'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:866$2047'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:865$2046'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:863$2045'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:861$2044'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:857$2043'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:856$2042'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:855$2041'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:852$2040'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:850$2039'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:848$2038'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:847$2037'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:845$2036'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:843$2035'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:839$2034'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:838$2033'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:837$2032'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:834$2031'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:832$2030'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:831$2029'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:830$2028'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:829$2027'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:826$2026'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:825$2025'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:823$2024'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:822$2023'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:820$2022'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:819$2021'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:817$2020'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:816$2019'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:815$2018'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:813$2017'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:812$2016'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:811$2015'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:810$2014'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:809$2013'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:808$2012'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:806$2011'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:785$2010'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:784$2009'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:783$2008'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:782$2007'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:781$2006'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:766$2005'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:765$2004'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:762$2003'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:761$2002'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:760$2001'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:759$2000'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:758$1999'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:757$1998'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:756$1997'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:754$1996'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:753$1995'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:752$1994'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:751$1993'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:749$1992'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:748$1991'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:742$1990'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:741$1989'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:739$1988'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:738$1987'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:736$1986'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:735$1985'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:733$1984'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:732$1983'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:731$1982'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:729$1981'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:728$1980'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:727$1979'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:726$1978'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:725$1977'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:724$1976'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:722$1975'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:701$1974'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:700$1973'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:699$1972'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:698$1971'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:697$1970'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:682$1969'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:681$1968'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:678$1967'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:677$1966'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:676$1965'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:675$1964'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:674$1963'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:673$1962'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:672$1961'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:670$1960'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:669$1959'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:668$1958'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:667$1957'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:665$1956'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:664$1955'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:658$1954'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:657$1953'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:655$1952'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:654$1951'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:652$1950'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:651$1949'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:649$1948'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:648$1947'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:647$1946'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:645$1945'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:644$1944'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:643$1943'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:642$1942'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:641$1941'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:640$1940'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:638$1939'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:617$1938'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:616$1937'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:615$1936'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:614$1935'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:613$1934'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:598$1933'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:597$1932'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:594$1931'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:593$1930'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:592$1929'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:591$1928'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:590$1927'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:589$1926'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:588$1925'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:586$1924'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:585$1923'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:584$1922'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:583$1921'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:581$1920'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:580$1919'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:574$1918'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:573$1917'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:571$1916'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:570$1915'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:568$1914'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:567$1913'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:565$1912'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:564$1911'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:563$1910'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:561$1909'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:560$1908'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:559$1907'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:558$1906'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:557$1905'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:556$1904'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:554$1903'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:533$1902'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:532$1901'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:531$1900'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:530$1899'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:529$1898'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:514$1897'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:513$1896'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:510$1895'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:509$1894'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:508$1893'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:507$1892'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:506$1891'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:505$1890'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:504$1889'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:502$1888'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:501$1887'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:500$1886'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:499$1885'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:497$1884'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:496$1883'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:490$1882'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:489$1881'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:488$1880'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:485$1879'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:484$1878'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:483$1877'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:481$1876'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:475$1875'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:474$1874'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:473$1873'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:472$1872'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:471$1871'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:470$1870'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:469$1869'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:468$1868'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:467$1867'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:466$1866'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:463$1865'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:461$1864'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:459$1863'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:455$1862'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:454$1861'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:453$1860'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:452$1859'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:451$1858'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:450$1857'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:448$1856'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:447$1855'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:418$1854'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:416$1853'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:415$1852'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:414$1851'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:413$1850'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:412$1849'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:411$1848'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:410$1847'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:409$1846'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:408$1845'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:406$1844'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:405$1843'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:404$1842'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:403$1841'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:402$1840'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:395$1839'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:394$1838'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:393$1837'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:392$1836'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:391$1835'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:390$1834'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:389$1833'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:388$1832'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:387$1831'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:386$1830'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:385$1829'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:384$1828'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:383$1827'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:382$1826'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:381$1825'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:380$1824'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:365$1823'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:364$1822'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:359$1821'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:355$1820'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:354$1819'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:353$1818'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:352$1817'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:349$1816'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:348$1815'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:332$1814'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:329$1813'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:328$1812'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:327$1811'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:326$1810'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:318$1809'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:316$1808'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:315$1807'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:306$1806'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:303$1805'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:302$1804'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:301$1803'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:300$1802'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:299$1801'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:298$1800'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:297$1799'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:296$1798'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:295$1797'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:293$1796'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:292$1795'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:291$1794'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:286$1793'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:282$1792'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:270$1791'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:265$1790'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:264$1789'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:263$1788'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:261$1787'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:260$1786'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:256$1785'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:252$1784'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:251$1783'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:249$1782'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:246$1781'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:244$1780'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:243$1779'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:242$1778'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:241$1777'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:240$1776'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:239$1775'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:238$1774'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:237$1773'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:236$1772'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:221$1771'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:220$1770'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:219$1769'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:218$1768'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:217$1767'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:210$1766'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:184$1765'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:183$1764'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:182$1763'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:181$1762'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:180$1761'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:173$1760'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:165$1759'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:164$1758'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:151$1757'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:148$1756'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:145$1755'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:144$1754'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:141$1753'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:140$1752'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:138$1751'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:135$1750'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:133$1749'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:130$1748'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:129$1747'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:127$1746'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:125$1745'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:124$1744'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:122$1743'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:119$1742'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:116$1741'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:112$1740'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:110$1739'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:109$1738'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:107$1737'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:106$1736'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:105$1735'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:104$1734'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:103$1733'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:102$1732'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:101$1731'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:100$1730'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:98$1729'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:97$1728'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:96$1727'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:95$1726'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:94$1725'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:93$1724'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:89$1723'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:86$1722'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:83$1721'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:79$1720'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:69$1719'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:68$1718'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:58$1717'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:57$1716'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:56$1715'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:50$1714'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:47$1713'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:45$1712'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:42$1711'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:41$1710'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:40$1709'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:39$1708'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:37$1707'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5720$1667'.
     1/3: $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN[7:0]$1670
     2/3: $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_DATA[7:0]$1669
     3/3: $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_ADDR[5:0]$1668
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5710$1662'.
     1/3: $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN[7:0]$1665
     2/3: $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_DATA[7:0]$1664
     3/3: $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_ADDR[5:0]$1663
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5700$1657'.
     1/3: $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN[7:0]$1660
     2/3: $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_DATA[7:0]$1659
     3/3: $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_ADDR[5:0]$1658
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5690$1652'.
     1/3: $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN[7:0]$1655
     2/3: $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_DATA[7:0]$1654
     3/3: $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_ADDR[5:0]$1653
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5680$1647'.
     1/3: $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN[7:0]$1650
     2/3: $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_DATA[7:0]$1649
     3/3: $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_ADDR[5:0]$1648
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5670$1642'.
     1/3: $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN[7:0]$1645
     2/3: $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_DATA[7:0]$1644
     3/3: $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_ADDR[5:0]$1643
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5660$1637'.
     1/3: $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN[7:0]$1640
     2/3: $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_DATA[7:0]$1639
     3/3: $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_ADDR[5:0]$1638
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5650$1632'.
     1/3: $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN[7:0]$1635
     2/3: $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_DATA[7:0]$1634
     3/3: $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_ADDR[5:0]$1633
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5640$1627'.
     1/3: $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN[7:0]$1630
     2/3: $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_DATA[7:0]$1629
     3/3: $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_ADDR[5:0]$1628
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5630$1622'.
     1/3: $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN[7:0]$1625
     2/3: $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_DATA[7:0]$1624
     3/3: $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_ADDR[5:0]$1623
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5620$1617'.
     1/3: $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN[7:0]$1620
     2/3: $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_DATA[7:0]$1619
     3/3: $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_ADDR[5:0]$1618
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5610$1612'.
     1/3: $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN[7:0]$1615
     2/3: $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_DATA[7:0]$1614
     3/3: $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_ADDR[5:0]$1613
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5600$1607'.
     1/3: $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN[7:0]$1610
     2/3: $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_DATA[7:0]$1609
     3/3: $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_ADDR[5:0]$1608
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5590$1602'.
     1/3: $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN[7:0]$1605
     2/3: $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_DATA[7:0]$1604
     3/3: $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_ADDR[5:0]$1603
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5580$1597'.
     1/3: $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN[7:0]$1600
     2/3: $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_DATA[7:0]$1599
     3/3: $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_ADDR[5:0]$1598
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5570$1592'.
     1/3: $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN[7:0]$1595
     2/3: $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_DATA[7:0]$1594
     3/3: $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_ADDR[5:0]$1593
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5528$1585'.
     1/3: $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588
     2/3: $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_DATA[26:0]$1587
     3/3: $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_ADDR[5:0]$1586
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1319$2277'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5514$1578'.
     1/3: $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581
     2/3: $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_DATA[25:0]$1580
     3/3: $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_ADDR[2:0]$1579
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1318$2276'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5500$1571'.
     1/3: $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574
     2/3: $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_DATA[25:0]$1573
     3/3: $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_ADDR[2:0]$1572
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1317$2275'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5486$1564'.
     1/3: $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567
     2/3: $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_DATA[25:0]$1566
     3/3: $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_ADDR[2:0]$1565
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1316$2274'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5472$1557'.
     1/3: $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560
     2/3: $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_DATA[25:0]$1559
     3/3: $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_ADDR[2:0]$1558
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5462$1555'.
     1/1: $0\memdat_3[9:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5456$1550'.
     1/3: $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553
     2/3: $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_DATA[9:0]$1552
     3/3: $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_ADDR[3:0]$1551
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5445$1548'.
     1/1: $0\memdat_1[9:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5439$1543'.
     1/3: $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546
     2/3: $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_DATA[9:0]$1545
     3/3: $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_ADDR[3:0]$1544
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5426$1541'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
     1/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530
     2/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_DATA[31:0]$1529
     3/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_ADDR[8:0]$1528
     4/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533
     5/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_DATA[31:0]$1532
     6/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_ADDR[8:0]$1531
     7/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536
     8/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_DATA[31:0]$1535
     9/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_ADDR[8:0]$1534
    10/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539
    11/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_DATA[31:0]$1538
    12/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_ADDR[8:0]$1537
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
     1/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:120]
     2/236: $0\basesoc_rx_phase[31:0]
     3/236: $0\basesoc_tx_phase[31:0]
     4/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [111:104]
     5/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [103:96]
     6/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:88]
     7/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [87:80]
     8/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [79:72]
     9/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [71:64]
    10/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:56]
    11/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [55:48]
    12/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [47:40]
    13/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [39:32]
    14/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:24]
    15/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [23:16]
    16/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [15:8]
    17/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [7:0]
    18/236: $0\sr[31:0] [31:24]
    19/236: $0\sr[31:0] [23:8]
    20/236: $0\basesoc_rx_tick[0:0]
    21/236: $0\sr[31:0] [7:0]
    22/236: $0\basesoc_timer_value[31:0]
    23/236: $0\basesoc_uart_rxfull_re[0:0]
    24/236: $0\basesoc_uart_txempty_re[0:0]
    25/236: $0\basesoc_uart_enable_re[0:0]
    26/236: $0\basesoc_uart_pending_re[0:0]
    27/236: $0\basesoc_uart_status_re[0:0]
    28/236: $0\basesoc_uart_rxempty_re[0:0]
    29/236: $0\basesoc_uart_txfull_re[0:0]
    30/236: $0\basesoc_csr_bankarray_interface5_bank_bus_dat_r[31:0]
    31/236: $0\basesoc_timer_enable_re[0:0]
    32/236: $0\basesoc_timer_pending_re[0:0]
    33/236: $0\basesoc_timer_status_re[0:0]
    34/236: $0\basesoc_timer_value_re[0:0]
    35/236: $0\basesoc_timer_update_value_re[0:0]
    36/236: $0\basesoc_timer_en_re[0:0]
    37/236: $0\basesoc_timer_reload_re[0:0]
    38/236: $0\basesoc_timer_load_re[0:0]
    39/236: $0\basesoc_csr_bankarray_interface4_bank_bus_dat_r[31:0]
    40/236: $0\bitbang_en_re[0:0]
    41/236: $0\miso_re[0:0]
    42/236: $0\bitbang_re[0:0]
    43/236: $0\basesoc_csr_bankarray_interface3_bank_bus_dat_r[31:0]
    44/236: $0\sdram_rddata_re[0:0]
    45/236: $0\sdram_wrdata_re[0:0]
    46/236: $0\sdram_baddress_re[0:0]
    47/236: $0\sdram_address_re[0:0]
    48/236: $0\sdram_command_re[0:0]
    49/236: $0\sdram_re[0:0]
    50/236: $0\basesoc_csr_bankarray_interface2_bank_bus_dat_r[31:0]
    51/236: $0\re[0:0]
    52/236: $0\basesoc_csr_bankarray_interface1_bank_bus_dat_r[31:0]
    53/236: $0\basesoc_csr_bankarray_sel_r[0:0]
    54/236: $0\basesoc_bus_errors_re[0:0]
    55/236: $0\basesoc_scratch_re[0:0]
    56/236: $0\basesoc_reset_re[0:0]
    57/236: $0\basesoc_csr_bankarray_interface0_bank_bus_dat_r[31:0]
    58/236: $0\basesoc_slave_sel_r[3:0]
    59/236: $0\basesoc_state[1:0]
    60/236: $0\subfragments_fsm_state[1:0]
    61/236: $0\subfragments_litedramnativeportconverter_state[0:0]
    62/236: $0\subfragments_state[1:0]
    63/236: $0\subfragments_new_master_rdata_valid3[0:0]
    64/236: $0\subfragments_new_master_rdata_valid2[0:0]
    65/236: $0\subfragments_new_master_rdata_valid1[0:0]
    66/236: $0\subfragments_new_master_rdata_valid0[0:0]
    67/236: $0\subfragments_new_master_wdata_ready[0:0]
    68/236: $0\subfragments_multiplexer_state[2:0]
    69/236: $0\sdram_dfi_p0_wrdata_en[0:0]
    70/236: $0\sdram_dfi_p0_rddata_en[0:0]
    71/236: $0\sdram_dfi_p0_we_n[0:0]
    72/236: $0\sdram_dfi_p0_ras_n[0:0]
    73/236: $0\sdram_dfi_p0_cas_n[0:0]
    74/236: $0\sdram_dfi_p0_address[12:0]
    75/236: $0\sdram_dfi_p0_bank[1:0]
    76/236: $0\sdram_dfi_p0_cs_n[0:0]
    77/236: $0\subfragments_bankmachine3_state[2:0]
    78/236: $0\subfragments_bankmachine2_state[2:0]
    79/236: $0\subfragments_bankmachine1_state[2:0]
    80/236: $0\subfragments_bankmachine0_state[2:0]
    81/236: $0\subfragments_refresher_state[1:0]
    82/236: $0\sdram_sequencer_done1[0:0]
    83/236: $0\sdram_cmd_payload_we[0:0]
    84/236: $0\sdram_cmd_payload_ras[0:0]
    85/236: $0\sdram_cmd_payload_cas[0:0]
    86/236: $0\sdram_cmd_payload_ba[1:0]
    87/236: $0\sdram_cmd_payload_a[12:0]
    88/236: $0\sdram_postponer_req_o[0:0]
    89/236: $0\dfi_p0_rddata_valid[0:0]
    90/236: $0\rddata_en[2:0]
    91/236: $0\basesoc_timer_zero_trigger_d[0:0]
    92/236: $0\basesoc_uart_rx_trigger_d[0:0]
    93/236: $0\basesoc_uart_tx_trigger_d[0:0]
    94/236: $0\subfragments_rs232phyrx_state[0:0]
    95/236: $0\basesoc_tx_tick[0:0]
    96/236: $0\basesoc_rx_rx_d[0:0]
    97/236: $0\subfragments_rs232phytx_state[0:0]
    98/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [119:112]
    99/236: $0\basesoc_ram_bus_ack[0:0]
   100/236: $0\basesoc_count[19:0]
   101/236: $0\basesoc_grant[1:0]
   102/236: $0\basesoc_basesoc_dat_w[31:0]
   103/236: $0\basesoc_basesoc_we[0:0]
   104/236: $0\basesoc_basesoc_adr[13:0]
   105/236: $0\wishbone_bridge_aborted[0:0]
   106/236: $0\wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   107/236: $0\wishbone_bridge_rdata_converter_converter_demux[3:0]
   108/236: $0\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[4:0]
   109/236: $0\sdram_timer_count1[8:0]
   110/236: $0\wishbone_bridge_rdata_converter_converter_source_last[0:0]
   111/236: $0\wishbone_bridge_rdata_converter_converter_source_first[0:0]
   112/236: $0\wishbone_bridge_wdata_converter_converter_mux[3:0]
   113/236: $0\wishbone_bridge_count[3:0]
   114/236: $0\sdram_time1[3:0]
   115/236: $0\sdram_time0[4:0]
   116/236: $0\sdram_twtrcon_count[2:0]
   117/236: $0\sdram_twtrcon_ready[0:0]
   118/236: $0\sdram_tccdcon_count[0:0]
   119/236: $0\sdram_tccdcon_ready[0:0]
   120/236: $0\sdram_trrdcon_count[0:0]
   121/236: $0\sdram_trrdcon_ready[0:0]
   122/236: $0\sdram_choose_req_grant[1:0]
   123/236: $0\sdram_choose_cmd_grant[1:0]
   124/236: $0\sdram_bankmachine3_trascon_count[1:0]
   125/236: $0\sdram_bankmachine3_trascon_ready[0:0]
   126/236: $0\sdram_bankmachine3_trccon_count[1:0]
   127/236: $0\sdram_bankmachine3_trccon_ready[0:0]
   128/236: $0\sdram_bankmachine3_twtpcon_count[1:0]
   129/236: $0\sdram_bankmachine3_twtpcon_ready[0:0]
   130/236: $0\sdram_bankmachine3_row_opened[0:0]
   131/236: $0\sdram_bankmachine3_row[12:0]
   132/236: $0\sdram_bankmachine3_cmd_buffer_source_payload_addr[22:0]
   133/236: $0\sdram_bankmachine3_cmd_buffer_source_payload_we[0:0]
   134/236: $0\sdram_bankmachine3_cmd_buffer_source_last[0:0]
   135/236: $0\sdram_bankmachine3_cmd_buffer_source_first[0:0]
   136/236: $0\sdram_bankmachine3_cmd_buffer_source_valid[0:0]
   137/236: $0\sdram_bankmachine3_cmd_buffer_lookahead_consume[2:0]
   138/236: $0\sdram_bankmachine3_cmd_buffer_lookahead_produce[2:0]
   139/236: $0\sdram_bankmachine3_cmd_buffer_lookahead_level[3:0]
   140/236: $0\sdram_bankmachine2_trascon_count[1:0]
   141/236: $0\sdram_bankmachine2_trascon_ready[0:0]
   142/236: $0\sdram_bankmachine2_trccon_count[1:0]
   143/236: $0\sdram_bankmachine2_trccon_ready[0:0]
   144/236: $0\sdram_bankmachine2_twtpcon_count[1:0]
   145/236: $0\sdram_bankmachine2_twtpcon_ready[0:0]
   146/236: $0\sdram_bankmachine2_row_opened[0:0]
   147/236: $0\sdram_bankmachine2_row[12:0]
   148/236: $0\sdram_bankmachine2_cmd_buffer_source_payload_addr[22:0]
   149/236: $0\sdram_bankmachine2_cmd_buffer_source_payload_we[0:0]
   150/236: $0\sdram_bankmachine2_cmd_buffer_source_last[0:0]
   151/236: $0\sdram_bankmachine2_cmd_buffer_source_first[0:0]
   152/236: $0\sdram_bankmachine2_cmd_buffer_source_valid[0:0]
   153/236: $0\sdram_bankmachine2_cmd_buffer_lookahead_consume[2:0]
   154/236: $0\sdram_bankmachine2_cmd_buffer_lookahead_produce[2:0]
   155/236: $0\sdram_bankmachine2_cmd_buffer_lookahead_level[3:0]
   156/236: $0\sdram_bankmachine1_trascon_count[1:0]
   157/236: $0\sdram_bankmachine1_trascon_ready[0:0]
   158/236: $0\sdram_bankmachine1_trccon_count[1:0]
   159/236: $0\sdram_bankmachine1_trccon_ready[0:0]
   160/236: $0\sdram_bankmachine1_twtpcon_count[1:0]
   161/236: $0\sdram_bankmachine1_twtpcon_ready[0:0]
   162/236: $0\sdram_bankmachine1_row_opened[0:0]
   163/236: $0\sdram_bankmachine1_row[12:0]
   164/236: $0\sdram_bankmachine1_cmd_buffer_source_payload_addr[22:0]
   165/236: $0\sdram_bankmachine1_cmd_buffer_source_payload_we[0:0]
   166/236: $0\sdram_bankmachine1_cmd_buffer_source_last[0:0]
   167/236: $0\sdram_bankmachine1_cmd_buffer_source_first[0:0]
   168/236: $0\sdram_bankmachine1_cmd_buffer_source_valid[0:0]
   169/236: $0\sdram_bankmachine1_cmd_buffer_lookahead_consume[2:0]
   170/236: $0\sdram_bankmachine1_cmd_buffer_lookahead_produce[2:0]
   171/236: $0\sdram_bankmachine1_cmd_buffer_lookahead_level[3:0]
   172/236: $0\sdram_bankmachine0_trascon_count[1:0]
   173/236: $0\sdram_bankmachine0_trascon_ready[0:0]
   174/236: $0\sdram_bankmachine0_trccon_count[1:0]
   175/236: $0\sdram_bankmachine0_trccon_ready[0:0]
   176/236: $0\sdram_bankmachine0_twtpcon_count[1:0]
   177/236: $0\sdram_bankmachine0_twtpcon_ready[0:0]
   178/236: $0\sdram_bankmachine0_row_opened[0:0]
   179/236: $0\sdram_bankmachine0_row[12:0]
   180/236: $0\sdram_bankmachine0_cmd_buffer_source_payload_addr[22:0]
   181/236: $0\sdram_bankmachine0_cmd_buffer_source_payload_we[0:0]
   182/236: $0\sdram_bankmachine0_cmd_buffer_source_last[0:0]
   183/236: $0\sdram_bankmachine0_cmd_buffer_source_first[0:0]
   184/236: $0\sdram_bankmachine0_cmd_buffer_source_valid[0:0]
   185/236: $0\sdram_bankmachine0_cmd_buffer_lookahead_consume[2:0]
   186/236: $0\sdram_bankmachine0_cmd_buffer_lookahead_produce[2:0]
   187/236: $0\sdram_bankmachine0_cmd_buffer_lookahead_level[3:0]
   188/236: $0\sdram_sequencer_count[0:0]
   189/236: $0\sdram_sequencer_counter[2:0]
   190/236: $0\sdram_postponer_count[0:0]
   191/236: $0\sdram_rddata_status[7:0]
   192/236: $0\sdram_wrdata_storage[7:0]
   193/236: $0\sdram_baddress_storage[1:0]
   194/236: $0\sdram_address_storage[12:0]
   195/236: $0\sdram_command_storage[5:0]
   196/236: $0\sdram_storage[3:0]
   197/236: $0\count[22:0]
   198/236: $0\mode[0:0]
   199/236: $0\chaser[3:0]
   200/236: $0\storage[3:0]
   201/236: $0\counter[7:0]
   202/236: $0\miso[0:0]
   203/236: $0\i[0:0]
   204/236: $0\clk1[0:0]
   205/236: $0\cs_n1[0:0]
   206/236: $0\bitbang_en_storage[0:0]
   207/236: $0\bitbang_storage[3:0]
   208/236: $0\bus_ack[0:0]
   209/236: $0\basesoc_timer_enable_storage[0:0]
   210/236: $0\basesoc_timer_pending_r[0:0]
   211/236: $0\basesoc_timer_zero_pending[0:0]
   212/236: $0\basesoc_timer_value_status[31:0]
   213/236: $0\basesoc_timer_update_value_storage[0:0]
   214/236: $0\basesoc_timer_en_storage[0:0]
   215/236: $0\basesoc_timer_reload_storage[31:0]
   216/236: $0\basesoc_timer_load_storage[31:0]
   217/236: $0\basesoc_uart_rx_fifo_consume[3:0]
   218/236: $0\basesoc_uart_rx_fifo_produce[3:0]
   219/236: $0\basesoc_uart_rx_fifo_level0[4:0]
   220/236: $0\basesoc_uart_rx_fifo_readable[0:0]
   221/236: $0\basesoc_uart_tx_fifo_consume[3:0]
   222/236: $0\basesoc_uart_tx_fifo_produce[3:0]
   223/236: $0\basesoc_uart_tx_fifo_level0[4:0]
   224/236: $0\basesoc_uart_tx_fifo_readable[0:0]
   225/236: $0\basesoc_uart_enable_storage[1:0]
   226/236: $0\basesoc_uart_pending_r[1:0]
   227/236: $0\basesoc_uart_rx_pending[0:0]
   228/236: $0\basesoc_uart_tx_pending[0:0]
   229/236: $0\basesoc_rx_count[3:0]
   230/236: $0\basesoc_rx_data[7:0]
   231/236: $0\basesoc_tx_count[3:0]
   232/236: $0\basesoc_tx_data[7:0]
   233/236: $0\basesoc_bus_errors[31:0]
   234/236: $0\basesoc_scratch_storage[31:0]
   235/236: $0\basesoc_reset_storage[1:0]
   236/236: $0\serial_tx[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4126$1304'.
     1/1: $0\por_count[15:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4107$1297'.
     1/1: $0\array_muxed6[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4090$1290'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4073$1283'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4056$1276'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4039$1269'.
     1/1: $0\array_muxed2[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268'.
     1/1: $0\array_muxed1[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4005$1267'.
     1/1: $0\array_muxed0[1:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3991$1266'.
     1/1: $0\rhs_array_muxed31[1:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3977$1265'.
     1/1: $0\rhs_array_muxed30[2:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3963$1264'.
     1/1: $0\rhs_array_muxed29[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3949$1263'.
     1/1: $0\rhs_array_muxed28[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3935$1262'.
     1/1: $0\rhs_array_muxed27[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3921$1261'.
     1/1: $0\rhs_array_muxed26[3:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260'.
     1/1: $0\rhs_array_muxed25[31:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259'.
     1/1: $0\rhs_array_muxed24[29:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3885$1245'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3877$1244'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3861$1229'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3853$1228'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3837$1213'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3829$1212'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3813$1197'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3805$1196'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3780$1194'.
     1/1: $0\t_array_muxed5[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3763$1193'.
     1/1: $0\t_array_muxed4[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3746$1192'.
     1/1: $0\t_array_muxed3[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3729$1191'.
     1/1: $0\rhs_array_muxed11[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3712$1190'.
     1/1: $0\rhs_array_muxed10[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3695$1189'.
     1/1: $0\rhs_array_muxed9[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3678$1188'.
     1/1: $0\rhs_array_muxed8[1:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187'.
     1/1: $0\rhs_array_muxed7[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3644$1186'.
     1/1: $0\rhs_array_muxed6[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3627$1185'.
     1/1: $0\t_array_muxed2[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3610$1184'.
     1/1: $0\t_array_muxed1[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3593$1183'.
     1/1: $0\t_array_muxed0[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3576$1182'.
     1/1: $0\rhs_array_muxed5[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3559$1181'.
     1/1: $0\rhs_array_muxed4[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3542$1180'.
     1/1: $0\rhs_array_muxed3[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3525$1179'.
     1/1: $0\rhs_array_muxed2[1:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178'.
     1/1: $0\rhs_array_muxed1[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3491$1177'.
     1/1: $0\rhs_array_muxed0[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3451$1170'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3444$1169'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3432$1165'.
     1/2: $0\basesoc_csr_bankarray_csrbank5_rxfull_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank5_rxfull_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3423$1161'.
     1/2: $0\basesoc_csr_bankarray_csrbank5_txempty_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank5_txempty_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3414$1157'.
     1/2: $0\basesoc_csr_bankarray_csrbank5_ev_enable0_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank5_ev_enable0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3405$1153'.
     1/2: $0\basesoc_csr_bankarray_csrbank5_ev_pending_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank5_ev_pending_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3396$1149'.
     1/2: $0\basesoc_csr_bankarray_csrbank5_ev_status_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank5_ev_status_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3387$1145'.
     1/2: $0\basesoc_csr_bankarray_csrbank5_rxempty_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank5_rxempty_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3378$1141'.
     1/2: $0\basesoc_csr_bankarray_csrbank5_txfull_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank5_txfull_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3369$1137'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3345$1132'.
     1/2: $0\basesoc_csr_bankarray_csrbank4_ev_enable0_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank4_ev_enable0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3336$1128'.
     1/2: $0\basesoc_csr_bankarray_csrbank4_ev_pending_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank4_ev_pending_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3327$1124'.
     1/2: $0\basesoc_csr_bankarray_csrbank4_ev_status_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank4_ev_status_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3318$1120'.
     1/2: $0\basesoc_csr_bankarray_csrbank4_value_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank4_value_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3309$1116'.
     1/2: $0\basesoc_csr_bankarray_csrbank4_update_value0_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank4_update_value0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3300$1112'.
     1/2: $0\basesoc_csr_bankarray_csrbank4_en0_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank4_en0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3291$1108'.
     1/2: $0\basesoc_csr_bankarray_csrbank4_reload0_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank4_reload0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3282$1104'.
     1/2: $0\basesoc_csr_bankarray_csrbank4_load0_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank4_load0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3264$1099'.
     1/2: $0\basesoc_csr_bankarray_csrbank3_bitbang_en0_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank3_bitbang_en0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3255$1095'.
     1/2: $0\basesoc_csr_bankarray_csrbank3_miso_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank3_miso_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3246$1091'.
     1/2: $0\basesoc_csr_bankarray_csrbank3_bitbang0_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank3_bitbang0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3225$1086'.
     1/2: $0\basesoc_csr_bankarray_csrbank2_dfii_pi0_rddata_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank2_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3216$1082'.
     1/2: $0\basesoc_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3207$1078'.
     1/2: $0\basesoc_csr_bankarray_csrbank2_dfii_pi0_baddress0_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank2_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3198$1074'.
     1/2: $0\basesoc_csr_bankarray_csrbank2_dfii_pi0_address0_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank2_dfii_pi0_address0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3189$1070'.
     1/2: $0\sdram_command_issue_we[0:0]
     2/2: $0\sdram_command_issue_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3180$1066'.
     1/2: $0\basesoc_csr_bankarray_csrbank2_dfii_pi0_command0_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank2_dfii_pi0_command0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3171$1062'.
     1/2: $0\basesoc_csr_bankarray_csrbank2_dfii_control0_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank2_dfii_control0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3160$1057'.
     1/2: $0\basesoc_csr_bankarray_csrbank1_out0_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank1_out0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055'.
     1/1: $0\basesoc_csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3139$1053'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3131$1049'.
     1/2: $0\basesoc_csr_bankarray_csrbank0_bus_errors_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank0_bus_errors_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3122$1045'.
     1/2: $0\basesoc_csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3113$1041'.
     1/2: $0\basesoc_csr_bankarray_csrbank0_reset0_re[0:0]
     2/2: $0\basesoc_csr_bankarray_csrbank0_reset0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028'.
     1/3: $0\basesoc_shared_dat_r[31:0]
     2/3: $0\basesoc_shared_ack[0:0]
     3/3: $0\basesoc_error[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3057$1013'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
     1/9: $0\basesoc_next_state[1:0]
     2/9: $0\basesoc_basesoc_we_next_value_ce2[0:0]
     3/9: $0\basesoc_basesoc_we_next_value2[0:0]
     4/9: $0\basesoc_basesoc_adr_next_value_ce1[0:0]
     5/9: $0\basesoc_basesoc_adr_next_value1[13:0]
     6/9: $0\basesoc_basesoc_wishbone_ack[0:0]
     7/9: $0\basesoc_basesoc_dat_w_next_value_ce0[0:0]
     8/9: $0\basesoc_basesoc_dat_w_next_value0[31:0]
     9/9: $0\basesoc_basesoc_wishbone_dat_r[31:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981'.
     1/7: $0\wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\subfragments_fsm_next_state[1:0]
     4/7: $0\interface_dat_r[127:0]
     5/7: $0\wishbone_bridge_is_ongoing[0:0]
     6/7: $0\interface_ack[0:0]
     7/7: $0\wishbone_bridge_cmd_valid[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976'.
     1/1: $0\wishbone_bridge_wdata_converter_converter_source_payload_data[8:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965'.
     1/7: $0\subfragments_litedramnativeportconverter_next_state[0:0]
     2/7: $0\port_cmd_payload_addr[24:0]
     3/7: $0\port_cmd_payload_we[0:0]
     4/7: $0\wishbone_bridge_cmd_ready[0:0]
     5/7: $0\wishbone_bridge_count_litedramnativeportconverter_next_value_ce[0:0]
     6/7: $0\wishbone_bridge_count_litedramnativeportconverter_next_value[3:0]
     7/7: $0\port_cmd_valid[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2750$963'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
     1/10: $0\subfragments_next_state[1:0]
     2/10: $0\interface_we[0:0]
     3/10: $0\tag_port_we[0:0]
     4/10: $0\interface_stb[0:0]
     5/10: $0\interface_cyc[0:0]
     6/10: $0\write_from_slave[0:0]
     7/10: $0\word_inc[0:0]
     8/10: $0\word_clr[0:0]
     9/10: $0\tag_di_dirty[0:0]
    10/10: $0\wb_sdram_ack[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956'.
     1/1: $0\wb_sdram_dat_r[31:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944'.
     1/2: $0\data_port_dat_w[127:0]
     2/2: $0\data_port_we[15:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943'.
     1/2: $0\sdram_interface_wdata_we[0:0]
     2/2: $0\sdram_interface_wdata[7:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
     1/8: $0\subfragments_multiplexer_next_state[2:0]
     2/8: $0\sdram_choose_req_want_reads[0:0]
     3/8: $0\sdram_en0[0:0]
     4/8: $0\sdram_en1[0:0]
     5/8: $0\sdram_steerer_sel[1:0]
     6/8: $0\sdram_choose_req_cmd_ready[0:0]
     7/8: $0\sdram_cmd_ready[0:0]
     8/8: $0\sdram_choose_req_want_writes[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2502$787'.
     1/1: $0\sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2493$780'.
     1/1: $0\sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2484$773'.
     1/1: $0\sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2475$766'.
     1/1: $0\sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2469$765'.
     1/1: $0\sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2463$764'.
     1/1: $0\sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2457$763'.
     1/1: $0\sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2443$710'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2436$707'.
     1/1: $0\sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2430$706'.
     1/1: $0\sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2424$705'.
     1/1: $0\sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2410$652'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
     1/14: $0\subfragments_bankmachine3_next_state[2:0]
     2/14: $0\sdram_bankmachine3_cmd_payload_is_cmd[0:0]
     3/14: $0\sdram_bankmachine3_cmd_payload_we[0:0]
     4/14: $0\sdram_bankmachine3_cmd_payload_ras[0:0]
     5/14: $0\sdram_bankmachine3_cmd_payload_cas[0:0]
     6/14: $0\sdram_bankmachine3_row_close[0:0]
     7/14: $0\sdram_bankmachine3_row_open[0:0]
     8/14: $0\sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine3_refresh_gnt[0:0]
    10/14: $0\sdram_bankmachine3_req_rdata_valid[0:0]
    11/14: $0\sdram_bankmachine3_row_col_n_addr_sel[0:0]
    12/14: $0\sdram_bankmachine3_req_wdata_ready[0:0]
    13/14: $0\sdram_bankmachine3_cmd_payload_is_write[0:0]
    14/14: $0\sdram_bankmachine3_cmd_payload_is_read[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2287$600'.
     1/1: $0\sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2265$596'.
     1/1: $0\sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587'.
     1/1: $0\sdram_bankmachine3_cmd_payload_a[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
     1/14: $0\subfragments_bankmachine2_next_state[2:0]
     2/14: $0\sdram_bankmachine2_cmd_payload_is_cmd[0:0]
     3/14: $0\sdram_bankmachine2_cmd_payload_we[0:0]
     4/14: $0\sdram_bankmachine2_row_col_n_addr_sel[0:0]
     5/14: $0\sdram_bankmachine2_cmd_payload_ras[0:0]
     6/14: $0\sdram_bankmachine2_cmd_payload_cas[0:0]
     7/14: $0\sdram_bankmachine2_row_close[0:0]
     8/14: $0\sdram_bankmachine2_row_open[0:0]
     9/14: $0\sdram_bankmachine2_cmd_valid[0:0]
    10/14: $0\sdram_bankmachine2_refresh_gnt[0:0]
    11/14: $0\sdram_bankmachine2_req_rdata_valid[0:0]
    12/14: $0\sdram_bankmachine2_req_wdata_ready[0:0]
    13/14: $0\sdram_bankmachine2_cmd_payload_is_write[0:0]
    14/14: $0\sdram_bankmachine2_cmd_payload_is_read[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2136$570'.
     1/1: $0\sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2114$566'.
     1/1: $0\sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557'.
     1/1: $0\sdram_bankmachine2_cmd_payload_a[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
     1/14: $0\subfragments_bankmachine1_next_state[2:0]
     2/14: $0\sdram_bankmachine1_cmd_payload_is_cmd[0:0]
     3/14: $0\sdram_bankmachine1_cmd_payload_we[0:0]
     4/14: $0\sdram_bankmachine1_cmd_payload_ras[0:0]
     5/14: $0\sdram_bankmachine1_cmd_payload_cas[0:0]
     6/14: $0\sdram_bankmachine1_row_close[0:0]
     7/14: $0\sdram_bankmachine1_row_open[0:0]
     8/14: $0\sdram_bankmachine1_row_col_n_addr_sel[0:0]
     9/14: $0\sdram_bankmachine1_cmd_valid[0:0]
    10/14: $0\sdram_bankmachine1_refresh_gnt[0:0]
    11/14: $0\sdram_bankmachine1_req_rdata_valid[0:0]
    12/14: $0\sdram_bankmachine1_req_wdata_ready[0:0]
    13/14: $0\sdram_bankmachine1_cmd_payload_is_write[0:0]
    14/14: $0\sdram_bankmachine1_cmd_payload_is_read[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1985$540'.
     1/1: $0\sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1963$536'.
     1/1: $0\sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527'.
     1/1: $0\sdram_bankmachine1_cmd_payload_a[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
     1/14: $0\subfragments_bankmachine0_next_state[2:0]
     2/14: $0\sdram_bankmachine0_cmd_payload_is_cmd[0:0]
     3/14: $0\sdram_bankmachine0_cmd_payload_we[0:0]
     4/14: $0\sdram_bankmachine0_cmd_payload_ras[0:0]
     5/14: $0\sdram_bankmachine0_cmd_payload_cas[0:0]
     6/14: $0\sdram_bankmachine0_row_close[0:0]
     7/14: $0\sdram_bankmachine0_row_open[0:0]
     8/14: $0\sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine0_refresh_gnt[0:0]
    10/14: $0\sdram_bankmachine0_row_col_n_addr_sel[0:0]
    11/14: $0\sdram_bankmachine0_req_rdata_valid[0:0]
    12/14: $0\sdram_bankmachine0_req_wdata_ready[0:0]
    13/14: $0\sdram_bankmachine0_cmd_payload_is_write[0:0]
    14/14: $0\sdram_bankmachine0_cmd_payload_is_read[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1834$510'.
     1/1: $0\sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1812$506'.
     1/1: $0\sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497'.
     1/1: $0\sdram_bankmachine0_cmd_payload_a[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493'.
     1/4: $0\subfragments_refresher_next_state[1:0]
     2/4: $0\sdram_sequencer_start0[0:0]
     3/4: $0\sdram_cmd_last[0:0]
     4/4: $0\sdram_cmd_valid[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480'.
     1/4: $0\sdram_inti_p0_ras_n[0:0]
     2/4: $0\sdram_inti_p0_cas_n[0:0]
     3/4: $0\sdram_inti_p0_we_n[0:0]
     4/4: $0\sdram_inti_p0_cs_n[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
     1/18: $0\sdram_master_p0_rddata_en[0:0]
     2/18: $0\sdram_master_p0_wrdata_mask[0:0]
     3/18: $0\sdram_master_p0_wrdata_en[0:0]
     4/18: $0\sdram_master_p0_wrdata[7:0]
     5/18: $0\sdram_master_p0_act_n[0:0]
     6/18: $0\sdram_master_p0_reset_n[0:0]
     7/18: $0\sdram_master_p0_odt[0:0]
     8/18: $0\sdram_master_p0_cke[0:0]
     9/18: $0\sdram_master_p0_we_n[0:0]
    10/18: $0\sdram_master_p0_ras_n[0:0]
    11/18: $0\sdram_master_p0_cs_n[0:0]
    12/18: $0\sdram_master_p0_cas_n[0:0]
    13/18: $0\sdram_master_p0_bank[1:0]
    14/18: $0\sdram_master_p0_address[12:0]
    15/18: $0\sdram_inti_p0_rddata_valid[0:0]
    16/18: $0\sdram_inti_p0_rddata[7:0]
    17/18: $0\sdram_slave_p0_rddata_valid[0:0]
    18/18: $0\sdram_slave_p0_rddata[7:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1598$476'.
     1/1: $0\user_led0[3:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1579$474'.
     1/4: $0\spiflash_mosi[0:0]
     2/4: $0\spiflash_cs_n[0:0]
     3/4: $0\spiflash_clk[0:0]
     4/4: $0\miso_status[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1565$470'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1546$462'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1516$451'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1493$442'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1485$440'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427'.
     1/8: $0\subfragments_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     3/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_source_payload_data[7:0]
     6/8: $0\basesoc_rx_source_valid[0:0]
     7/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     8/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
     1/9: $0\subfragments_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     3/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
     4/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     5/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     6/9: $0\basesoc_tx_enable[0:0]
     7/9: $0\basesoc_tx_sink_ready[0:0]
     8/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     9/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1367$411'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410'.
     1/6: $0\wb_bus_dat_r[15:0]
     2/6: $0\converted_interface_dat_w[31:0] [31:16]
     3/6: $0\converted_interface_dat_w[31:0] [15:0]
     4/6: $0\converted_interface_sel[3:0] [1:0]
     5/6: $0\converted_interface_sel[3:0] [3:2]
     6/6: $0\converted_interface_adr[29:0]

19.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\beaglewire.\basesoc_basesoc_wishbone_err' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1091$2151'.
No latch inferred for signal `\beaglewire.\subfragments_locked3' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1061$2130'.
No latch inferred for signal `\beaglewire.\subfragments_locked2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1060$2129'.
No latch inferred for signal `\beaglewire.\subfragments_locked1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1059$2128'.
No latch inferred for signal `\beaglewire.\subfragments_locked0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1058$2127'.
No latch inferred for signal `\beaglewire.\wishbone_bridge_wdata_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:949$2087'.
No latch inferred for signal `\beaglewire.\wishbone_bridge_wdata_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:948$2086'.
No latch inferred for signal `\beaglewire.\wb_sdram_err' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:915$2069'.
No latch inferred for signal `\beaglewire.\port_rdata_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:903$2066'.
No latch inferred for signal `\beaglewire.\port_rdata_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:902$2065'.
No latch inferred for signal `\beaglewire.\sdram_tfawcon_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:874$2053'.
No latch inferred for signal `\beaglewire.\sdram_steerer1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:869$2050'.
No latch inferred for signal `\beaglewire.\sdram_steerer0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:868$2049'.
No latch inferred for signal `\beaglewire.\sdram_nop_ba' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:866$2047'.
No latch inferred for signal `\beaglewire.\sdram_nop_a' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:865$2046'.
No latch inferred for signal `\beaglewire.\sdram_choose_cmd_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:834$2031'.
No latch inferred for signal `\beaglewire.\sdram_choose_cmd_want_activates' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:832$2030'.
No latch inferred for signal `\beaglewire.\sdram_choose_cmd_want_cmds' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:831$2029'.
No latch inferred for signal `\beaglewire.\sdram_choose_cmd_want_writes' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:830$2028'.
No latch inferred for signal `\beaglewire.\sdram_choose_cmd_want_reads' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:829$2027'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_lookahead_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:782$2007'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_lookahead_sink_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:766$2005'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_lookahead_sink_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:765$2004'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_lookahead_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:698$1971'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_lookahead_sink_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:682$1969'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_lookahead_sink_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:681$1968'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_lookahead_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:614$1935'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_lookahead_sink_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:598$1933'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_lookahead_sink_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:597$1932'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_lookahead_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:530$1899'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_lookahead_sink_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:514$1897'.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_lookahead_sink_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:513$1896'.
No latch inferred for signal `\beaglewire.\sdram_cmd_payload_is_write' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:475$1875'.
No latch inferred for signal `\beaglewire.\sdram_cmd_payload_is_read' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:474$1874'.
No latch inferred for signal `\beaglewire.\sdram_dfi_p0_act_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:459$1863'.
No latch inferred for signal `\beaglewire.\sdram_command_issue_w' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:409$1846'.
No latch inferred for signal `\beaglewire.\sdram_inti_p0_act_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:359$1821'.
No latch inferred for signal `\beaglewire.\bus_err' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:286$1793'.
No latch inferred for signal `\beaglewire.\basesoc_uart_rx_fifo_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:218$1768'.
No latch inferred for signal `\beaglewire.\basesoc_uart_tx_fifo_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:181$1762'.
No latch inferred for signal `\beaglewire.\basesoc_uart_tx_fifo_sink_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:165$1759'.
No latch inferred for signal `\beaglewire.\basesoc_uart_tx_fifo_sink_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:164$1758'.
No latch inferred for signal `\beaglewire.\basesoc_rx_source_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:101$1731'.
No latch inferred for signal `\beaglewire.\basesoc_rx_source_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:100$1730'.
No latch inferred for signal `\beaglewire.\basesoc_ram_bus_err' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:83$1721'.
No latch inferred for signal `\beaglewire.\basesoc_serv_dbus_bte' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:69$1719'.
No latch inferred for signal `\beaglewire.\basesoc_serv_dbus_cti' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:68$1718'.
No latch inferred for signal `\beaglewire.\basesoc_serv_ibus_bte' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:58$1717'.
No latch inferred for signal `\beaglewire.\basesoc_serv_ibus_cti' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:57$1716'.
No latch inferred for signal `\beaglewire.\basesoc_serv_ibus_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:56$1715'.
No latch inferred for signal `\beaglewire.\basesoc_serv_ibus_dat_w' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:50$1714'.
No latch inferred for signal `\beaglewire.\array_muxed6' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4107$1297'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed6` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4107$1297`.
No latch inferred for signal `\beaglewire.\array_muxed5' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4090$1290'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed5` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4090$1290`.
No latch inferred for signal `\beaglewire.\array_muxed4' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4073$1283'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed4` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4073$1283`.
No latch inferred for signal `\beaglewire.\array_muxed3' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4056$1276'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed3` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4056$1276`.
No latch inferred for signal `\beaglewire.\array_muxed2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4039$1269'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed2` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4039$1269`.
No latch inferred for signal `\beaglewire.\array_muxed1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed1 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268`.
No latch inferred for signal `\beaglewire.\array_muxed0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4005$1267'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed0 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4005$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\array_muxed0 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4005$1267`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed31' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3991$1266'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed31 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3991$1266`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed31 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3991$1266`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed30' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3977$1265'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed30 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3977$1265`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed30 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3977$1265`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed30 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3977$1265`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed29' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3963$1264'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed29` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3963$1264`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed28' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3949$1263'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed28` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3949$1263`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed27' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3935$1262'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed27` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3935$1262`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed26' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3921$1261'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed26 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3921$1261`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed26 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3921$1261`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed26 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3921$1261`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed26 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3921$1261`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed25' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed25 [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed24' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed24 [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed23' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3885$1245'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed23` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3885$1245`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed22' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3877$1244'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed22` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3877$1244`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed21' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed21 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed20' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3861$1229'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed20` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3861$1229`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed19' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3853$1228'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed19` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3853$1228`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed18' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed18 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed17' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3837$1213'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed17` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3837$1213`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed16' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3829$1212'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed16` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3829$1212`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed15' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed15 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed14' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3813$1197'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed14` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3813$1197`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed13' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3805$1196'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed13` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3805$1196`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed12' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed12 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195`.
No latch inferred for signal `\beaglewire.\t_array_muxed5' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3780$1194'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\t_array_muxed5` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3780$1194`.
No latch inferred for signal `\beaglewire.\t_array_muxed4' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3763$1193'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\t_array_muxed4` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3763$1193`.
No latch inferred for signal `\beaglewire.\t_array_muxed3' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3746$1192'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\t_array_muxed3` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3746$1192`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed11' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3729$1191'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed11` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3729$1191`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed10' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3712$1190'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed10` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3712$1190`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed9' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3695$1189'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed9` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3695$1189`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed8' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3678$1188'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed8 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3678$1188`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed8 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3678$1188`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed7' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed7 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed6' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3644$1186'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed6` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3644$1186`.
No latch inferred for signal `\beaglewire.\t_array_muxed2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3627$1185'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\t_array_muxed2` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3627$1185`.
No latch inferred for signal `\beaglewire.\t_array_muxed1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3610$1184'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\t_array_muxed1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3610$1184`.
No latch inferred for signal `\beaglewire.\t_array_muxed0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3593$1183'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\t_array_muxed0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3593$1183`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed5' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3576$1182'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed5` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3576$1182`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed4' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3559$1181'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed4` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3559$1181`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed3' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3542$1180'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed3` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3542$1180`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3525$1179'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed2 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3525$1179`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed2 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3525$1179`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed1 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178`.
No latch inferred for signal `\beaglewire.\rhs_array_muxed0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3491$1177'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\rhs_array_muxed0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3491$1177`.
No latch inferred for signal `\beaglewire.\basesoc_uart_pending_status' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3451$1170'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_pending_status [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3451$1170`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_pending_status [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3451$1170`.
No latch inferred for signal `\beaglewire.\basesoc_uart_status_status' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3444$1169'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_status_status [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3444$1169`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_status_status [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3444$1169`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_rxfull_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3432$1165'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_rxfull_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3432$1165`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_rxfull_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3432$1165'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_rxfull_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3432$1165`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_txempty_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3423$1161'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_txempty_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3423$1161`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_txempty_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3423$1161'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_txempty_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3423$1161`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_enable0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3414$1157'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_enable0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3414$1157`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_enable0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3414$1157'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_enable0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3414$1157`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_pending_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3405$1153'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_pending_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3405$1153`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_pending_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3405$1153'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_pending_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3405$1153`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_status_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3396$1149'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_status_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3396$1149`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_status_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3396$1149'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_ev_status_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3396$1149`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_rxempty_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3387$1145'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_rxempty_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3387$1145`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_rxempty_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3387$1145'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_rxempty_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3387$1145`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_txfull_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3378$1141'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_txfull_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3378$1141`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank5_txfull_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3378$1141'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank5_txfull_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3378$1141`.
No latch inferred for signal `\beaglewire.\basesoc_uart_rxtx_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3369$1137'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_rxtx_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3369$1137`.
No latch inferred for signal `\beaglewire.\basesoc_uart_rxtx_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3369$1137'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_rxtx_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3369$1137`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_enable0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3345$1132'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_enable0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3345$1132`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_enable0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3345$1132'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_enable0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3345$1132`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_pending_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3336$1128'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_pending_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3336$1128`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_pending_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3336$1128'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_pending_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3336$1128`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_status_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3327$1124'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_status_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3327$1124`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_status_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3327$1124'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_ev_status_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3327$1124`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_value_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3318$1120'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_value_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3318$1120`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_value_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3318$1120'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_value_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3318$1120`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_update_value0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3309$1116'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_update_value0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3309$1116`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_update_value0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3309$1116'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_update_value0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3309$1116`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_en0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3300$1112'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_en0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3300$1112`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_en0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3300$1112'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_en0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3300$1112`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_reload0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3291$1108'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_reload0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3291$1108`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_reload0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3291$1108'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_reload0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3291$1108`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_load0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3282$1104'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_load0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3282$1104`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank4_load0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3282$1104'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank4_load0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3282$1104`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank3_bitbang_en0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3264$1099'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank3_bitbang_en0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3264$1099`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank3_bitbang_en0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3264$1099'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank3_bitbang_en0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3264$1099`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank3_miso_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3255$1095'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank3_miso_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3255$1095`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank3_miso_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3255$1095'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank3_miso_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3255$1095`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank3_bitbang0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3246$1091'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank3_bitbang0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3246$1091`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank3_bitbang0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3246$1091'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank3_bitbang0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3246$1091`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_rddata_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3225$1086'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_rddata_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3225$1086`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_rddata_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3225$1086'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_rddata_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3225$1086`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3216$1082'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3216$1082`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3216$1082'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3216$1082`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_baddress0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3207$1078'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_baddress0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3207$1078`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_baddress0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3207$1078'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_baddress0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3207$1078`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_address0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3198$1074'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_address0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3198$1074`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_address0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3198$1074'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_address0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3198$1074`.
No latch inferred for signal `\beaglewire.\sdram_command_issue_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3189$1070'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_command_issue_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3189$1070`.
No latch inferred for signal `\beaglewire.\sdram_command_issue_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3189$1070'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_command_issue_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3189$1070`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_command0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3180$1066'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_command0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3180$1066`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_command0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3180$1066'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_pi0_command0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3180$1066`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_control0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3171$1062'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_control0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3171$1062`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_control0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3171$1062'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank2_dfii_control0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3171$1062`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank1_out0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3160$1057'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank1_out0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3160$1057`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank1_out0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3160$1057'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank1_out0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3160$1057`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_sram_bus_dat_r [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055`.
No latch inferred for signal `\beaglewire.\basesoc_soc_rst' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3139$1053'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_soc_rst` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3139$1053`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank0_bus_errors_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3131$1049'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank0_bus_errors_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3131$1049`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank0_bus_errors_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3131$1049'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank0_bus_errors_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3131$1049`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank0_scratch0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3122$1045'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank0_scratch0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3122$1045`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank0_scratch0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3122$1045'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank0_scratch0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3122$1045`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank0_reset0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3113$1041'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank0_reset0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3113$1041`.
No latch inferred for signal `\beaglewire.\basesoc_csr_bankarray_csrbank0_reset0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3113$1041'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_csr_bankarray_csrbank0_reset0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3113$1041`.
No latch inferred for signal `\beaglewire.\basesoc_shared_dat_r' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_dat_r [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
No latch inferred for signal `\beaglewire.\basesoc_shared_ack' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_shared_ack` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
No latch inferred for signal `\beaglewire.\basesoc_error' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_error` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028`.
No latch inferred for signal `\beaglewire.\basesoc_slave_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3057$1013'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_slave_sel [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3057$1013`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_slave_sel [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3057$1013`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_slave_sel [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3057$1013`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_slave_sel [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3057$1013`.
No latch inferred for signal `\beaglewire.\basesoc_basesoc_wishbone_dat_r' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_dat_r [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
No latch inferred for signal `\beaglewire.\basesoc_basesoc_wishbone_ack' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_wishbone_ack` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
No latch inferred for signal `\beaglewire.\basesoc_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
No latch inferred for signal `\beaglewire.\basesoc_basesoc_dat_w_next_value0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value0 [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
No latch inferred for signal `\beaglewire.\basesoc_basesoc_dat_w_next_value_ce0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_dat_w_next_value_ce0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
No latch inferred for signal `\beaglewire.\basesoc_basesoc_adr_next_value1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value1 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
No latch inferred for signal `\beaglewire.\basesoc_basesoc_adr_next_value_ce1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_adr_next_value_ce1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
No latch inferred for signal `\beaglewire.\basesoc_basesoc_we_next_value2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_we_next_value2` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
No latch inferred for signal `\beaglewire.\basesoc_basesoc_we_next_value_ce2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_basesoc_we_next_value_ce2` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997`.
No latch inferred for signal `\beaglewire.\interface_dat_r' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [32]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [33]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [34]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [35]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [36]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [37]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [38]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [39]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [40]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [41]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [42]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [43]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [44]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [45]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [46]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [47]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [48]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [49]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [50]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [51]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [52]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [53]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [54]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [55]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [56]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [57]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [58]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [59]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [60]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [61]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [62]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [63]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [64]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [65]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [66]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [67]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [68]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [69]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [70]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [71]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [72]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [73]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [74]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [75]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [76]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [77]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [78]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [79]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [80]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [81]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [82]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [83]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [84]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [85]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [86]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [87]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [88]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [89]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [90]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [91]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [92]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [93]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [94]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [95]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [96]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [97]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [98]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [99]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [100]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [101]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [102]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [103]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [104]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [105]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [106]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [107]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [108]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [109]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [110]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [111]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [112]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [113]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [114]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [115]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [116]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [117]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [118]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [119]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [120]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [121]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [122]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [123]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [124]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [125]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [126]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_dat_r [127]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
No latch inferred for signal `\beaglewire.\interface_ack' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_ack` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
No latch inferred for signal `\beaglewire.\wishbone_bridge_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
No latch inferred for signal `\beaglewire.\wishbone_bridge_is_ongoing' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_is_ongoing` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
No latch inferred for signal `\beaglewire.\subfragments_fsm_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_fsm_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_fsm_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
No latch inferred for signal `\beaglewire.\wishbone_bridge_aborted_fsm_next_value' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_aborted_fsm_next_value` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
No latch inferred for signal `\beaglewire.\wishbone_bridge_aborted_fsm_next_value_ce' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_aborted_fsm_next_value_ce` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981`.
No latch inferred for signal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977`.
No latch inferred for signal `\beaglewire.\wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976`.
No latch inferred for signal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970`.
No latch inferred for signal `\beaglewire.\port_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
No latch inferred for signal `\beaglewire.\port_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
No latch inferred for signal `\beaglewire.\port_cmd_payload_addr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\port_cmd_payload_addr [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
No latch inferred for signal `\beaglewire.\wishbone_bridge_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
No latch inferred for signal `\beaglewire.\subfragments_litedramnativeportconverter_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_litedramnativeportconverter_next_state` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
No latch inferred for signal `\beaglewire.\wishbone_bridge_count_litedramnativeportconverter_next_value' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_count_litedramnativeportconverter_next_value [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_count_litedramnativeportconverter_next_value [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_count_litedramnativeportconverter_next_value [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_count_litedramnativeportconverter_next_value [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
No latch inferred for signal `\beaglewire.\wishbone_bridge_count_litedramnativeportconverter_next_value_ce' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_count_litedramnativeportconverter_next_value_ce` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965`.
No latch inferred for signal `\beaglewire.\wishbone_bridge_wdata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2750$963'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wishbone_bridge_wdata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2750$963`.
No latch inferred for signal `\beaglewire.\wb_sdram_ack' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_ack` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957`.
No latch inferred for signal `\beaglewire.\interface_cyc' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_cyc` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957`.
No latch inferred for signal `\beaglewire.\interface_stb' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_stb` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957`.
No latch inferred for signal `\beaglewire.\interface_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\interface_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957`.
No latch inferred for signal `\beaglewire.\write_from_slave' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\write_from_slave` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957`.
No latch inferred for signal `\beaglewire.\tag_port_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\tag_port_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957`.
No latch inferred for signal `\beaglewire.\tag_di_dirty' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\tag_di_dirty` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957`.
No latch inferred for signal `\beaglewire.\word_clr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\word_clr` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957`.
No latch inferred for signal `\beaglewire.\word_inc' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\word_inc` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957`.
No latch inferred for signal `\beaglewire.\subfragments_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957`.
No latch inferred for signal `\beaglewire.\wb_sdram_dat_r' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_sdram_dat_r [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956`.
No latch inferred for signal `\beaglewire.\data_port_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_we [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
No latch inferred for signal `\beaglewire.\data_port_dat_w' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [32]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [33]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [34]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [35]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [36]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [37]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [38]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [39]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [40]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [41]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [42]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [43]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [44]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [45]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [46]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [47]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [48]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [49]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [50]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [51]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [52]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [53]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [54]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [55]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [56]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [57]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [58]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [59]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [60]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [61]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [62]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [63]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [64]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [65]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [66]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [67]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [68]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [69]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [70]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [71]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [72]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [73]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [74]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [75]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [76]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [77]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [78]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [79]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [80]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [81]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [82]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [83]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [84]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [85]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [86]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [87]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [88]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [89]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [90]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [91]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [92]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [93]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [94]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [95]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [96]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [97]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [98]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [99]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [100]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [101]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [102]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [103]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [104]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [105]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [106]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [107]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [108]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [109]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [110]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [111]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [112]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [113]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [114]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [115]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [116]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [117]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [118]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [119]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [120]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [121]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [122]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [123]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [124]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [125]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [126]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\data_port_dat_w [127]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944`.
No latch inferred for signal `\beaglewire.\sdram_interface_wdata' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_interface_wdata [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_interface_wdata [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_interface_wdata [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_interface_wdata [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_interface_wdata [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_interface_wdata [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_interface_wdata [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_interface_wdata [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943`.
No latch inferred for signal `\beaglewire.\sdram_interface_wdata_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_interface_wdata_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943`.
No latch inferred for signal `\beaglewire.\sdram_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
No latch inferred for signal `\beaglewire.\sdram_choose_req_want_reads' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_req_want_reads` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
No latch inferred for signal `\beaglewire.\sdram_choose_req_want_writes' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_req_want_writes` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
No latch inferred for signal `\beaglewire.\sdram_choose_req_want_activates' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_req_want_activates` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
No latch inferred for signal `\beaglewire.\sdram_choose_req_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_req_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
No latch inferred for signal `\beaglewire.\sdram_steerer_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_steerer_sel [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_steerer_sel [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
No latch inferred for signal `\beaglewire.\sdram_en0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_en0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
No latch inferred for signal `\beaglewire.\sdram_en1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_en1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
No latch inferred for signal `\beaglewire.\subfragments_multiplexer_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_multiplexer_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_multiplexer_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_multiplexer_next_state [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2502$787'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2502$787`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2493$780'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2493$780`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2484$773'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2484$773`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2475$766'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2475$766`.
No latch inferred for signal `\beaglewire.\sdram_choose_req_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2469$765'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_req_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2469$765`.
No latch inferred for signal `\beaglewire.\sdram_choose_req_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2463$764'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_req_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2463$764`.
No latch inferred for signal `\beaglewire.\sdram_choose_req_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2457$763'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_req_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2457$763`.
No latch inferred for signal `\beaglewire.\sdram_choose_req_valids' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2443$710'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_req_valids [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2443$710`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_req_valids [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2443$710`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_req_valids [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2443$710`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_req_valids [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2443$710`.
No latch inferred for signal `\beaglewire.\sdram_choose_cmd_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2436$707'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_cmd_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2436$707`.
No latch inferred for signal `\beaglewire.\sdram_choose_cmd_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2430$706'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_cmd_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2430$706`.
No latch inferred for signal `\beaglewire.\sdram_choose_cmd_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2424$705'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_cmd_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2424$705`.
No latch inferred for signal `\beaglewire.\sdram_choose_cmd_valids' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2410$652'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_cmd_valids [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2410$652`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_cmd_valids [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2410$652`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_cmd_valids [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2410$652`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_choose_cmd_valids [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2410$652`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_req_wdata_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_req_wdata_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_req_rdata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_req_rdata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_refresh_gnt' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_refresh_gnt` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_payload_is_cmd' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_is_cmd` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_payload_is_read' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_is_read` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_payload_is_write' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_is_write` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_row_open' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_row_open` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_row_close' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_row_close` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_row_col_n_addr_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_row_col_n_addr_sel` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\subfragments_bankmachine3_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine3_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine3_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine3_next_state [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2287$600'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2287$600`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2287$600`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2287$600`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_auto_precharge' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2265$596'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_auto_precharge` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2265$596`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine3_cmd_payload_a' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine3_cmd_payload_a [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_req_wdata_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_req_wdata_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_req_rdata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_req_rdata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_refresh_gnt' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_refresh_gnt` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_payload_is_cmd' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_is_cmd` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_payload_is_read' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_is_read` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_payload_is_write' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_is_write` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_row_open' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_row_open` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_row_close' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_row_close` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_row_col_n_addr_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_row_col_n_addr_sel` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\subfragments_bankmachine2_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine2_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine2_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine2_next_state [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2136$570'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2136$570`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2136$570`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2136$570`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_auto_precharge' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2114$566'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_auto_precharge` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2114$566`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine2_cmd_payload_a' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine2_cmd_payload_a [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_req_wdata_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_req_wdata_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_req_rdata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_req_rdata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_refresh_gnt' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_refresh_gnt` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_payload_is_cmd' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_is_cmd` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_payload_is_read' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_is_read` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_payload_is_write' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_is_write` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_row_open' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_row_open` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_row_close' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_row_close` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_row_col_n_addr_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_row_col_n_addr_sel` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\subfragments_bankmachine1_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine1_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine1_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine1_next_state [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1985$540'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1985$540`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1985$540`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1985$540`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_auto_precharge' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1963$536'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_auto_precharge` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1963$536`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine1_cmd_payload_a' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine1_cmd_payload_a [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_req_wdata_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_req_wdata_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_req_rdata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_req_rdata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_refresh_gnt' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_refresh_gnt` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_payload_is_cmd' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_is_cmd` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_payload_is_read' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_is_read` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_payload_is_write' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_is_write` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_row_open' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_row_open` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_row_close' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_row_close` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_row_col_n_addr_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_row_col_n_addr_sel` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\subfragments_bankmachine0_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine0_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine0_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_bankmachine0_next_state [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1834$510'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1834$510`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1834$510`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1834$510`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_auto_precharge' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1812$506'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_auto_precharge` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1812$506`.
No latch inferred for signal `\beaglewire.\sdram_bankmachine0_cmd_payload_a' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_bankmachine0_cmd_payload_a [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497`.
No latch inferred for signal `\beaglewire.\sdram_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493`.
No latch inferred for signal `\beaglewire.\sdram_cmd_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_cmd_last` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493`.
No latch inferred for signal `\beaglewire.\sdram_sequencer_start0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_sequencer_start0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493`.
No latch inferred for signal `\beaglewire.\subfragments_refresher_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_refresher_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_refresher_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493`.
No latch inferred for signal `\beaglewire.\sdram_inti_p0_cas_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\sdram_inti_p0_cas_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480`.
No latch inferred for signal `\beaglewire.\sdram_inti_p0_cs_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\sdram_inti_p0_cs_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480`.
No latch inferred for signal `\beaglewire.\sdram_inti_p0_ras_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\sdram_inti_p0_ras_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480`.
No latch inferred for signal `\beaglewire.\sdram_inti_p0_we_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\sdram_inti_p0_we_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480`.
No latch inferred for signal `\beaglewire.\sdram_inti_p0_rddata' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_inti_p0_rddata [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_inti_p0_rddata [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_inti_p0_rddata [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_inti_p0_rddata [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_inti_p0_rddata [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_inti_p0_rddata [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_inti_p0_rddata [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_inti_p0_rddata [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_inti_p0_rddata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_inti_p0_rddata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_slave_p0_rddata' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_slave_p0_rddata [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_slave_p0_rddata [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_slave_p0_rddata [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_slave_p0_rddata [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_slave_p0_rddata [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_slave_p0_rddata [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_slave_p0_rddata [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_slave_p0_rddata [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_slave_p0_rddata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_slave_p0_rddata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_address' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_address [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_bank' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_bank [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_bank [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_cas_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\sdram_master_p0_cas_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_cs_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\sdram_master_p0_cs_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_ras_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\sdram_master_p0_ras_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_we_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\sdram_master_p0_we_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_cke' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_cke` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_odt' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_odt` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_reset_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_reset_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_act_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\sdram_master_p0_act_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_wrdata' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_wrdata [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_wrdata [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_wrdata [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_wrdata [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_wrdata [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_wrdata [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_wrdata [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_wrdata [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_wrdata_en' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_wrdata_en` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_wrdata_mask' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_wrdata_mask` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\sdram_master_p0_rddata_en' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\sdram_master_p0_rddata_en` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479`.
No latch inferred for signal `\beaglewire.\user_led0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1598$476'.
No latch inferred for signal `\beaglewire.\spiflash_cs_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1579$474'.
No latch inferred for signal `\beaglewire.\spiflash_clk' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1579$474'.
No latch inferred for signal `\beaglewire.\spiflash_mosi' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1579$474'.
No latch inferred for signal `\beaglewire.\miso_status' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1579$474'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\miso_status` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1579$474`.
No latch inferred for signal `\beaglewire.\basesoc_timer_zero_clear' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1565$470'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_timer_zero_clear` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1565$470`.
No latch inferred for signal `\beaglewire.\basesoc_uart_rx_fifo_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1546$462'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1546$462`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1546$462`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1546$462`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1546$462`.
No latch inferred for signal `\beaglewire.\basesoc_uart_tx_fifo_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1516$451'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1516$451`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1516$451`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1516$451`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1516$451`.
No latch inferred for signal `\beaglewire.\basesoc_uart_rx_clear' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1493$442'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_rx_clear` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1493$442`.
No latch inferred for signal `\beaglewire.\basesoc_uart_tx_clear' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1485$440'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_uart_tx_clear` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1485$440`.
No latch inferred for signal `\beaglewire.\basesoc_rx_source_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_source_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
No latch inferred for signal `\beaglewire.\basesoc_rx_source_payload_data' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_source_payload_data [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_source_payload_data [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_source_payload_data [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_source_payload_data [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_source_payload_data [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_source_payload_data [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_source_payload_data [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_source_payload_data [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
No latch inferred for signal `\beaglewire.\basesoc_rx_enable' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_enable` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
No latch inferred for signal `\beaglewire.\subfragments_rs232phyrx_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_rs232phyrx_next_state` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
No latch inferred for signal `\beaglewire.\basesoc_rx_count_rs232phyrx_next_value0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
No latch inferred for signal `\beaglewire.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
No latch inferred for signal `\beaglewire.\basesoc_rx_data_rs232phyrx_next_value1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
No latch inferred for signal `\beaglewire.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427`.
No latch inferred for signal `\beaglewire.\basesoc_tx_sink_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_sink_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
No latch inferred for signal `\beaglewire.\basesoc_tx_enable' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_enable` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
No latch inferred for signal `\beaglewire.\subfragments_rs232phytx_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\subfragments_rs232phytx_next_state` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
No latch inferred for signal `\beaglewire.\basesoc_tx_count_rs232phytx_next_value0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
No latch inferred for signal `\beaglewire.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
No latch inferred for signal `\beaglewire.\basesoc_serial_tx_rs232phytx_next_value1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_serial_tx_rs232phytx_next_value1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
No latch inferred for signal `\beaglewire.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
No latch inferred for signal `\beaglewire.\basesoc_tx_data_rs232phytx_next_value2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
No latch inferred for signal `\beaglewire.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424`.
No latch inferred for signal `\beaglewire.\basesoc_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1367$411'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_we [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1367$411`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_we [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1367$411`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_we [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1367$411`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\basesoc_we [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1367$411`.
No latch inferred for signal `\beaglewire.\wb_bus_dat_r' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\wb_bus_dat_r [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
No latch inferred for signal `\beaglewire.\converted_interface_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_adr [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
No latch inferred for signal `\beaglewire.\converted_interface_dat_w' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_dat_w [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
No latch inferred for signal `\beaglewire.\converted_interface_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_sel [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_sel [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_sel [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\converted_interface_sel [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410`.

19.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241'.
  created $adff cell `$procdff$6183' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274$234'.
  created $dff cell `$procdff$6184' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230'.
  created $adff cell `$procdff$6185' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143$223'.
  created $dff cell `$procdff$6186' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074$220'.
  created $adff cell `$procdff$6187' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026$217'.
  created $dff cell `$procdff$6188' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957$214'.
  created $adff cell `$procdff$6189' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909$211'.
  created $dff cell `$procdff$6190' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866$209'.
  created $dff cell `$procdff$6191' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830$207'.
  created $dff cell `$procdff$6192' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203'.
  created $adff cell `$procdff$6193' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697$196'.
  created $dff cell `$procdff$6194' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192'.
  created $adff cell `$procdff$6195' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566$185'.
  created $dff cell `$procdff$6196' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497$182'.
  created $adff cell `$procdff$6197' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449$179'.
  created $dff cell `$procdff$6198' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380$176'.
  created $adff cell `$procdff$6199' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332$173'.
  created $dff cell `$procdff$6200' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289$171'.
  created $dff cell `$procdff$6201' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253$169'.
  created $dff cell `$procdff$6202' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\misalign_trap_sync' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:180$2727'.
  created $dff cell `$procdff$6203' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\o_cnt_done' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2704'.
  created $dff cell `$procdff$6204' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\o_ctrl_jump' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2704'.
  created $dff cell `$procdff$6205' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\stage_two_req' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2704'.
  created $dff cell `$procdff$6206' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\init_done' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2704'.
  created $dff cell `$procdff$6207' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\o_cnt' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2704'.
  created $dff cell `$procdff$6208' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\o_cnt_r' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2704'.
  created $dff cell `$procdff$6209' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\ibus_cyc' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2704'.
  created $dff cell `$procdff$6210' with positive edge clock.
Creating register for signal `\serv_decode.\opcode' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2638'.
  created $dff cell `$procdff$6211' with positive edge clock.
Creating register for signal `\serv_decode.\funct3' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2638'.
  created $dff cell `$procdff$6212' with positive edge clock.
Creating register for signal `\serv_decode.\op20' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2638'.
  created $dff cell `$procdff$6213' with positive edge clock.
Creating register for signal `\serv_decode.\op21' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2638'.
  created $dff cell `$procdff$6214' with positive edge clock.
Creating register for signal `\serv_decode.\op22' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2638'.
  created $dff cell `$procdff$6215' with positive edge clock.
Creating register for signal `\serv_decode.\op26' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2638'.
  created $dff cell `$procdff$6216' with positive edge clock.
Creating register for signal `\serv_decode.\imm30' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2638'.
  created $dff cell `$procdff$6217' with positive edge clock.
Creating register for signal `\serv_immdec.\rd_addr' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
  created $dff cell `$procdff$6218' with positive edge clock.
Creating register for signal `\serv_immdec.\rs1_addr' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
  created $dff cell `$procdff$6219' with positive edge clock.
Creating register for signal `\serv_immdec.\rs2_addr' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
  created $dff cell `$procdff$6220' with positive edge clock.
Creating register for signal `\serv_immdec.\signbit' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
  created $dff cell `$procdff$6221' with positive edge clock.
Creating register for signal `\serv_immdec.\imm19_12_20' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
  created $dff cell `$procdff$6222' with positive edge clock.
Creating register for signal `\serv_immdec.\imm7' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
  created $dff cell `$procdff$6223' with positive edge clock.
Creating register for signal `\serv_immdec.\imm30_25' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
  created $dff cell `$procdff$6224' with positive edge clock.
Creating register for signal `\serv_immdec.\imm24_20' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
  created $dff cell `$procdff$6225' with positive edge clock.
Creating register for signal `\serv_immdec.\imm11_7' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
  created $dff cell `$procdff$6226' with positive edge clock.
Creating register for signal `\serv_bufreg.\o_lsb' using process `\serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2525'.
  created $dff cell `$procdff$6227' with positive edge clock.
Creating register for signal `\serv_bufreg.\c_r' using process `\serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2525'.
  created $dff cell `$procdff$6228' with positive edge clock.
Creating register for signal `\serv_bufreg.\data' using process `\serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2525'.
  created $dff cell `$procdff$6229' with positive edge clock.
Creating register for signal `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.\o_ibus_adr' using process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2508'.
  created $dff cell `$procdff$6230' with positive edge clock.
Creating register for signal `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.\pc_plus_4_cy_r' using process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2508'.
  created $dff cell `$procdff$6231' with positive edge clock.
Creating register for signal `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.\pc_plus_offset_cy_r' using process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2508'.
  created $dff cell `$procdff$6232' with positive edge clock.
Creating register for signal `\serv_alu.\cmp_r' using process `\serv_alu.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:50$2494'.
  created $dff cell `$procdff$6233' with positive edge clock.
Creating register for signal `\serv_alu.\add_cy_r' using process `\serv_alu.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:50$2494'.
  created $dff cell `$procdff$6234' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=1.\signbit' using process `$paramod\serv_mem_if\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:78$2439'.
  created $dff cell `$procdff$6235' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=1.\dat' using process `$paramod\serv_mem_if\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:78$2439'.
  created $dff cell `$procdff$6236' with positive edge clock.
Creating register for signal `\serv_csr.\mstatus_mie' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2357'.
  created $dff cell `$procdff$6237' with positive edge clock.
Creating register for signal `\serv_csr.\o_new_irq' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2357'.
  created $dff cell `$procdff$6238' with positive edge clock.
Creating register for signal `\serv_csr.\mstatus_mpie' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2357'.
  created $dff cell `$procdff$6239' with positive edge clock.
Creating register for signal `\serv_csr.\mie_mtie' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2357'.
  created $dff cell `$procdff$6240' with positive edge clock.
Creating register for signal `\serv_csr.\mcause31' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2357'.
  created $dff cell `$procdff$6241' with positive edge clock.
Creating register for signal `\serv_csr.\mcause3_0' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2357'.
  created $dff cell `$procdff$6242' with positive edge clock.
Creating register for signal `\serv_csr.\timer_irq_r' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2357'.
  created $dff cell `$procdff$6243' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rdata1' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$2334'.
  created $dff cell `$procdff$6244' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\wdata0_r' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$2333'.
  created $dff cell `$procdff$6245' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rdata0' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2330'.
  created $dff cell `$procdff$6246' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rgnt' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2330'.
  created $dff cell `$procdff$6247' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rcnt' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2330'.
  created $dff cell `$procdff$6248' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rtrig1' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2330'.
  created $dff cell `$procdff$6249' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rreq_r' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2330'.
  created $dff cell `$procdff$6250' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\wdata1_r' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$2326'.
  created $dff cell `$procdff$6251' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\wen0_r' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$2326'.
  created $dff cell `$procdff$6252' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\wen1_r' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$2326'.
  created $dff cell `$procdff$6253' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram\width=2\csr_regs=4.\o_rdata' using process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2313'.
  created $dff cell `$procdff$6254' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram\width=2\csr_regs=4.$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2312_ADDR' using process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2313'.
  created $dff cell `$procdff$6255' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram\width=2\csr_regs=4.$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2312_DATA' using process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2313'.
  created $dff cell `$procdff$6256' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram\width=2\csr_regs=4.$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2312_EN' using process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2313'.
  created $dff cell `$procdff$6257' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\gpmc_latch_ad' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
  created $dff cell `$procdff$6258' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\csn_first_stage' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
  created $dff cell `$procdff$6259' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\wen_first_stage' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
  created $dff cell `$procdff$6260' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\oen_first_stage' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
  created $dff cell `$procdff$6261' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\address_first_stage' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
  created $dff cell `$procdff$6262' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\writedata_first_stage' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
  created $dff cell `$procdff$6263' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\csn_final' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
  created $dff cell `$procdff$6264' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\wen_final' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
  created $dff cell `$procdff$6265' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\oen_final' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
  created $dff cell `$procdff$6266' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\address_final' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
  created $dff cell `$procdff$6267' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\writedata_final' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
  created $dff cell `$procdff$6268' with positive edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\write_data_bridge' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:125$2292'.
  created $dff cell `$procdff$6269' with negative edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\csn_bridge' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:125$2292'.
  created $dff cell `$procdff$6270' with negative edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\wen_bridge' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:125$2292'.
  created $dff cell `$procdff$6271' with negative edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\oen_bridge' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:125$2292'.
  created $dff cell `$procdff$6272' with negative edge clock.
Creating register for signal `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.\address_bridge' using process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:112$2286'.
  created $dff cell `$procdff$6273' with negative edge clock.
Creating register for signal `\beaglewire.\memadr_18' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5720$1667'.
  created $dff cell `$procdff$6274' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5720$1667'.
  created $dff cell `$procdff$6275' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5720$1667'.
  created $dff cell `$procdff$6276' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5720$1667'.
  created $dff cell `$procdff$6277' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_17' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5710$1662'.
  created $dff cell `$procdff$6278' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5710$1662'.
  created $dff cell `$procdff$6279' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5710$1662'.
  created $dff cell `$procdff$6280' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5710$1662'.
  created $dff cell `$procdff$6281' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_16' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5700$1657'.
  created $dff cell `$procdff$6282' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5700$1657'.
  created $dff cell `$procdff$6283' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5700$1657'.
  created $dff cell `$procdff$6284' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5700$1657'.
  created $dff cell `$procdff$6285' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_15' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5690$1652'.
  created $dff cell `$procdff$6286' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5690$1652'.
  created $dff cell `$procdff$6287' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5690$1652'.
  created $dff cell `$procdff$6288' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5690$1652'.
  created $dff cell `$procdff$6289' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_14' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5680$1647'.
  created $dff cell `$procdff$6290' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5680$1647'.
  created $dff cell `$procdff$6291' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5680$1647'.
  created $dff cell `$procdff$6292' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5680$1647'.
  created $dff cell `$procdff$6293' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_13' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5670$1642'.
  created $dff cell `$procdff$6294' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5670$1642'.
  created $dff cell `$procdff$6295' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5670$1642'.
  created $dff cell `$procdff$6296' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5670$1642'.
  created $dff cell `$procdff$6297' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_12' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5660$1637'.
  created $dff cell `$procdff$6298' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5660$1637'.
  created $dff cell `$procdff$6299' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5660$1637'.
  created $dff cell `$procdff$6300' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5660$1637'.
  created $dff cell `$procdff$6301' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_11' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5650$1632'.
  created $dff cell `$procdff$6302' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5650$1632'.
  created $dff cell `$procdff$6303' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5650$1632'.
  created $dff cell `$procdff$6304' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5650$1632'.
  created $dff cell `$procdff$6305' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_10' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5640$1627'.
  created $dff cell `$procdff$6306' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5640$1627'.
  created $dff cell `$procdff$6307' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5640$1627'.
  created $dff cell `$procdff$6308' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5640$1627'.
  created $dff cell `$procdff$6309' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_9' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5630$1622'.
  created $dff cell `$procdff$6310' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5630$1622'.
  created $dff cell `$procdff$6311' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5630$1622'.
  created $dff cell `$procdff$6312' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5630$1622'.
  created $dff cell `$procdff$6313' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_8' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5620$1617'.
  created $dff cell `$procdff$6314' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5620$1617'.
  created $dff cell `$procdff$6315' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5620$1617'.
  created $dff cell `$procdff$6316' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5620$1617'.
  created $dff cell `$procdff$6317' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_7' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5610$1612'.
  created $dff cell `$procdff$6318' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5610$1612'.
  created $dff cell `$procdff$6319' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5610$1612'.
  created $dff cell `$procdff$6320' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5610$1612'.
  created $dff cell `$procdff$6321' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_6' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5600$1607'.
  created $dff cell `$procdff$6322' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5600$1607'.
  created $dff cell `$procdff$6323' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5600$1607'.
  created $dff cell `$procdff$6324' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5600$1607'.
  created $dff cell `$procdff$6325' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_5' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5590$1602'.
  created $dff cell `$procdff$6326' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5590$1602'.
  created $dff cell `$procdff$6327' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5590$1602'.
  created $dff cell `$procdff$6328' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5590$1602'.
  created $dff cell `$procdff$6329' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_4' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5580$1597'.
  created $dff cell `$procdff$6330' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5580$1597'.
  created $dff cell `$procdff$6331' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5580$1597'.
  created $dff cell `$procdff$6332' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5580$1597'.
  created $dff cell `$procdff$6333' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_3' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5570$1592'.
  created $dff cell `$procdff$6334' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5570$1592'.
  created $dff cell `$procdff$6335' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5570$1592'.
  created $dff cell `$procdff$6336' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5570$1592'.
  created $dff cell `$procdff$6337' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_2' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5528$1585'.
  created $dff cell `$procdff$6338' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5528$1585'.
  created $dff cell `$procdff$6339' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5528$1585'.
  created $dff cell `$procdff$6340' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5528$1585'.
  created $dff cell `$procdff$6341' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_7' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5514$1578'.
  created $dff cell `$procdff$6342' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5514$1578'.
  created $dff cell `$procdff$6343' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5514$1578'.
  created $dff cell `$procdff$6344' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5514$1578'.
  created $dff cell `$procdff$6345' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_6' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5500$1571'.
  created $dff cell `$procdff$6346' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5500$1571'.
  created $dff cell `$procdff$6347' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5500$1571'.
  created $dff cell `$procdff$6348' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5500$1571'.
  created $dff cell `$procdff$6349' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_5' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5486$1564'.
  created $dff cell `$procdff$6350' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5486$1564'.
  created $dff cell `$procdff$6351' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5486$1564'.
  created $dff cell `$procdff$6352' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5486$1564'.
  created $dff cell `$procdff$6353' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_4' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5472$1557'.
  created $dff cell `$procdff$6354' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5472$1557'.
  created $dff cell `$procdff$6355' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5472$1557'.
  created $dff cell `$procdff$6356' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5472$1557'.
  created $dff cell `$procdff$6357' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_3' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5462$1555'.
  created $dff cell `$procdff$6358' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_2' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5456$1550'.
  created $dff cell `$procdff$6359' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5456$1550'.
  created $dff cell `$procdff$6360' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5456$1550'.
  created $dff cell `$procdff$6361' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5456$1550'.
  created $dff cell `$procdff$6362' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5445$1548'.
  created $dff cell `$procdff$6363' with positive edge clock.
Creating register for signal `\beaglewire.\memdat' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5439$1543'.
  created $dff cell `$procdff$6364' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5439$1543'.
  created $dff cell `$procdff$6365' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5439$1543'.
  created $dff cell `$procdff$6366' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5439$1543'.
  created $dff cell `$procdff$6367' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5426$1541'.
  created $dff cell `$procdff$6368' with positive edge clock.
Creating register for signal `\beaglewire.\memadr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6369' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6370' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6371' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6372' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6373' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6374' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6375' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6376' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6377' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6378' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6379' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6380' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
  created $dff cell `$procdff$6381' with positive edge clock.
Creating register for signal `\beaglewire.\serial_tx' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6382' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_reset_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6383' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_reset_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6384' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_scratch_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6385' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_scratch_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6386' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_bus_errors_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6387' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_bus_errors' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6388' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_ram_bus_ack' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6389' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_tx_data' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6390' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_tx_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6391' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_tx_tick' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6392' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_tx_phase' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6393' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_rx_data' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6394' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_rx_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6395' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_rx_tick' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6396' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_rx_phase' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6397' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_rx_rx_d' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6398' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_txfull_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6399' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_rxempty_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6400' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_tx_pending' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6401' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_tx_trigger_d' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6402' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_rx_pending' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6403' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_rx_trigger_d' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6404' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_status_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6405' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_pending_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6406' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_pending_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6407' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_enable_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6408' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_enable_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6409' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_txempty_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6410' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_rxfull_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6411' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_tx_fifo_readable' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6412' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_tx_fifo_level0' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6413' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_tx_fifo_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6414' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_tx_fifo_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6415' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_rx_fifo_readable' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6416' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_rx_fifo_level0' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6417' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_rx_fifo_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6418' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_uart_rx_fifo_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6419' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_load_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6420' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_load_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6421' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_reload_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6422' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_reload_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6423' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_en_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6424' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_en_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6425' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_update_value_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6426' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_update_value_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6427' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_value_status' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6428' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_value_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6429' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_zero_pending' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6430' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_zero_trigger_d' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6431' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_status_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6432' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_pending_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6433' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_pending_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6434' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_enable_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6435' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_enable_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6436' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_timer_value' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6437' with positive edge clock.
Creating register for signal `\beaglewire.\bus_ack' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6438' with positive edge clock.
Creating register for signal `\beaglewire.\bitbang_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6439' with positive edge clock.
Creating register for signal `\beaglewire.\bitbang_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6440' with positive edge clock.
Creating register for signal `\beaglewire.\miso_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6441' with positive edge clock.
Creating register for signal `\beaglewire.\bitbang_en_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6442' with positive edge clock.
Creating register for signal `\beaglewire.\bitbang_en_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6443' with positive edge clock.
Creating register for signal `\beaglewire.\cs_n1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6444' with positive edge clock.
Creating register for signal `\beaglewire.\clk1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6445' with positive edge clock.
Creating register for signal `\beaglewire.\sr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6446' with positive edge clock.
Creating register for signal `\beaglewire.\i' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6447' with positive edge clock.
Creating register for signal `\beaglewire.\miso' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6448' with positive edge clock.
Creating register for signal `\beaglewire.\counter' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6449' with positive edge clock.
Creating register for signal `\beaglewire.\storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6450' with positive edge clock.
Creating register for signal `\beaglewire.\re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6451' with positive edge clock.
Creating register for signal `\beaglewire.\chaser' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6452' with positive edge clock.
Creating register for signal `\beaglewire.\mode' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6453' with positive edge clock.
Creating register for signal `\beaglewire.\count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6454' with positive edge clock.
Creating register for signal `\beaglewire.\dfi_p0_rddata_valid' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6455' with positive edge clock.
Creating register for signal `\beaglewire.\rddata_en' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6456' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6457' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6458' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_command_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6459' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_command_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6460' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_address_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6461' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_address_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6462' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_baddress_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6463' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_baddress_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6464' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_wrdata_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6465' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_wrdata_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6466' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_rddata_status' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6467' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_rddata_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6468' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_dfi_p0_address' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6469' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_dfi_p0_bank' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6470' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_dfi_p0_cas_n' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6471' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_dfi_p0_cs_n' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6472' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_dfi_p0_ras_n' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6473' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_dfi_p0_we_n' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6474' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_dfi_p0_wrdata_en' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6475' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_dfi_p0_rddata_en' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6476' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_cmd_payload_a' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6477' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_cmd_payload_ba' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6478' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_cmd_payload_cas' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6479' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_cmd_payload_ras' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6480' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_cmd_payload_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6481' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_timer_count1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6482' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_postponer_req_o' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6483' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_postponer_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6484' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_sequencer_done1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6485' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_sequencer_counter' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6486' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_sequencer_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6487' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_lookahead_level' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6488' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_lookahead_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6489' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_lookahead_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6490' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_source_valid' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6491' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_source_first' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6492' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_source_last' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6493' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_source_payload_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6494' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_cmd_buffer_source_payload_addr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6495' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_row' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6496' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_row_opened' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6497' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_twtpcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6498' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_twtpcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6499' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_trccon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6500' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_trccon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6501' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_trascon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6502' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine0_trascon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6503' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_lookahead_level' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6504' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_lookahead_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6505' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_lookahead_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6506' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_source_valid' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6507' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_source_first' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6508' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_source_last' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6509' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_source_payload_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6510' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_cmd_buffer_source_payload_addr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6511' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_row' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6512' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_row_opened' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6513' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_twtpcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6514' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_twtpcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6515' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_trccon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6516' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_trccon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6517' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_trascon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6518' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine1_trascon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6519' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_lookahead_level' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6520' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_lookahead_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6521' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_lookahead_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6522' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_source_valid' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6523' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_source_first' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6524' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_source_last' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6525' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_source_payload_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6526' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_cmd_buffer_source_payload_addr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6527' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_row' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6528' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_row_opened' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6529' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_twtpcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6530' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_twtpcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6531' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_trccon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6532' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_trccon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6533' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_trascon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6534' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine2_trascon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6535' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_lookahead_level' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6536' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_lookahead_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6537' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_lookahead_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6538' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_source_valid' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6539' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_source_first' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6540' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_source_last' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6541' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_source_payload_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6542' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_cmd_buffer_source_payload_addr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6543' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_row' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6544' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_row_opened' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6545' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_twtpcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6546' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_twtpcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6547' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_trccon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6548' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_trccon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6549' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_trascon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6550' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_bankmachine3_trascon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6551' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_choose_cmd_grant' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6552' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_choose_req_grant' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6553' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_trrdcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6554' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_trrdcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6555' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_tccdcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6556' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_tccdcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6557' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_twtrcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6558' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_twtrcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6559' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_time0' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6560' with positive edge clock.
Creating register for signal `\beaglewire.\sdram_time1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6561' with positive edge clock.
Creating register for signal `\beaglewire.\adr_offset_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6562' with positive edge clock.
Creating register for signal `\beaglewire.\wishbone_bridge_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6563' with positive edge clock.
Creating register for signal `\beaglewire.\wishbone_bridge_wdata_converter_converter_mux' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6564' with positive edge clock.
Creating register for signal `\beaglewire.\wishbone_bridge_rdata_converter_converter_source_first' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6565' with positive edge clock.
Creating register for signal `\beaglewire.\wishbone_bridge_rdata_converter_converter_source_last' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6566' with positive edge clock.
Creating register for signal `\beaglewire.\wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6567' with positive edge clock.
Creating register for signal `\beaglewire.\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6568' with positive edge clock.
Creating register for signal `\beaglewire.\wishbone_bridge_rdata_converter_converter_demux' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6569' with positive edge clock.
Creating register for signal `\beaglewire.\wishbone_bridge_rdata_converter_converter_strobe_all' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6570' with positive edge clock.
Creating register for signal `\beaglewire.\wishbone_bridge_aborted' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6571' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_rs232phytx_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6572' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_rs232phyrx_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6573' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_refresher_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6574' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_bankmachine0_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6575' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_bankmachine1_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6576' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_bankmachine2_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6577' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_bankmachine3_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6578' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_multiplexer_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6579' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_new_master_wdata_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6580' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_new_master_rdata_valid0' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6581' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_new_master_rdata_valid1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6582' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_new_master_rdata_valid2' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6583' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_new_master_rdata_valid3' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6584' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6585' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_litedramnativeportconverter_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6586' with positive edge clock.
Creating register for signal `\beaglewire.\subfragments_fsm_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6587' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_basesoc_adr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6588' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_basesoc_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6589' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_basesoc_dat_w' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6590' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_grant' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6591' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_slave_sel_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6592' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6593' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_csr_bankarray_interface0_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6594' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_csr_bankarray_sel_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6595' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_csr_bankarray_interface1_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6596' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_csr_bankarray_interface2_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6597' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_csr_bankarray_interface3_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6598' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_csr_bankarray_interface4_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6599' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_csr_bankarray_interface5_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6600' with positive edge clock.
Creating register for signal `\beaglewire.\basesoc_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6601' with positive edge clock.
Creating register for signal `\beaglewire.\regs0' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6602' with positive edge clock.
Creating register for signal `\beaglewire.\regs1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
  created $dff cell `$procdff$6603' with positive edge clock.
Creating register for signal `\beaglewire.\por_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4126$1304'.
  created $dff cell `$procdff$6604' with positive edge clock.

19.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241'.
Removing empty process `SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241'.
Removing empty process `SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274$234'.
Removing empty process `SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274$234'.
Removing empty process `SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230'.
Removing empty process `SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230'.
Removing empty process `SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143$223'.
Removing empty process `SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143$223'.
Removing empty process `SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Removing empty process `SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074$220'.
Removing empty process `SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026$217'.
Removing empty process `SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026$217'.
Removing empty process `SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Removing empty process `SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957$214'.
Removing empty process `SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909$211'.
Removing empty process `SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909$211'.
Removing empty process `SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866$209'.
Removing empty process `SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866$209'.
Removing empty process `SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Removing empty process `SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830$207'.
Removing empty process `SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203'.
Removing empty process `SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203'.
Removing empty process `SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697$196'.
Removing empty process `SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697$196'.
Removing empty process `SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192'.
Removing empty process `SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192'.
Removing empty process `SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566$185'.
Removing empty process `SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566$185'.
Removing empty process `SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Removing empty process `SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497$182'.
Removing empty process `SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449$179'.
Removing empty process `SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449$179'.
Removing empty process `SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Removing empty process `SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380$176'.
Removing empty process `SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332$173'.
Removing empty process `SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332$173'.
Removing empty process `SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289$171'.
Removing empty process `SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289$171'.
Removing empty process `SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Removing empty process `SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253$169'.
Found and cleaned up 2 empty switches in `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:180$2727'.
Removing empty process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:180$2727'.
Found and cleaned up 3 empty switches in `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2704'.
Removing empty process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2704'.
Found and cleaned up 1 empty switch in `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2638'.
Removing empty process `serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2638'.
Found and cleaned up 2 empty switches in `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
Removing empty process `serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2535'.
Found and cleaned up 2 empty switches in `\serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2525'.
Removing empty process `serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2525'.
Found and cleaned up 1 empty switch in `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2508'.
Removing empty process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2508'.
Found and cleaned up 1 empty switch in `\serv_alu.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:50$2494'.
Removing empty process `serv_alu.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:50$2494'.
Found and cleaned up 2 empty switches in `$paramod\serv_mem_if\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:78$2439'.
Removing empty process `$paramod\serv_mem_if\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:78$2439'.
Found and cleaned up 6 empty switches in `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2357'.
Removing empty process `serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2357'.
Found and cleaned up 1 empty switch in `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$2334'.
Removing empty process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$2334'.
Removing empty process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$2333'.
Found and cleaned up 4 empty switches in `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2330'.
Removing empty process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2330'.
Removing empty process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$2326'.
Found and cleaned up 1 empty switch in `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2313'.
Removing empty process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2313'.
Removing empty process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:0$2309'.
Found and cleaned up 1 empty switch in `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
Removing empty process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:142$2293'.
Found and cleaned up 1 empty switch in `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:125$2292'.
Removing empty process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:125$2292'.
Found and cleaned up 2 empty switches in `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:112$2286'.
Removing empty process `$paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v:112$2286'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1315$2273'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1314$2272'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1313$2271'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1312$2270'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1311$2269'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1310$2268'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1309$2267'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1308$2266'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1307$2265'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1306$2264'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1305$2263'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1304$2262'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1303$2261'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1302$2260'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1301$2259'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1300$2258'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1299$2257'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1298$2256'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1297$2255'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1296$2254'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1295$2253'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1294$2252'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1293$2251'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1292$2250'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1291$2249'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1290$2248'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1289$2247'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1288$2246'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1287$2245'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1286$2244'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1285$2243'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1284$2242'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1283$2241'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1282$2240'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1281$2239'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1280$2238'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1279$2237'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1278$2236'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1277$2235'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1276$2234'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1275$2233'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1274$2232'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1273$2231'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1272$2230'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1271$2229'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1270$2228'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1269$2227'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1268$2226'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1267$2225'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1266$2224'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1265$2223'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1258$2222'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1256$2221'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1254$2220'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1252$2219'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1250$2218'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1248$2217'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1246$2216'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1244$2215'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1242$2214'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1240$2213'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1238$2212'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1236$2211'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1234$2210'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1232$2209'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1231$2208'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1225$2207'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1223$2206'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1221$2205'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1219$2204'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1217$2203'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1215$2202'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1213$2201'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1211$2200'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1209$2199'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1207$2198'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1205$2197'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1203$2196'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1201$2195'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1199$2194'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1197$2193'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1195$2192'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1194$2191'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1188$2190'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1186$2189'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1184$2188'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1182$2187'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1180$2186'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1178$2185'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1177$2184'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1171$2183'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1169$2182'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1167$2181'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1165$2180'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1163$2179'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1161$2178'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1159$2177'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1157$2176'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1155$2175'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1153$2174'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1151$2173'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1149$2172'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1148$2171'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1142$2170'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1140$2169'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1139$2168'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1135$2167'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1131$2166'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1125$2165'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1123$2164'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1121$2163'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1119$2162'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1117$2161'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1115$2160'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1114$2159'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1110$2158'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1107$2157'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1106$2156'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1105$2155'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1104$2154'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1098$2153'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1094$2152'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1091$2151'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1087$2150'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1083$2149'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1079$2148'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1078$2147'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1077$2146'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1076$2145'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1075$2144'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1074$2143'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1073$2142'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1072$2141'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1071$2140'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1070$2139'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1069$2138'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1068$2137'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1067$2136'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1066$2135'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1065$2134'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1064$2133'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1063$2132'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1062$2131'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1061$2130'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1060$2129'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1059$2128'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1058$2127'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1045$2126'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1044$2125'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1043$2124'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1042$2123'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1041$2122'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1040$2121'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1039$2120'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1038$2119'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1037$2118'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1036$2117'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1035$2116'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1034$2115'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1033$2114'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1032$2113'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1031$2112'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1030$2111'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1029$2110'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1028$2109'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1027$2108'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1026$2107'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1025$2106'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1024$2105'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1023$2104'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1022$2103'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1021$2102'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1020$2101'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1019$2100'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1018$2099'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1012$2098'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1010$2097'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1009$2096'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1008$2095'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1007$2094'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1006$2093'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:998$2092'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:981$2091'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:979$2090'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:974$2089'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:957$2088'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:949$2087'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:948$2086'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:946$2085'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:942$2084'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:941$2083'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:939$2082'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:938$2081'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:937$2080'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:932$2079'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:929$2078'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:928$2077'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:927$2076'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:926$2075'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:923$2074'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:922$2073'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:921$2072'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:920$2071'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:918$2070'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:915$2069'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:911$2068'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:907$2067'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:903$2066'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:902$2065'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:893$2064'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:892$2063'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:890$2062'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:888$2061'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:886$2060'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:885$2059'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:883$2058'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:880$2057'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:879$2056'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:877$2055'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:876$2054'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:874$2053'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:872$2052'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:871$2051'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:869$2050'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:868$2049'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:867$2048'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:866$2047'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:865$2046'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:863$2045'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:861$2044'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:857$2043'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:856$2042'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:855$2041'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:852$2040'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:850$2039'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:848$2038'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:847$2037'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:845$2036'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:843$2035'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:839$2034'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:838$2033'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:837$2032'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:834$2031'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:832$2030'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:831$2029'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:830$2028'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:829$2027'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:826$2026'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:825$2025'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:823$2024'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:822$2023'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:820$2022'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:819$2021'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:817$2020'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:816$2019'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:815$2018'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:813$2017'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:812$2016'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:811$2015'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:810$2014'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:809$2013'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:808$2012'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:806$2011'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:785$2010'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:784$2009'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:783$2008'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:782$2007'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:781$2006'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:766$2005'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:765$2004'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:762$2003'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:761$2002'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:760$2001'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:759$2000'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:758$1999'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:757$1998'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:756$1997'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:754$1996'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:753$1995'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:752$1994'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:751$1993'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:749$1992'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:748$1991'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:742$1990'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:741$1989'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:739$1988'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:738$1987'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:736$1986'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:735$1985'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:733$1984'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:732$1983'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:731$1982'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:729$1981'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:728$1980'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:727$1979'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:726$1978'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:725$1977'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:724$1976'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:722$1975'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:701$1974'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:700$1973'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:699$1972'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:698$1971'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:697$1970'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:682$1969'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:681$1968'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:678$1967'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:677$1966'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:676$1965'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:675$1964'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:674$1963'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:673$1962'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:672$1961'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:670$1960'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:669$1959'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:668$1958'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:667$1957'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:665$1956'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:664$1955'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:658$1954'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:657$1953'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:655$1952'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:654$1951'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:652$1950'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:651$1949'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:649$1948'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:648$1947'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:647$1946'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:645$1945'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:644$1944'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:643$1943'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:642$1942'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:641$1941'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:640$1940'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:638$1939'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:617$1938'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:616$1937'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:615$1936'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:614$1935'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:613$1934'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:598$1933'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:597$1932'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:594$1931'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:593$1930'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:592$1929'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:591$1928'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:590$1927'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:589$1926'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:588$1925'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:586$1924'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:585$1923'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:584$1922'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:583$1921'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:581$1920'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:580$1919'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:574$1918'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:573$1917'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:571$1916'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:570$1915'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:568$1914'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:567$1913'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:565$1912'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:564$1911'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:563$1910'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:561$1909'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:560$1908'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:559$1907'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:558$1906'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:557$1905'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:556$1904'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:554$1903'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:533$1902'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:532$1901'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:531$1900'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:530$1899'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:529$1898'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:514$1897'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:513$1896'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:510$1895'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:509$1894'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:508$1893'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:507$1892'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:506$1891'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:505$1890'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:504$1889'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:502$1888'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:501$1887'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:500$1886'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:499$1885'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:497$1884'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:496$1883'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:490$1882'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:489$1881'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:488$1880'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:485$1879'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:484$1878'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:483$1877'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:481$1876'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:475$1875'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:474$1874'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:473$1873'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:472$1872'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:471$1871'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:470$1870'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:469$1869'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:468$1868'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:467$1867'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:466$1866'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:463$1865'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:461$1864'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:459$1863'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:455$1862'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:454$1861'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:453$1860'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:452$1859'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:451$1858'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:450$1857'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:448$1856'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:447$1855'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:418$1854'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:416$1853'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:415$1852'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:414$1851'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:413$1850'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:412$1849'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:411$1848'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:410$1847'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:409$1846'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:408$1845'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:406$1844'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:405$1843'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:404$1842'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:403$1841'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:402$1840'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:395$1839'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:394$1838'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:393$1837'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:392$1836'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:391$1835'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:390$1834'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:389$1833'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:388$1832'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:387$1831'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:386$1830'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:385$1829'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:384$1828'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:383$1827'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:382$1826'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:381$1825'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:380$1824'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:365$1823'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:364$1822'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:359$1821'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:355$1820'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:354$1819'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:353$1818'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:352$1817'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:349$1816'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:348$1815'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:332$1814'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:329$1813'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:328$1812'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:327$1811'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:326$1810'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:318$1809'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:316$1808'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:315$1807'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:306$1806'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:303$1805'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:302$1804'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:301$1803'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:300$1802'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:299$1801'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:298$1800'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:297$1799'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:296$1798'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:295$1797'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:293$1796'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:292$1795'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:291$1794'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:286$1793'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:282$1792'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:270$1791'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:265$1790'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:264$1789'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:263$1788'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:261$1787'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:260$1786'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:256$1785'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:252$1784'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:251$1783'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:249$1782'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:246$1781'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:244$1780'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:243$1779'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:242$1778'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:241$1777'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:240$1776'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:239$1775'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:238$1774'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:237$1773'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:236$1772'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:221$1771'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:220$1770'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:219$1769'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:218$1768'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:217$1767'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:210$1766'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:184$1765'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:183$1764'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:182$1763'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:181$1762'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:180$1761'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:173$1760'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:165$1759'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:164$1758'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:151$1757'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:148$1756'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:145$1755'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:144$1754'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:141$1753'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:140$1752'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:138$1751'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:135$1750'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:133$1749'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:130$1748'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:129$1747'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:127$1746'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:125$1745'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:124$1744'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:122$1743'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:119$1742'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:116$1741'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:112$1740'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:110$1739'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:109$1738'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:107$1737'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:106$1736'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:105$1735'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:104$1734'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:103$1733'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:102$1732'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:101$1731'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:100$1730'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:98$1729'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:97$1728'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:96$1727'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:95$1726'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:94$1725'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:93$1724'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:89$1723'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:86$1722'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:83$1721'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:79$1720'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:69$1719'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:68$1718'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:58$1717'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:57$1716'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:56$1715'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:50$1714'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:47$1713'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:45$1712'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:42$1711'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:41$1710'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:40$1709'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:39$1708'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:37$1707'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5720$1667'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5720$1667'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5710$1662'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5710$1662'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5700$1657'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5700$1657'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5690$1652'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5690$1652'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5680$1647'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5680$1647'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5670$1642'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5670$1642'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5660$1637'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5660$1637'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5650$1632'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5650$1632'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5640$1627'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5640$1627'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5630$1622'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5630$1622'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5620$1617'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5620$1617'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5610$1612'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5610$1612'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5600$1607'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5600$1607'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5590$1602'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5590$1602'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5580$1597'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5580$1597'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5570$1592'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5570$1592'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5528$1585'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5528$1585'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1319$2277'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5514$1578'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5514$1578'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1318$2276'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5500$1571'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5500$1571'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1317$2275'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5486$1564'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5486$1564'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1316$2274'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5472$1557'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5472$1557'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5462$1555'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5462$1555'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5456$1550'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5456$1550'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5445$1548'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5445$1548'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5439$1543'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5439$1543'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5426$1541'.
Found and cleaned up 4 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5406$1527'.
Found and cleaned up 227 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4132$1307'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4126$1304'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4126$1304'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4107$1297'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4107$1297'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4090$1290'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4090$1290'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4073$1283'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4073$1283'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4056$1276'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4056$1276'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4039$1269'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4039$1269'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4022$1268'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4005$1267'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4005$1267'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3991$1266'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3991$1266'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3977$1265'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3977$1265'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3963$1264'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3963$1264'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3949$1263'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3949$1263'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3935$1262'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3935$1262'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3921$1261'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3921$1261'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3907$1260'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3893$1259'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3885$1245'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3877$1244'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3869$1243'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3861$1229'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3853$1228'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3845$1227'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3837$1213'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3829$1212'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3821$1211'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3813$1197'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3805$1196'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3797$1195'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3780$1194'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3780$1194'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3763$1193'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3763$1193'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3746$1192'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3746$1192'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3729$1191'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3729$1191'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3712$1190'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3712$1190'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3695$1189'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3695$1189'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3678$1188'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3678$1188'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3661$1187'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3644$1186'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3644$1186'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3627$1185'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3627$1185'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3610$1184'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3610$1184'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3593$1183'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3593$1183'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3576$1182'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3576$1182'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3559$1181'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3559$1181'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3542$1180'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3542$1180'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3525$1179'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3525$1179'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3508$1178'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3491$1177'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3491$1177'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3451$1170'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3444$1169'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3432$1165'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3432$1165'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3423$1161'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3423$1161'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3414$1157'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3414$1157'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3405$1153'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3405$1153'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3396$1149'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3396$1149'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3387$1145'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3387$1145'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3378$1141'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3378$1141'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3369$1137'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3369$1137'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3345$1132'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3345$1132'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3336$1128'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3336$1128'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3327$1124'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3327$1124'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3318$1120'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3318$1120'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3309$1116'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3309$1116'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3300$1112'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3300$1112'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3291$1108'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3291$1108'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3282$1104'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3282$1104'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3264$1099'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3264$1099'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3255$1095'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3255$1095'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3246$1091'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3246$1091'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3225$1086'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3225$1086'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3216$1082'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3216$1082'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3207$1078'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3207$1078'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3198$1074'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3198$1074'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3189$1070'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3189$1070'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3180$1066'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3180$1066'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3171$1062'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3171$1062'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3160$1057'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3160$1057'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3151$1055'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3139$1053'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3139$1053'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3131$1049'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3131$1049'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3122$1045'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3122$1045'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3113$1041'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3113$1041'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3098$1028'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3057$1013'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3002$997'.
Found and cleaned up 5 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2961$981'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2924$977'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2849$976'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2798$970'.
Found and cleaned up 4 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2762$965'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2750$963'.
Found and cleaned up 7 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2680$957'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2658$956'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2643$944'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2623$943'.
Found and cleaned up 9 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2515$796'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2502$787'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2502$787'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2493$780'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2493$780'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2484$773'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2484$773'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2475$766'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2475$766'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2469$765'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2469$765'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2463$764'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2463$764'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2457$763'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2457$763'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2443$710'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2436$707'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2436$707'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2430$706'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2430$706'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2424$705'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2424$705'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2410$652'.
Found and cleaned up 14 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2303$609'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2287$600'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2287$600'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2265$596'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2265$596'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2254$587'.
Found and cleaned up 14 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2152$579'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2136$570'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2136$570'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2114$566'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2114$566'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2103$557'.
Found and cleaned up 14 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2001$549'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1985$540'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1985$540'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1963$536'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1963$536'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1952$527'.
Found and cleaned up 14 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1850$519'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1834$510'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1834$510'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1812$506'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1812$506'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1801$497'.
Found and cleaned up 4 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1756$493'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1697$480'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1639$479'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1598$476'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1598$476'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1579$474'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1579$474'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1565$470'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1565$470'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1546$462'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1546$462'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1516$451'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1516$451'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1493$442'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1493$442'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1485$440'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1485$440'.
Found and cleaned up 4 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1419$427'.
Found and cleaned up 4 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1377$424'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1367$411'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1343$410'.
Cleaned up 512 empty switches.

19.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.
Deleting now unused module serv_decode.
Deleting now unused module serv_immdec.
Deleting now unused module serv_bufreg.
Deleting now unused module $paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.
Deleting now unused module serv_alu.
Deleting now unused module $paramod\serv_rf_if\WITH_CSR=1.
Deleting now unused module $paramod\serv_mem_if\WITH_CSR=1.
Deleting now unused module serv_csr.
Deleting now unused module $paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.
Deleting now unused module $paramod\serv_rf_ram\width=2\csr_regs=4.
Deleting now unused module $paramod$e1c9047edce074ea70d2c9d0bcf82775e4e07be9\serv_top.
Deleting now unused module $paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000.
Deleting now unused module $paramod$fef814479328dd55773b7cfb83ad7a50135bca51\gpmc_to_wishbone.
Deleting now unused module beaglewire.
<suppressed ~15 debug messages>

19.6. Executing TRIBUF pass.

19.7. Executing DEMINOUT pass (demote inout ports to input or output).

19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~456 debug messages>

19.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 420 unused cells and 3633 unused wires.
<suppressed ~557 debug messages>

19.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

19.11. Executing OPT pass (performing simple optimizations).

19.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1500 debug messages>
Removed a total of 500 cells.

19.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$4826: \beaglewire_dut.subfragments_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$4824: \beaglewire_dut.subfragments_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$4821: \beaglewire_dut.subfragments_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$6070: \beaglewire_dut.subfragments_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$6068: \beaglewire_dut.subfragments_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$6065: \beaglewire_dut.subfragments_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$6116: \beaglewire_dut.subfragments_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$6114: \beaglewire_dut.subfragments_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$6111: \beaglewire_dut.subfragments_rs232phytx_state -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$3696: \beaglewire_dut.sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$3694: \beaglewire_dut.sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$3712: \beaglewire_dut.sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$3710: \beaglewire_dut.sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$3728: \beaglewire_dut.sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$3726: \beaglewire_dut.sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$3826: \beaglewire_dut.sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$3824: \beaglewire_dut.sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$3842: \beaglewire_dut.sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$3840: \beaglewire_dut.sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$3858: \beaglewire_dut.sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$3856: \beaglewire_dut.sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$3921: \beaglewire_dut.sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$3919: \beaglewire_dut.sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$3937: \beaglewire_dut.sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$3935: \beaglewire_dut.sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$3953: \beaglewire_dut.sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$3951: \beaglewire_dut.sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$4016: \beaglewire_dut.sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$4014: \beaglewire_dut.sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$4032: \beaglewire_dut.sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$4030: \beaglewire_dut.sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$4048: \beaglewire_dut.sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$4046: \beaglewire_dut.sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$4111: \beaglewire_dut.sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$4109: \beaglewire_dut.sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$4127: \beaglewire_dut.sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$4125: \beaglewire_dut.sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $flatten\beaglewire_dut.$procmux$4143: \beaglewire_dut.sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$4141: \beaglewire_dut.sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port A of cell $flatten\beaglewire_dut.$procmux$4197: \beaglewire_dut.sdram_sequencer_count -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\beaglewire_dut.$procmux$4241.
    dead port 1/2 on $mux $flatten\beaglewire_dut.$procmux$4278.
Removed 2 multiplexer ports.
<suppressed ~521 debug messages>

19.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2933:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN[7:0]$1670
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN[7:0]$1670 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN[7:0]$1670 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN[7:0]$1670 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN[7:0]$1670 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN[7:0]$1670 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN[7:0]$1670 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN[7:0]$1670 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN[7:0]$1670 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN[7:0]$1670 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2939:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN[7:0]$1665
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN[7:0]$1665 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN[7:0]$1665 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN[7:0]$1665 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN[7:0]$1665 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN[7:0]$1665 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN[7:0]$1665 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN[7:0]$1665 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN[7:0]$1665 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN[7:0]$1665 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2945:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN[7:0]$1660
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN[7:0]$1660 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN[7:0]$1660 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN[7:0]$1660 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN[7:0]$1660 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN[7:0]$1660 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN[7:0]$1660 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN[7:0]$1660 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN[7:0]$1660 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN[7:0]$1660 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2951:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN[7:0]$1655
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN[7:0]$1655 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN[7:0]$1655 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN[7:0]$1655 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN[7:0]$1655 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN[7:0]$1655 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN[7:0]$1655 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN[7:0]$1655 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN[7:0]$1655 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN[7:0]$1655 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2957:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN[7:0]$1650
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN[7:0]$1650 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN[7:0]$1650 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN[7:0]$1650 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN[7:0]$1650 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN[7:0]$1650 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN[7:0]$1650 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN[7:0]$1650 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN[7:0]$1650 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN[7:0]$1650 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2963:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN[7:0]$1645
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN[7:0]$1645 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN[7:0]$1645 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN[7:0]$1645 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN[7:0]$1645 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN[7:0]$1645 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN[7:0]$1645 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN[7:0]$1645 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN[7:0]$1645 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN[7:0]$1645 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2969:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN[7:0]$1640
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN[7:0]$1640 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN[7:0]$1640 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN[7:0]$1640 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN[7:0]$1640 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN[7:0]$1640 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN[7:0]$1640 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN[7:0]$1640 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN[7:0]$1640 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN[7:0]$1640 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2975:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN[7:0]$1635
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN[7:0]$1635 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN[7:0]$1635 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN[7:0]$1635 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN[7:0]$1635 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN[7:0]$1635 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN[7:0]$1635 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN[7:0]$1635 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN[7:0]$1635 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN[7:0]$1635 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2981:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN[7:0]$1630
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN[7:0]$1630 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN[7:0]$1630 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN[7:0]$1630 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN[7:0]$1630 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN[7:0]$1630 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN[7:0]$1630 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN[7:0]$1630 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN[7:0]$1630 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN[7:0]$1630 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2987:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN[7:0]$1625
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN[7:0]$1625 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN[7:0]$1625 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN[7:0]$1625 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN[7:0]$1625 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN[7:0]$1625 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN[7:0]$1625 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN[7:0]$1625 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN[7:0]$1625 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN[7:0]$1625 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2993:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN[7:0]$1620
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN[7:0]$1620 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN[7:0]$1620 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN[7:0]$1620 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN[7:0]$1620 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN[7:0]$1620 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN[7:0]$1620 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN[7:0]$1620 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN[7:0]$1620 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN[7:0]$1620 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$2999:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN[7:0]$1615
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN[7:0]$1615 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN[7:0]$1615 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN[7:0]$1615 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN[7:0]$1615 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN[7:0]$1615 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN[7:0]$1615 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN[7:0]$1615 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN[7:0]$1615 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN[7:0]$1615 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3005:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN[7:0]$1610
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN[7:0]$1610 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN[7:0]$1610 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN[7:0]$1610 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN[7:0]$1610 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN[7:0]$1610 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN[7:0]$1610 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN[7:0]$1610 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN[7:0]$1610 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN[7:0]$1610 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3011:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN[7:0]$1605
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN[7:0]$1605 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN[7:0]$1605 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN[7:0]$1605 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN[7:0]$1605 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN[7:0]$1605 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN[7:0]$1605 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN[7:0]$1605 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN[7:0]$1605 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN[7:0]$1605 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3017:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN[7:0]$1600
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN[7:0]$1600 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN[7:0]$1600 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN[7:0]$1600 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN[7:0]$1600 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN[7:0]$1600 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN[7:0]$1600 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN[7:0]$1600 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN[7:0]$1600 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN[7:0]$1600 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3023:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN[7:0]$1595
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN[7:0]$1595 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN[7:0]$1595 [7:1] = { $flatten\beaglewire_dut.$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN[7:0]$1595 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN[7:0]$1595 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN[7:0]$1595 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN[7:0]$1595 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN[7:0]$1595 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN[7:0]$1595 [0] $flatten\beaglewire_dut.$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN[7:0]$1595 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3029:
      Old ports: A=27'000000000000000000000000000, B=27'111111111111111111111111111, Y=$flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [26:1] = { $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] $flatten\beaglewire_dut.$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN[26:0]$1588 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3035:
      Old ports: A=26'00000000000000000000000000, B=26'11111111111111111111111111, Y=$flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [25:1] = { $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] $flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN[25:0]$1581 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3041:
      Old ports: A=26'00000000000000000000000000, B=26'11111111111111111111111111, Y=$flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [25:1] = { $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] $flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN[25:0]$1574 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3047:
      Old ports: A=26'00000000000000000000000000, B=26'11111111111111111111111111, Y=$flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [25:1] = { $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] $flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN[25:0]$1567 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3053:
      Old ports: A=26'00000000000000000000000000, B=26'11111111111111111111111111, Y=$flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [25:1] = { $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] $flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN[25:0]$1560 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3061:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553 [9:1] = { $flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553 [0] $flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553 [0] $flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553 [0] $flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553 [0] $flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553 [0] $flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553 [0] $flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553 [0] $flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553 [0] $flatten\beaglewire_dut.$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN[9:0]$1553 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3069:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546 [9:1] = { $flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546 [0] $flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546 [0] $flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546 [0] $flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546 [0] $flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546 [0] $flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546 [0] $flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546 [0] $flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546 [0] $flatten\beaglewire_dut.$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN[9:0]$1546 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3075:
      Old ports: A=0, B=255, Y=$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530 [0]
      New connections: $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530 [31:1] = { 24'000000000000000000000000 $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530 [0] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530 [0] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530 [0] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530 [0] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530 [0] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530 [0] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530 [0] }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3081:
      Old ports: A=0, B=65280, Y=$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533 [8]
      New connections: { $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533 [31:9] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533 [7:0] } = { 16'0000000000000000 $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533 [8] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533 [8] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533 [8] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533 [8] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533 [8] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533 [8] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3087:
      Old ports: A=0, B=16711680, Y=$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536 [16]
      New connections: { $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536 [31:17] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536 [15:0] } = { 8'00000000 $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536 [16] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536 [16] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536 [16] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536 [16] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536 [16] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536 [16] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3093:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539 [24]
      New connections: { $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539 [31:25] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539 [23:0] } = { $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539 [24] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539 [24] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539 [24] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539 [24] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539 [24] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539 [24] $flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5414$385_EN[31:0]$1539 [24] 24'000000000000000000000000 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$3421: { $flatten\beaglewire_dut.$eq$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3116$1042_Y $flatten\beaglewire_dut.$procmux$3366_CMP $flatten\beaglewire_dut.$procmux$3364_CMP $flatten\beaglewire_dut.$procmux$3363_CMP $flatten\beaglewire_dut.$procmux$3362_CMP $flatten\beaglewire_dut.$procmux$3361_CMP }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4434: $auto$opt_reduce.cc:134:opt_mux$6606
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4439: $auto$opt_reduce.cc:134:opt_mux$6608
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4444: { $flatten\beaglewire_dut.$procmux$4437_CMP $auto$opt_reduce.cc:134:opt_mux$6610 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4449: { $flatten\beaglewire_dut.$procmux$4437_CMP $auto$opt_reduce.cc:134:opt_mux$6612 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4454: { $flatten\beaglewire_dut.$procmux$4437_CMP $auto$opt_reduce.cc:134:opt_mux$6614 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4459: { $flatten\beaglewire_dut.$procmux$4437_CMP $auto$opt_reduce.cc:134:opt_mux$6616 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4464: { $flatten\beaglewire_dut.$procmux$4437_CMP $auto$opt_reduce.cc:134:opt_mux$6618 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4735: $auto$opt_reduce.cc:134:opt_mux$6620
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4747: $auto$opt_reduce.cc:134:opt_mux$6622
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4754: $auto$opt_reduce.cc:134:opt_mux$6624
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4758: $auto$opt_reduce.cc:134:opt_mux$6626
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4768: $auto$opt_reduce.cc:134:opt_mux$6628
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4801: $auto$opt_reduce.cc:134:opt_mux$6630
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4893: $auto$opt_reduce.cc:134:opt_mux$6632
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4897: $auto$opt_reduce.cc:134:opt_mux$6634
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4985: $auto$opt_reduce.cc:134:opt_mux$6636
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4992: $auto$opt_reduce.cc:134:opt_mux$6638
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5006: { $flatten\beaglewire_dut.$procmux$4976_CMP $auto$opt_reduce.cc:134:opt_mux$6640 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5012: $auto$opt_reduce.cc:134:opt_mux$6642
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5114: { $flatten\beaglewire_dut.$procmux$5089_CMP $auto$opt_reduce.cc:134:opt_mux$6644 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5142: $auto$opt_reduce.cc:134:opt_mux$6646
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5148: $auto$opt_reduce.cc:134:opt_mux$6648
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5170: { $flatten\beaglewire_dut.$procmux$5089_CMP $flatten\beaglewire_dut.$procmux$5081_CMP $auto$opt_reduce.cc:134:opt_mux$6650 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5199: $auto$opt_reduce.cc:134:opt_mux$6652
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5225: $auto$opt_reduce.cc:134:opt_mux$6654
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5245: $auto$opt_reduce.cc:134:opt_mux$6656
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5265: $auto$opt_reduce.cc:134:opt_mux$6658
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5335: { $flatten\beaglewire_dut.$procmux$5310_CMP $auto$opt_reduce.cc:134:opt_mux$6660 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5369: $auto$opt_reduce.cc:134:opt_mux$6662
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5375: $auto$opt_reduce.cc:134:opt_mux$6664
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5397: { $flatten\beaglewire_dut.$procmux$5310_CMP $flatten\beaglewire_dut.$procmux$5302_CMP $auto$opt_reduce.cc:134:opt_mux$6666 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5426: $auto$opt_reduce.cc:134:opt_mux$6668
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5446: $auto$opt_reduce.cc:134:opt_mux$6670
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5466: $auto$opt_reduce.cc:134:opt_mux$6672
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5486: $auto$opt_reduce.cc:134:opt_mux$6674
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5556: { $flatten\beaglewire_dut.$procmux$5531_CMP $auto$opt_reduce.cc:134:opt_mux$6676 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5584: $auto$opt_reduce.cc:134:opt_mux$6678
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5590: $auto$opt_reduce.cc:134:opt_mux$6680
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5618: { $flatten\beaglewire_dut.$procmux$5531_CMP $flatten\beaglewire_dut.$procmux$5523_CMP $auto$opt_reduce.cc:134:opt_mux$6682 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5647: $auto$opt_reduce.cc:134:opt_mux$6684
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5667: $auto$opt_reduce.cc:134:opt_mux$6686
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5687: $auto$opt_reduce.cc:134:opt_mux$6688
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5707: $auto$opt_reduce.cc:134:opt_mux$6690
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5777: { $flatten\beaglewire_dut.$procmux$5752_CMP $auto$opt_reduce.cc:134:opt_mux$6692 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5805: $auto$opt_reduce.cc:134:opt_mux$6694
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5811: $auto$opt_reduce.cc:134:opt_mux$6696
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5833: { $flatten\beaglewire_dut.$procmux$5752_CMP $flatten\beaglewire_dut.$procmux$5744_CMP $auto$opt_reduce.cc:134:opt_mux$6698 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5868: $auto$opt_reduce.cc:134:opt_mux$6700
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5888: $auto$opt_reduce.cc:134:opt_mux$6702
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5908: $auto$opt_reduce.cc:134:opt_mux$6704
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5928: $auto$opt_reduce.cc:134:opt_mux$6706
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$6180: $auto$opt_reduce.cc:134:opt_mux$6708
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.\serv_rf_top.\rf_ram.$procmux$2877:
      Old ports: A=2'00, B=2'11, Y=$flatten\beaglewire_dut.\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2312_EN[1:0]$2316
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2312_EN[1:0]$2316 [0]
      New connections: $flatten\beaglewire_dut.\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2312_EN[1:0]$2316 [1] = $flatten\beaglewire_dut.\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2312_EN[1:0]$2316 [0]
  Optimizing cells in module \top.
Performed a total of 81 changes.

19.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~330 debug messages>
Removed a total of 110 cells.

19.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\beaglewire_dut.$procdff$6478 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\beaglewire_dut.$procdff$6478 ($dff) from module top.

19.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 593 unused wires.
<suppressed ~13 debug messages>

19.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8 debug messages>

19.11.9. Rerunning OPT passes. (Maybe there is more to do..)

19.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\beaglewire_dut.$procmux$4754.
    dead port 2/2 on $mux $flatten\beaglewire_dut.$procmux$4754.
    dead port 1/2 on $mux $flatten\beaglewire_dut.$procmux$4758.
Removed 3 multiplexer ports.
<suppressed ~532 debug messages>

19.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4464: $auto$opt_reduce.cc:134:opt_mux$6606
  Optimizing cells in module \top.
Performed a total of 1 changes.

19.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 13 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 16 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 17 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 18 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 19 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 20 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 21 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 22 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 23 on $flatten\beaglewire_dut.$procdff$6381 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 13 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 24 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 25 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 26 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 27 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 28 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 29 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 30 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 31 on $flatten\beaglewire_dut.$procdff$6378 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 16 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 17 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 18 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 19 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 20 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 21 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 22 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 23 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 24 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 25 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 26 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 27 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 28 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 29 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 30 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 31 on $flatten\beaglewire_dut.$procdff$6375 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 13 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 16 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 17 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 18 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 19 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 20 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 21 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 22 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 23 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 24 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 25 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 26 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 27 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 28 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 29 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 30 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.
Setting constant 0-bit at position 31 on $flatten\beaglewire_dut.$procdff$6372 ($dff) from module top.

19.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

19.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.11.16. Rerunning OPT passes. (Maybe there is more to do..)

19.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~532 debug messages>

19.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.11.20. Executing OPT_DFF pass (perform DFF optimizations).

19.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.11.23. Finished OPT passes. (There is nothing left to do.)

19.12. Executing FSM pass (extract and optimize FSM).

19.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5572$393_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5582$394_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5672$403_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5682$404_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5692$405_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5702$406_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5712$407_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5722$408_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5592$395_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5602$396_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5612$397_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5622$398_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5632$399_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5642$400_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5652$401_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5662$402_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\beaglewire_dut.\serv_rf_top.\rf_ram.$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2312_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.beaglewire_dut.basesoc_grant as FSM state register:
    Register has an initialization value.
Not marking top.beaglewire_dut.basesoc_state as FSM state register:
    Register has an initialization value.
Not marking top.beaglewire_dut.sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking top.beaglewire_dut.sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.beaglewire_dut.sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.beaglewire_dut.subfragments_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking top.beaglewire_dut.subfragments_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking top.beaglewire_dut.subfragments_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking top.beaglewire_dut.subfragments_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking top.beaglewire_dut.subfragments_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.beaglewire_dut.subfragments_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking top.beaglewire_dut.subfragments_refresher_state as FSM state register:
    Register has an initialization value.
Not marking top.beaglewire_dut.subfragments_state as FSM state register:
    Register has an initialization value.

19.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

19.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

19.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

19.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

19.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

19.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

19.13. Executing OPT pass (performing simple optimizations).

19.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~532 debug messages>

19.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\wb_controller.$procdff$6273 ($dff) from module top (D = $flatten\wb_controller.$procmux$2929_Y, Q = \wb_controller.address_bridge, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$6709 ($sdff) from module top (D = \wb_controller.gpmc_latch_data, Q = \wb_controller.address_bridge).
Adding SRST signal on $flatten\wb_controller.$procdff$6272 ($dff) from module top (D = \gpmc_oen, Q = \wb_controller.oen_bridge, rval = 1'1).
Adding SRST signal on $flatten\wb_controller.$procdff$6271 ($dff) from module top (D = \gpmc_wein, Q = \wb_controller.wen_bridge, rval = 1'1).
Adding SRST signal on $flatten\wb_controller.$procdff$6270 ($dff) from module top (D = \gpmc_csn1, Q = \wb_controller.csn_bridge, rval = 1'1).
Adding SRST signal on $flatten\wb_controller.$procdff$6269 ($dff) from module top (D = \wb_controller.gpmc_latch_data, Q = \wb_controller.write_data_bridge, rval = 16'0000000000000000).
Adding SRST signal on $flatten\wb_controller.$procdff$6268 ($dff) from module top (D = \wb_controller.writedata_first_stage, Q = \wb_controller.writedata_final, rval = 16'0000000000000000).
Adding SRST signal on $flatten\wb_controller.$procdff$6267 ($dff) from module top (D = \wb_controller.address_first_stage, Q = \wb_controller.address_final, rval = 16'0000000000000000).
Adding SRST signal on $flatten\wb_controller.$procdff$6266 ($dff) from module top (D = \wb_controller.oen_first_stage, Q = \wb_controller.oen_final, rval = 1'1).
Adding SRST signal on $flatten\wb_controller.$procdff$6265 ($dff) from module top (D = \wb_controller.wen_first_stage, Q = \wb_controller.wen_final, rval = 1'1).
Adding SRST signal on $flatten\wb_controller.$procdff$6264 ($dff) from module top (D = \wb_controller.csn_first_stage, Q = \wb_controller.csn_final, rval = 1'1).
Adding EN signal on $flatten\wb_controller.$procdff$6263 ($dff) from module top (D = \wb_controller.write_data_bridge, Q = \wb_controller.writedata_first_stage).
Adding EN signal on $flatten\wb_controller.$procdff$6262 ($dff) from module top (D = \wb_controller.address_bridge, Q = \wb_controller.address_first_stage).
Adding EN signal on $flatten\wb_controller.$procdff$6261 ($dff) from module top (D = \wb_controller.oen_bridge, Q = \wb_controller.oen_first_stage).
Adding EN signal on $flatten\wb_controller.$procdff$6260 ($dff) from module top (D = \wb_controller.wen_bridge, Q = \wb_controller.wen_first_stage).
Adding EN signal on $flatten\wb_controller.$procdff$6259 ($dff) from module top (D = \wb_controller.csn_bridge, Q = \wb_controller.csn_first_stage).
Adding EN signal on $flatten\wb_controller.$procdff$6258 ($dff) from module top (D = \wb_controller.read_data_bridge, Q = \wb_controller.gpmc_latch_ad).
Adding SRST signal on $auto$opt_dff.cc:764:run$6725 ($dffe) from module top (D = \wb_controller.wbm_readdata, Q = \wb_controller.gpmc_latch_ad, rval = 16'0000000000000000).
Adding SRST signal on $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$procdff$6250 ($dff) from module top (D = \beaglewire_dut.serv_rf_top.rf_ram_if.i_rreq, Q = \beaglewire_dut.serv_rf_top.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$procdff$6248 ($dff) from module top (D = { $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2331_Y [4:2] $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2331_Y [0] }, Q = { \beaglewire_dut.serv_rf_top.rf_ram_if.rcnt [4:2] \beaglewire_dut.serv_rf_top.rf_ram_if.rcnt [0] }, rval = 4'0000).
Adding SRST signal on $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$procdff$6248 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$procmux$2873_Y [1], Q = \beaglewire_dut.serv_rf_top.rf_ram_if.rcnt [1], rval = 1'1).
Adding SRST signal on $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$procdff$6247 ($dff) from module top (D = \beaglewire_dut.serv_rf_top.rf_ram_if.rreq_r, Q = \beaglewire_dut.serv_rf_top.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$procdff$6246 ($dff) from module top (D = \beaglewire_dut.serv_rf_top.rf_ram.o_rdata [1], Q = \beaglewire_dut.serv_rf_top.rf_ram_if.rdata0 [1], rval = 1'0).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$procdff$6244 ($dff) from module top (D = \beaglewire_dut.serv_rf_top.rf_ram.o_rdata [1], Q = \beaglewire_dut.serv_rf_top.rf_ram_if.rdata1).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$procdff$6210 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:75$2511_Y, Q = \beaglewire_dut.serv_rf_top.cpu.state.ibus_cyc).
Adding SRST signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$procdff$6209 ($dff) from module top (D = { \beaglewire_dut.serv_rf_top.cpu.state.o_cnt_r [2:0] $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:160$2719_Y }, Q = \beaglewire_dut.serv_rf_top.cpu.state.o_cnt_r, rval = 4'0000).
Adding SRST signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$procdff$6208 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:159$2714_Y, Q = \beaglewire_dut.serv_rf_top.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$procdff$6207 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$procmux$2783_Y, Q = \beaglewire_dut.serv_rf_top.cpu.state.init_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6738 ($sdff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:129$2709_Y, Q = \beaglewire_dut.serv_rf_top.cpu.state.init_done).
Adding SRST signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$procdff$6205 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$procmux$2787_Y, Q = \beaglewire_dut.serv_rf_top.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6740 ($sdff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:130$2710_Y, Q = \beaglewire_dut.serv_rf_top.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$procdff$6203 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$procmux$2773_Y, Q = \beaglewire_dut.serv_rf_top.cpu.state.misalign_trap_sync, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6742 ($sdff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:182$2728_Y, Q = \beaglewire_dut.serv_rf_top.cpu.state.misalign_trap_sync).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$procdff$6236 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:80$2441_Y, Q = \beaglewire_dut.serv_rf_top.cpu.mem_if.dat).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$procdff$6235 ($dff) from module top (D = \beaglewire_dut.serv_rf_top.cpu.mem_if.dat_cur, Q = \beaglewire_dut.serv_rf_top.cpu.mem_if.signbit).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procdff$6226 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$0\imm11_7[4:0], Q = \beaglewire_dut.serv_rf_top.cpu.immdec.imm11_7).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procdff$6225 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$0\imm24_20[4:0], Q = \beaglewire_dut.serv_rf_top.cpu.immdec.imm24_20).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procdff$6224 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$0\imm30_25[5:0], Q = \beaglewire_dut.serv_rf_top.cpu.immdec.imm30_25).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procdff$6223 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$0\imm7[0:0], Q = \beaglewire_dut.serv_rf_top.cpu.immdec.imm7).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procdff$6222 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$0\imm19_12_20[8:0], Q = \beaglewire_dut.serv_rf_top.cpu.immdec.imm19_12_20).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procdff$6221 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:43$2537_Y, Q = \beaglewire_dut.serv_rf_top.cpu.immdec.signbit).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procdff$6220 ($dff) from module top (D = \beaglewire_dut.converted_interface_dat_r [24:20], Q = \beaglewire_dut.serv_rf_top.cpu.immdec.rs2_addr).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procdff$6219 ($dff) from module top (D = \beaglewire_dut.converted_interface_dat_r [19:15], Q = \beaglewire_dut.serv_rf_top.cpu.immdec.rs1_addr).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procdff$6218 ($dff) from module top (D = \beaglewire_dut.converted_interface_dat_r [11:7], Q = \beaglewire_dut.serv_rf_top.cpu.immdec.rd_addr).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$procdff$6242 ($dff) from module top (D = { $flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:126$2379_Y $flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:127$2383_Y $flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:128$2389_Y $flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:129$2393_Y }, Q = \beaglewire_dut.serv_rf_top.cpu.genblk1.csr.mcause3_0).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$procdff$6241 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:132$2396_Y, Q = \beaglewire_dut.serv_rf_top.cpu.genblk1.csr.mcause31).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$procdff$6239 ($dff) from module top (D = \beaglewire_dut.serv_rf_top.cpu.genblk1.csr.mstatus_mie, Q = \beaglewire_dut.serv_rf_top.cpu.genblk1.csr.mstatus_mpie).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$procdff$6238 ($dff) from module top (D = 1'0, Q = \beaglewire_dut.serv_rf_top.cpu.genblk1.csr.o_new_irq).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6768 ($dffe) from module top.
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$procdff$6237 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:94$2369_Y, Q = \beaglewire_dut.serv_rf_top.cpu.genblk1.csr.mstatus_mie).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\decode.$procdff$6217 ($dff) from module top (D = \beaglewire_dut.converted_interface_dat_r [30], Q = \beaglewire_dut.serv_rf_top.cpu.decode.imm30).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\decode.$procdff$6216 ($dff) from module top (D = \beaglewire_dut.converted_interface_dat_r [26], Q = \beaglewire_dut.serv_rf_top.cpu.decode.op26).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\decode.$procdff$6215 ($dff) from module top (D = \beaglewire_dut.converted_interface_dat_r [22], Q = \beaglewire_dut.serv_rf_top.cpu.decode.op22).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\decode.$procdff$6214 ($dff) from module top (D = \beaglewire_dut.converted_interface_dat_r [21], Q = \beaglewire_dut.serv_rf_top.cpu.decode.op21).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\decode.$procdff$6213 ($dff) from module top (D = \beaglewire_dut.converted_interface_dat_r [20], Q = \beaglewire_dut.serv_rf_top.cpu.decode.op20).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\decode.$procdff$6212 ($dff) from module top (D = \beaglewire_dut.converted_interface_dat_r [14:12], Q = \beaglewire_dut.serv_rf_top.cpu.decode.funct3).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\decode.$procdff$6211 ($dff) from module top (D = \beaglewire_dut.converted_interface_dat_r [6:2], Q = \beaglewire_dut.serv_rf_top.cpu.decode.opcode).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$procdff$6230 ($dff) from module top (D = $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:76$2512_Y, Q = \beaglewire_dut.serv_rf_top.cpu.ctrl.o_ibus_adr).
Adding SRST signal on $auto$opt_dff.cc:764:run$6777 ($dffe) from module top (D = { \beaglewire_dut.serv_rf_top.cpu.ctrl.new_pc \beaglewire_dut.serv_rf_top.cpu.ctrl.o_ibus_adr [31:1] }, Q = \beaglewire_dut.serv_rf_top.cpu.ctrl.o_ibus_adr, rval = 32'10000000000001100000000000000000).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$procdff$6229 ($dff) from module top (D = { $flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$2528_Y \beaglewire_dut.serv_rf_top.cpu.bufreg.data [29:1] }, Q = \beaglewire_dut.serv_rf_top.cpu.bufreg.data).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$procdff$6227 ($dff) from module top (D = { $flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:38$2531_Y \beaglewire_dut.serv_rf_top.cpu.bufreg.o_lsb [1] }, Q = \beaglewire_dut.serv_rf_top.cpu.bufreg.o_lsb).
Adding EN signal on $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$procdff$6233 ($dff) from module top (D = \beaglewire_dut.serv_rf_top.cpu.alu.o_cmp, Q = \beaglewire_dut.serv_rf_top.cpu.alu.cmp_r).
Adding EN signal on $flatten\beaglewire_dut.$procdff$6604 ($dff) from module top (D = $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4128$1306_Y, Q = \beaglewire_dut.por_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6601 ($dff) from module top (D = \beaglewire_dut.basesoc_next_state, Q = \beaglewire_dut.basesoc_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$6783 ($sdff) from module top (D = \beaglewire_dut.basesoc_next_state, Q = \beaglewire_dut.basesoc_state).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6600 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3359_Y, Q = \beaglewire_dut.basesoc_csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6599 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3386_Y, Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6598 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3403_Y, Q = \beaglewire_dut.basesoc_csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6597 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3421_Y, Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6596 ($dff) from module top (D = \beaglewire_dut.storage, Q = \beaglewire_dut.basesoc_csr_bankarray_interface1_bank_bus_dat_r [3:0], rval = 4'0000).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6596 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3433_Y [31:4], Q = \beaglewire_dut.basesoc_csr_bankarray_interface1_bank_bus_dat_r [31:4], rval = 28'0000000000000000000000000000).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6595 ($dff) from module top (D = \beaglewire_dut.basesoc_csr_bankarray_sel, Q = \beaglewire_dut.basesoc_csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6594 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3445_Y, Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6593 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3576_Y, Q = \beaglewire_dut.basesoc_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$opt_dff.cc:702:run$6801 ($sdff) from module top (D = $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4999$1526_Y, Q = \beaglewire_dut.basesoc_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6592 ($dff) from module top (D = \beaglewire_dut.basesoc_slave_sel, Q = \beaglewire_dut.basesoc_slave_sel_r, rval = 4'0000).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6591 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3589_Y, Q = \beaglewire_dut.basesoc_grant, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$6804 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3589_Y, Q = \beaglewire_dut.basesoc_grant).
Adding EN signal on $flatten\beaglewire_dut.$procdff$6590 ($dff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w_next_value0, Q = \beaglewire_dut.basesoc_basesoc_dat_w).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6589 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3611_Y, Q = \beaglewire_dut.basesoc_basesoc_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6823 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_we_next_value2, Q = \beaglewire_dut.basesoc_basesoc_we).
Adding EN signal on $flatten\beaglewire_dut.$procdff$6588 ($dff) from module top (D = \beaglewire_dut.basesoc_basesoc_adr_next_value1, Q = \beaglewire_dut.basesoc_basesoc_adr).
Adding SRST signal on $auto$opt_dff.cc:764:run$6825 ($dffe) from module top (D = \beaglewire_dut.basesoc_basesoc_wishbone_adr [13:0], Q = \beaglewire_dut.basesoc_basesoc_adr, rval = 14'00000000000000).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6587 ($dff) from module top (D = \beaglewire_dut.subfragments_fsm_next_state, Q = \beaglewire_dut.subfragments_fsm_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$6831 ($sdff) from module top (D = \beaglewire_dut.subfragments_fsm_next_state, Q = \beaglewire_dut.subfragments_fsm_state).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6586 ($dff) from module top (D = \beaglewire_dut.subfragments_litedramnativeportconverter_next_state, Q = \beaglewire_dut.subfragments_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6585 ($dff) from module top (D = \beaglewire_dut.subfragments_next_state, Q = \beaglewire_dut.subfragments_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$6842 ($sdff) from module top (D = \beaglewire_dut.subfragments_next_state, Q = \beaglewire_dut.subfragments_state).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6584 ($dff) from module top (D = \beaglewire_dut.subfragments_new_master_rdata_valid2, Q = \beaglewire_dut.subfragments_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6583 ($dff) from module top (D = \beaglewire_dut.subfragments_new_master_rdata_valid1, Q = \beaglewire_dut.subfragments_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6582 ($dff) from module top (D = \beaglewire_dut.subfragments_new_master_rdata_valid0, Q = \beaglewire_dut.subfragments_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6581 ($dff) from module top (D = $flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4850$1510_Y, Q = \beaglewire_dut.subfragments_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6580 ($dff) from module top (D = $flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4849$1498_Y, Q = \beaglewire_dut.subfragments_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6579 ($dff) from module top (D = \beaglewire_dut.subfragments_multiplexer_next_state, Q = \beaglewire_dut.subfragments_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$6857 ($sdff) from module top (D = \beaglewire_dut.subfragments_multiplexer_next_state, Q = \beaglewire_dut.subfragments_multiplexer_state).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6578 ($dff) from module top (D = \beaglewire_dut.subfragments_bankmachine3_next_state, Q = \beaglewire_dut.subfragments_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$6873 ($sdff) from module top (D = \beaglewire_dut.subfragments_bankmachine3_next_state, Q = \beaglewire_dut.subfragments_bankmachine3_state).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6577 ($dff) from module top (D = \beaglewire_dut.subfragments_bankmachine2_next_state, Q = \beaglewire_dut.subfragments_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$6893 ($sdff) from module top (D = \beaglewire_dut.subfragments_bankmachine2_next_state, Q = \beaglewire_dut.subfragments_bankmachine2_state).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6576 ($dff) from module top (D = \beaglewire_dut.subfragments_bankmachine1_next_state, Q = \beaglewire_dut.subfragments_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$6913 ($sdff) from module top (D = \beaglewire_dut.subfragments_bankmachine1_next_state, Q = \beaglewire_dut.subfragments_bankmachine1_state).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6575 ($dff) from module top (D = \beaglewire_dut.subfragments_bankmachine0_next_state, Q = \beaglewire_dut.subfragments_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$6933 ($sdff) from module top (D = \beaglewire_dut.subfragments_bankmachine0_next_state, Q = \beaglewire_dut.subfragments_bankmachine0_state).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6574 ($dff) from module top (D = \beaglewire_dut.subfragments_refresher_next_state, Q = \beaglewire_dut.subfragments_refresher_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$6953 ($sdff) from module top (D = \beaglewire_dut.subfragments_refresher_next_state, Q = \beaglewire_dut.subfragments_refresher_state).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6573 ($dff) from module top (D = \beaglewire_dut.subfragments_rs232phyrx_next_state, Q = \beaglewire_dut.subfragments_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6572 ($dff) from module top (D = \beaglewire_dut.subfragments_rs232phytx_next_state, Q = \beaglewire_dut.subfragments_rs232phytx_state, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6571 ($dff) from module top (D = $flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2973$983_Y, Q = \beaglewire_dut.wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6570 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3624_Y, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6569 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3633_Y, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_demux, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$6975 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3631_Y, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6567 ($dff) from module top (D = { $flatten\beaglewire_dut.$procmux$3101_Y $flatten\beaglewire_dut.$procmux$3567_Y $flatten\beaglewire_dut.$procmux$3113_Y $flatten\beaglewire_dut.$procmux$3122_Y $flatten\beaglewire_dut.$procmux$3132_Y $flatten\beaglewire_dut.$procmux$3143_Y $flatten\beaglewire_dut.$procmux$3155_Y $flatten\beaglewire_dut.$procmux$3168_Y $flatten\beaglewire_dut.$procmux$3182_Y $flatten\beaglewire_dut.$procmux$3197_Y $flatten\beaglewire_dut.$procmux$3213_Y $flatten\beaglewire_dut.$procmux$3230_Y $flatten\beaglewire_dut.$procmux$3248_Y $flatten\beaglewire_dut.$procmux$3267_Y $flatten\beaglewire_dut.$procmux$3287_Y $flatten\beaglewire_dut.$procmux$3308_Y }, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [119:112]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [31:24]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [39:32]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [47:40]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [55:48]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [63:56]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [71:64]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [79:72]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [87:80]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [95:88]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [103:96]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [111:104]).
Adding EN signal on $auto$opt_dff.cc:702:run$6977 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \beaglewire_dut.wishbone_bridge_rdata_converter_converter_source_payload_data [127:120]).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6564 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3665_Y, Q = \beaglewire_dut.wishbone_bridge_wdata_converter_converter_mux, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7026 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3663_Y, Q = \beaglewire_dut.wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6563 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3669_Y, Q = \beaglewire_dut.wishbone_bridge_count, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7028 ($sdff) from module top (D = \beaglewire_dut.wishbone_bridge_count_litedramnativeportconverter_next_value, Q = \beaglewire_dut.wishbone_bridge_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6561 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3676_Y, Q = \beaglewire_dut.sdram_time1, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7030 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3676_Y, Q = \beaglewire_dut.sdram_time1).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6560 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3683_Y, Q = \beaglewire_dut.sdram_time0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$7034 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3683_Y, Q = \beaglewire_dut.sdram_time0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6559 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3687_Y [1:0], Q = \beaglewire_dut.sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6559 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3690_Y [2], Q = \beaglewire_dut.sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7041 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3690_Y [2], Q = \beaglewire_dut.sdram_twtrcon_count [2]).
Adding EN signal on $auto$opt_dff.cc:702:run$7040 ($sdff) from module top (D = $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4842$1485_Y [1:0], Q = \beaglewire_dut.sdram_twtrcon_count [1:0]).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6558 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3696_Y, Q = \beaglewire_dut.sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6557 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3703_Y, Q = \beaglewire_dut.sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7051 ($sdff) from module top (D = $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4827$1482_Y, Q = \beaglewire_dut.sdram_tccdcon_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6556 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3715_Y, Q = \beaglewire_dut.sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6555 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3719_Y, Q = \beaglewire_dut.sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7056 ($sdff) from module top (D = $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4812$1479_Y, Q = \beaglewire_dut.sdram_trrdcon_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6554 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3731_Y, Q = \beaglewire_dut.sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6553 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3772_Y, Q = \beaglewire_dut.sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7059 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3743_Y, Q = \beaglewire_dut.sdram_choose_req_grant).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6551 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3817_Y [0], Q = \beaglewire_dut.sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6551 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3820_Y [1], Q = \beaglewire_dut.sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7076 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3820_Y [1], Q = \beaglewire_dut.sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$7075 ($sdff) from module top (D = $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4662$1467_Y [0], Q = \beaglewire_dut.sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6550 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3826_Y, Q = \beaglewire_dut.sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6549 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3836_Y, Q = \beaglewire_dut.sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7084 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3836_Y, Q = \beaglewire_dut.sdram_bankmachine3_trccon_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6548 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3842_Y, Q = \beaglewire_dut.sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6547 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3852_Y, Q = \beaglewire_dut.sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7091 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3852_Y, Q = \beaglewire_dut.sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6546 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3858_Y, Q = \beaglewire_dut.sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6545 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3865_Y, Q = \beaglewire_dut.sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7100 ($sdff) from module top (D = 1'1, Q = \beaglewire_dut.sdram_bankmachine3_row_opened).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6544 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3875_Y, Q = \beaglewire_dut.sdram_bankmachine3_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7102 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_source_payload_addr [22:10], Q = \beaglewire_dut.sdram_bankmachine3_row).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6543 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3879_Y, Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_source_payload_addr, rval = 23'00000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7108 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [23:1], Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_source_payload_addr).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6542 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3883_Y, Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7110 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [0], Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_source_payload_we).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6539 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3891_Y, Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7112 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_source_valid, Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_source_valid).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6538 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3895_Y, Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7114 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4605$1451_Y, Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_consume).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6537 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3899_Y, Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7116 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4602$1450_Y, Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_produce).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6536 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3908_Y, Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7118 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3908_Y, Q = \beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_level).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6535 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3912_Y [0], Q = \beaglewire_dut.sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6535 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3915_Y [1], Q = \beaglewire_dut.sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7129 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3915_Y [1], Q = \beaglewire_dut.sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$7128 ($sdff) from module top (D = $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4586$1445_Y [0], Q = \beaglewire_dut.sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6534 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3921_Y, Q = \beaglewire_dut.sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6533 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3931_Y, Q = \beaglewire_dut.sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7137 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3931_Y, Q = \beaglewire_dut.sdram_bankmachine2_trccon_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6532 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3937_Y, Q = \beaglewire_dut.sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6531 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3947_Y, Q = \beaglewire_dut.sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7144 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3947_Y, Q = \beaglewire_dut.sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6530 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3953_Y, Q = \beaglewire_dut.sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6529 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3960_Y, Q = \beaglewire_dut.sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7153 ($sdff) from module top (D = 1'1, Q = \beaglewire_dut.sdram_bankmachine2_row_opened).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6528 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3970_Y, Q = \beaglewire_dut.sdram_bankmachine2_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7155 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_source_payload_addr [22:10], Q = \beaglewire_dut.sdram_bankmachine2_row).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6527 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3974_Y, Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_source_payload_addr, rval = 23'00000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7161 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [23:1], Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_source_payload_addr).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6526 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3978_Y, Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7163 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [0], Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_source_payload_we).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6523 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3986_Y, Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7165 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_source_valid, Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_source_valid).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6522 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3990_Y, Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7167 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4529$1429_Y, Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_consume).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6521 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3994_Y, Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7169 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4526$1428_Y, Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_produce).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6520 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4003_Y, Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7171 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4003_Y, Q = \beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_level).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6519 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4007_Y [0], Q = \beaglewire_dut.sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6519 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4010_Y [1], Q = \beaglewire_dut.sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7182 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4010_Y [1], Q = \beaglewire_dut.sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$7181 ($sdff) from module top (D = $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4510$1423_Y [0], Q = \beaglewire_dut.sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6518 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4016_Y, Q = \beaglewire_dut.sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6517 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4026_Y, Q = \beaglewire_dut.sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7190 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4026_Y, Q = \beaglewire_dut.sdram_bankmachine1_trccon_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6516 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4032_Y, Q = \beaglewire_dut.sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6515 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4042_Y, Q = \beaglewire_dut.sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7197 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4042_Y, Q = \beaglewire_dut.sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6514 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4048_Y, Q = \beaglewire_dut.sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6513 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4055_Y, Q = \beaglewire_dut.sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7206 ($sdff) from module top (D = 1'1, Q = \beaglewire_dut.sdram_bankmachine1_row_opened).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6512 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4065_Y, Q = \beaglewire_dut.sdram_bankmachine1_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7208 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_source_payload_addr [22:10], Q = \beaglewire_dut.sdram_bankmachine1_row).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6511 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4069_Y, Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_source_payload_addr, rval = 23'00000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7214 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [23:1], Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_source_payload_addr).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6510 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4073_Y, Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7216 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [0], Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_source_payload_we).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6507 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4081_Y, Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7218 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_source_valid, Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_source_valid).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6506 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4085_Y, Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7220 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4453$1407_Y, Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_consume).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6505 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4089_Y, Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7222 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4450$1406_Y, Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_produce).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6504 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4098_Y, Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7224 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4098_Y, Q = \beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_level).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6503 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4102_Y [0], Q = \beaglewire_dut.sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6503 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4105_Y [1], Q = \beaglewire_dut.sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7235 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4105_Y [1], Q = \beaglewire_dut.sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$7234 ($sdff) from module top (D = $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4434$1401_Y [0], Q = \beaglewire_dut.sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6502 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4111_Y, Q = \beaglewire_dut.sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6501 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4121_Y, Q = \beaglewire_dut.sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7243 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4121_Y, Q = \beaglewire_dut.sdram_bankmachine0_trccon_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6500 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4127_Y, Q = \beaglewire_dut.sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6499 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4137_Y, Q = \beaglewire_dut.sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7250 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4137_Y, Q = \beaglewire_dut.sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6498 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4143_Y, Q = \beaglewire_dut.sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6497 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4150_Y, Q = \beaglewire_dut.sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7259 ($sdff) from module top (D = 1'1, Q = \beaglewire_dut.sdram_bankmachine0_row_opened).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6496 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4160_Y, Q = \beaglewire_dut.sdram_bankmachine0_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7261 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_source_payload_addr [22:10], Q = \beaglewire_dut.sdram_bankmachine0_row).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6495 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4164_Y, Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_source_payload_addr, rval = 23'00000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7267 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [23:1], Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_source_payload_addr).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6494 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4168_Y, Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7269 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [0], Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_source_payload_we).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6491 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4176_Y, Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7271 ($sdff) from module top (D = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_source_valid, Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_source_valid).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6490 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4180_Y, Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7273 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4377$1385_Y, Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_consume).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6489 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4184_Y, Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7275 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4374$1384_Y, Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_produce).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6488 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4193_Y, Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7277 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4193_Y, Q = \beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_level).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6487 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4199_Y, Q = \beaglewire_dut.sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7287 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4197_Y, Q = \beaglewire_dut.sdram_sequencer_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6486 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4209_Y, Q = \beaglewire_dut.sdram_sequencer_counter, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7291 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4209_Y, Q = \beaglewire_dut.sdram_sequencer_counter).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6485 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3499_Y, Q = \beaglewire_dut.sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6484 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4218_Y, Q = \beaglewire_dut.sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7296 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4216_Y, Q = \beaglewire_dut.sdram_postponer_count).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6483 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3538_Y, Q = \beaglewire_dut.sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6482 ($dff) from module top (D = $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4304$1369_Y, Q = \beaglewire_dut.sdram_timer_count1, rval = 9'110000110).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6481 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3503_Y, Q = \beaglewire_dut.sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6480 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3513_Y, Q = \beaglewire_dut.sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6479 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3520_Y, Q = \beaglewire_dut.sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6477 ($dff) from module top (D = { $flatten\beaglewire_dut.$procmux$3530_Y [12:11] $flatten\beaglewire_dut.$procmux$3530_Y [9:0] }, Q = { \beaglewire_dut.sdram_cmd_payload_a [12:11] \beaglewire_dut.sdram_cmd_payload_a [9:0] }, rval = 12'000000000000).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6477 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3532_Y [10], Q = \beaglewire_dut.sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6476 ($dff) from module top (D = $flatten\beaglewire_dut.$and$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4097$1292_Y, Q = \beaglewire_dut.sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6475 ($dff) from module top (D = \beaglewire_dut.sdram_twtrcon_valid, Q = \beaglewire_dut.sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6474 ($dff) from module top (D = $flatten\beaglewire_dut.$not$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4800$1477_Y, Q = \beaglewire_dut.sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6473 ($dff) from module top (D = $flatten\beaglewire_dut.$not$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4799$1476_Y, Q = \beaglewire_dut.sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6471 ($dff) from module top (D = $flatten\beaglewire_dut.$not$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4798$1475_Y, Q = \beaglewire_dut.sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6470 ($dff) from module top (D = \beaglewire_dut.sdram_choose_req_cmd_payload_ba, Q = \beaglewire_dut.sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6469 ($dff) from module top (D = \beaglewire_dut.array_muxed1, Q = \beaglewire_dut.sdram_dfi_p0_address, rval = 13'0000000000000).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6467 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4222_Y, Q = \beaglewire_dut.sdram_rddata_status, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7340 ($sdff) from module top (D = \beaglewire_dut.sdram_inti_p0_rddata, Q = \beaglewire_dut.sdram_rddata_status).
Adding EN signal on $flatten\beaglewire_dut.$procdff$6465 ($dff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [7:0], Q = \beaglewire_dut.sdram_wrdata_storage).
Adding EN signal on $flatten\beaglewire_dut.$procdff$6463 ($dff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [1:0], Q = \beaglewire_dut.sdram_baddress_storage).
Adding EN signal on $flatten\beaglewire_dut.$procdff$6461 ($dff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [12:0], Q = \beaglewire_dut.sdram_address_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6459 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4232_Y, Q = \beaglewire_dut.sdram_command_storage, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7345 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [5:0], Q = \beaglewire_dut.sdram_command_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6457 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4236_Y, Q = \beaglewire_dut.sdram_storage, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:702:run$7347 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [3:0], Q = \beaglewire_dut.sdram_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6456 ($dff) from module top (D = { \beaglewire_dut.rddata_en [1:0] \beaglewire_dut.dfi_p0_rddata_en }, Q = \beaglewire_dut.rddata_en, rval = 3'000).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6455 ($dff) from module top (D = \beaglewire_dut.rddata_en [2], Q = \beaglewire_dut.dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6454 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4241_Y, Q = \beaglewire_dut.count, rval = 23'10111110101111000010000).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6453 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4247_Y, Q = \beaglewire_dut.mode, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7354 ($sdff) from module top (D = 1'1, Q = \beaglewire_dut.mode).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6452 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4251_Y, Q = \beaglewire_dut.chaser, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7356 ($sdff) from module top (D = { \beaglewire_dut.chaser [2:0] $flatten\beaglewire_dut.$not$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4286$1364_Y }, Q = \beaglewire_dut.chaser).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6451 ($dff) from module top (D = \beaglewire_dut.basesoc_csr_bankarray_csrbank1_out0_re, Q = \beaglewire_dut.re, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6450 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4255_Y, Q = \beaglewire_dut.storage, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7359 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [3:0], Q = \beaglewire_dut.storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6449 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4262_Y, Q = \beaglewire_dut.counter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7363 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4262_Y, Q = \beaglewire_dut.counter).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6448 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4269_Y, Q = \beaglewire_dut.miso, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7367 ($sdff) from module top (D = \spiflash_miso, Q = \beaglewire_dut.miso).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6447 ($dff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4254$1347_Y, Q = \beaglewire_dut.i, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6446 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3322_Y [1:0], Q = \beaglewire_dut.sr [9:8], rval = 2'00).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6446 ($dff) from module top (D = { $flatten\beaglewire_dut.$procmux$3317_Y $flatten\beaglewire_dut.$procmux$3324_Y [15:2] $flatten\beaglewire_dut.$procmux$3333_Y }, Q = { \beaglewire_dut.sr [31:10] \beaglewire_dut.sr [7:0] }, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7375 ($sdff) from module top (D = { \beaglewire_dut.sr [6:0] \beaglewire_dut.miso }, Q = \beaglewire_dut.sr [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$7375 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3317_Y, Q = \beaglewire_dut.sr [31:24]).
Adding EN signal on $auto$opt_dff.cc:702:run$7375 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$3324_Y [15:2], Q = \beaglewire_dut.sr [23:10]).
Adding EN signal on $auto$opt_dff.cc:702:run$7374 ($sdff) from module top (D = \beaglewire_dut.sr [8:7], Q = \beaglewire_dut.sr [9:8]).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6445 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4281_Y, Q = \beaglewire_dut.clk1, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6444 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4285_Y, Q = \beaglewire_dut.cs_n1, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$7387 ($sdff) from module top (D = 1'0, Q = \beaglewire_dut.cs_n1).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6442 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4291_Y, Q = \beaglewire_dut.bitbang_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7389 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [0], Q = \beaglewire_dut.bitbang_en_storage).
Adding EN signal on $flatten\beaglewire_dut.$procdff$6439 ($dff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [3:0], Q = \beaglewire_dut.bitbang_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6438 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4297_Y, Q = \beaglewire_dut.bus_ack, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7394 ($sdff) from module top (D = 1'1, Q = \beaglewire_dut.bus_ack).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6437 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3341_Y, Q = \beaglewire_dut.basesoc_timer_value, rval = 0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6435 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4303_Y, Q = \beaglewire_dut.basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7397 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [0], Q = \beaglewire_dut.basesoc_timer_enable_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6434 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4307_Y, Q = \beaglewire_dut.basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7399 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [0], Q = \beaglewire_dut.basesoc_timer_pending_r).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6433 ($dff) from module top (D = \beaglewire_dut.basesoc_csr_bankarray_csrbank4_ev_pending_re, Q = \beaglewire_dut.basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6431 ($dff) from module top (D = \beaglewire_dut.basesoc_csr_bankarray_csrbank4_ev_status_w, Q = \beaglewire_dut.basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6430 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4313_Y, Q = \beaglewire_dut.basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7403 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4313_Y, Q = \beaglewire_dut.basesoc_timer_zero_pending).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6428 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4317_Y, Q = \beaglewire_dut.basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$7407 ($sdff) from module top (D = \beaglewire_dut.basesoc_timer_value, Q = \beaglewire_dut.basesoc_timer_value_status).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6427 ($dff) from module top (D = \beaglewire_dut.basesoc_csr_bankarray_csrbank4_update_value0_re, Q = \beaglewire_dut.basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6426 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4321_Y, Q = \beaglewire_dut.basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7410 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [0], Q = \beaglewire_dut.basesoc_timer_update_value_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6424 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4325_Y, Q = \beaglewire_dut.basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7412 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [0], Q = \beaglewire_dut.basesoc_timer_en_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6422 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4329_Y, Q = \beaglewire_dut.basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$7414 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w, Q = \beaglewire_dut.basesoc_timer_reload_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6420 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4333_Y, Q = \beaglewire_dut.basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$7416 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w, Q = \beaglewire_dut.basesoc_timer_load_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6419 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4337_Y, Q = \beaglewire_dut.basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7418 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4215$1334_Y, Q = \beaglewire_dut.basesoc_uart_rx_fifo_consume).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6418 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4341_Y, Q = \beaglewire_dut.basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7420 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4212$1333_Y, Q = \beaglewire_dut.basesoc_uart_rx_fifo_produce).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6417 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4350_Y, Q = \beaglewire_dut.basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$7422 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4350_Y, Q = \beaglewire_dut.basesoc_uart_rx_fifo_level0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6416 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4357_Y, Q = \beaglewire_dut.basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7430 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4357_Y, Q = \beaglewire_dut.basesoc_uart_rx_fifo_readable).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6415 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4361_Y, Q = \beaglewire_dut.basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7434 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4193$1323_Y, Q = \beaglewire_dut.basesoc_uart_tx_fifo_consume).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6414 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4365_Y, Q = \beaglewire_dut.basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7436 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4190$1322_Y, Q = \beaglewire_dut.basesoc_uart_tx_fifo_produce).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6413 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4374_Y, Q = \beaglewire_dut.basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$7438 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4374_Y, Q = \beaglewire_dut.basesoc_uart_tx_fifo_level0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6412 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4381_Y, Q = \beaglewire_dut.basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7446 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4381_Y, Q = \beaglewire_dut.basesoc_uart_tx_fifo_readable).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6408 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4385_Y, Q = \beaglewire_dut.basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7450 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [1:0], Q = \beaglewire_dut.basesoc_uart_enable_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6407 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4389_Y, Q = \beaglewire_dut.basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7452 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [1:0], Q = \beaglewire_dut.basesoc_uart_pending_r).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6406 ($dff) from module top (D = \beaglewire_dut.basesoc_csr_bankarray_csrbank5_ev_pending_re, Q = \beaglewire_dut.basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6404 ($dff) from module top (D = \beaglewire_dut.basesoc_uart_rx_fifo_readable, Q = \beaglewire_dut.basesoc_uart_rx_trigger_d, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6403 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4395_Y, Q = \beaglewire_dut.basesoc_uart_rx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7456 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4395_Y, Q = \beaglewire_dut.basesoc_uart_rx_pending).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6402 ($dff) from module top (D = \beaglewire_dut.basesoc_uart_tx_fifo_sink_ready, Q = \beaglewire_dut.basesoc_uart_tx_trigger_d, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6401 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4401_Y, Q = \beaglewire_dut.basesoc_uart_tx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7461 ($sdff) from module top (D = $flatten\beaglewire_dut.$procmux$4401_Y, Q = \beaglewire_dut.basesoc_uart_tx_pending).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6398 ($dff) from module top (D = \beaglewire_dut.regs1, Q = \beaglewire_dut.basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6397 ($dff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4159$1314_Y [31:0], Q = \beaglewire_dut.basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6396 ($dff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4159$1314_Y [32], Q = \beaglewire_dut.basesoc_rx_tick, rval = 1'0).
Adding EN signal on $flatten\beaglewire_dut.$procdff$6395 ($dff) from module top (D = \beaglewire_dut.basesoc_rx_count_rs232phyrx_next_value0, Q = \beaglewire_dut.basesoc_rx_count).
Adding SRST signal on $auto$opt_dff.cc:764:run$7472 ($dffe) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1433$428_Y, Q = \beaglewire_dut.basesoc_rx_count, rval = 4'0000).
Adding EN signal on $flatten\beaglewire_dut.$procdff$6394 ($dff) from module top (D = \beaglewire_dut.basesoc_rx_data_rs232phyrx_next_value1, Q = \beaglewire_dut.basesoc_rx_data).
Adding SRST signal on $auto$opt_dff.cc:764:run$7476 ($dffe) from module top (D = { \beaglewire_dut.regs1 \beaglewire_dut.basesoc_rx_data [7:1] }, Q = \beaglewire_dut.basesoc_rx_data, rval = 8'00000000).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6393 ($dff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4144$1313_Y [31:0], Q = \beaglewire_dut.basesoc_tx_phase, rval = 9895604).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6392 ($dff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4144$1313_Y [32], Q = \beaglewire_dut.basesoc_tx_tick, rval = 1'0).
Adding EN signal on $flatten\beaglewire_dut.$procdff$6391 ($dff) from module top (D = \beaglewire_dut.basesoc_tx_count_rs232phytx_next_value0, Q = \beaglewire_dut.basesoc_tx_count).
Adding SRST signal on $auto$opt_dff.cc:764:run$7486 ($dffe) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1394$425_Y, Q = \beaglewire_dut.basesoc_tx_count, rval = 4'0000).
Adding EN signal on $flatten\beaglewire_dut.$procdff$6390 ($dff) from module top (D = \beaglewire_dut.basesoc_tx_data_rs232phytx_next_value2, Q = \beaglewire_dut.basesoc_tx_data).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6389 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$3571_Y, Q = \beaglewire_dut.basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6388 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4415_Y, Q = \beaglewire_dut.basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$7492 ($sdff) from module top (D = $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4135$1309_Y, Q = \beaglewire_dut.basesoc_bus_errors).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6385 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4419_Y, Q = \beaglewire_dut.basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$opt_dff.cc:702:run$7496 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w, Q = \beaglewire_dut.basesoc_scratch_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6384 ($dff) from module top (D = \beaglewire_dut.basesoc_csr_bankarray_csrbank0_reset0_re, Q = \beaglewire_dut.basesoc_reset_re, rval = 1'0).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6383 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4423_Y, Q = \beaglewire_dut.basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7499 ($sdff) from module top (D = \beaglewire_dut.basesoc_basesoc_dat_w [1:0], Q = \beaglewire_dut.basesoc_reset_storage).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6382 ($dff) from module top (D = $flatten\beaglewire_dut.$procmux$4427_Y, Q = \beaglewire_dut.serial_tx, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7501 ($sdff) from module top (D = \beaglewire_dut.basesoc_serial_tx_rs232phytx_next_value1, Q = \beaglewire_dut.serial_tx).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top (D = 8'xxxxxxxx, Q = $flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_DATA [31:24], rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7503 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7503 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$7503 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$7503 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$7503 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$7503 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$7503 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$7503 ($sdff) from module top.
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6374 ($dff) from module top (D = 16'xxxxxxxxxxxxxxxx, Q = $flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_DATA [31:16], rval = 16'0000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$7504 ($sdff) from module top.
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6371 ($dff) from module top (D = 24'xxxxxxxxxxxxxxxxxxxxxxxx, Q = $flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_DATA [31:8], rval = 24'000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$7505 ($sdff) from module top.
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6366 ($dff) from module top (D = 2'xx, Q = $flatten\beaglewire_dut.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_DATA [9:8], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7506 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7506 ($sdff) from module top.
Adding EN signal on $flatten\beaglewire_dut.$procdff$6363 ($dff) from module top (D = $flatten\beaglewire_dut.$memrd$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5447$1549_DATA, Q = \beaglewire_dut.memdat_1).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6361 ($dff) from module top (D = 2'xx, Q = $flatten\beaglewire_dut.$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_DATA [9:8], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7508 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7508 ($sdff) from module top.
Adding EN signal on $flatten\beaglewire_dut.$procdff$6358 ($dff) from module top (D = $flatten\beaglewire_dut.$memrd$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5464$1556_DATA, Q = \beaglewire_dut.memdat_3).
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6356 ($dff) from module top (D = 2'xx, Q = $flatten\beaglewire_dut.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_DATA [25:24], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7510 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7510 ($sdff) from module top.
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6352 ($dff) from module top (D = 2'xx, Q = $flatten\beaglewire_dut.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_DATA [25:24], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7511 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7511 ($sdff) from module top.
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6348 ($dff) from module top (D = 2'xx, Q = $flatten\beaglewire_dut.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_DATA [25:24], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7512 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7512 ($sdff) from module top.
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6344 ($dff) from module top (D = 2'xx, Q = $flatten\beaglewire_dut.$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_DATA [25:24], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7513 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7513 ($sdff) from module top.
Adding SRST signal on $flatten\beaglewire_dut.$procdff$6340 ($dff) from module top (D = 4'xxxx, Q = $flatten\beaglewire_dut.$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5530$392_DATA [25:22], rval = 4'0000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7514 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7514 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$7514 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$7514 ($sdff) from module top.

19.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 412 unused cells and 392 unused wires.
<suppressed ~422 debug messages>

19.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~35 debug messages>

19.13.9. Rerunning OPT passes. (Maybe there is more to do..)

19.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~373 debug messages>

19.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$6829: { $auto$rtlil.cc:2121:Not$6827 $flatten\beaglewire_dut.$procmux$4724_CMP $flatten\beaglewire_dut.$procmux$4725_CMP }
  Optimizing cells in module \top.
Performed a total of 1 changes.

19.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

19.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$6766 ($dffe) from module top (D = \beaglewire_dut.serv_rf_top.cpu.genblk1.csr.csr_in, Q = \beaglewire_dut.serv_rf_top.cpu.genblk1.csr.mcause31, rval = 1'0).

19.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 35 unused wires.
<suppressed ~2 debug messages>

19.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.13.16. Rerunning OPT passes. (Maybe there is more to do..)

19.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~374 debug messages>

19.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.13.20. Executing OPT_DFF pass (perform DFF optimizations).

19.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.13.23. Finished OPT passes. (There is nothing left to do.)

19.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port top.$flatten\beaglewire_dut.$meminit$\mem_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1679 (beaglewire_dut.mem_1).
Removed top 1 bits (of 32) from port A of cell top.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/top.v:94$381 ($add).
Removed top 1 bits (of 32) from port Y of cell top.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/top.v:94$381 ($add).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7252 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7245 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7237 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7199 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7192 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7184 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7146 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7139 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7131 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7093 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7086 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7078 ($ne).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7069 ($ne).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7067 ($ne).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7065 ($ne).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7063 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7043 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7036 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6925 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6923 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6921 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6919 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6945 ($ne).
Removed top 1 bits (of 9) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6915 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6907 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6905 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6903 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6901 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6899 ($ne).
Removed top 1 bits (of 9) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6895 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6943 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6887 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6959 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6941 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6939 ($ne).
Removed top 1 bits (of 9) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6935 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6927 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6885 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6957 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6883 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6881 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6879 ($ne).
Removed top 1 bits (of 9) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6875 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6869 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6867 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6865 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6947 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6848 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6846 ($ne).
Removed top 3 bits (of 5) from mux cell top.$flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$procmux$2873 ($mux).
Removed top 1 bits (of 2) from mux cell top.$flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$procmux$2867 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2331 ($add).
Removed top 30 bits (of 32) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$2325 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$2325 ($sub).
Removed top 1 bits (of 2) from FF cell top.$flatten\beaglewire_dut.\serv_rf_top.\rf_ram.$procdff$6257 ($dff).
Removed cell top.$flatten\beaglewire_dut.\serv_rf_top.\rf_ram.$procmux$2881 ($mux).
Removed cell top.$flatten\beaglewire_dut.\serv_rf_top.\rf_ram.$procmux$2879 ($mux).
Removed cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\genblk1.csr.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:57$2343 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$eq$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:40$2406 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2434 ($sub).
Removed top 25 bits (of 32) from port Y of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2434 ($sub).
Removed top 26 bits (of 32) from mux cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:69$2438 ($mux).
Removed top 31 bits (of 32) from port Y of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2442 ($or).
Removed top 31 bits (of 32) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2443 ($and).
Removed top 31 bits (of 32) from port Y of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2443 ($and).
Removed top 31 bits (of 32) from port Y of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2444 ($and).
Removed top 31 bits (of 32) from port A of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2445 ($or).
Removed top 31 bits (of 32) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2445 ($or).
Removed top 31 bits (of 32) from port Y of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2445 ($or).
Removed top 31 bits (of 32) from port A of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2446 ($and).
Removed top 31 bits (of 32) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2446 ($and).
Removed top 31 bits (of 32) from port Y of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2446 ($and).
Removed top 4 bits (of 6) from mux cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\rf_if.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:75$2458 ($mux).
Removed top 1 bits (of 2) from port A of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\rf_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:111$2466 ($or).
Removed top 1 bits (of 2) from port A of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2523 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2523 ($add).
Removed cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procmux$2805 ($mux).
Removed cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procmux$2809 ($mux).
Removed cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procmux$2813 ($mux).
Removed cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procmux$2817 ($mux).
Removed cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\immdec.$procmux$2821 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\decode.$eq$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:116$2581 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\decode.$eq$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:117$2583 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6816 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:159$2714 ($add).
Removed top 1 bits (of 3) from port A of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:33$2397 ($add).
Removed top 1 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:33$2397 ($add).
Removed top 2 bits (of 10) from FF cell top.$auto$opt_dff.cc:764:run$7507 ($dffe).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6381 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6378 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6375 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6372 ($dff).
Removed top 9 bits (of 10) from FF cell top.$flatten\beaglewire_dut.$procdff$6367 ($dff).
Removed top 2 bits (of 10) from FF cell top.$auto$opt_dff.cc:764:run$7509 ($dffe).
Removed top 9 bits (of 10) from FF cell top.$flatten\beaglewire_dut.$procdff$6362 ($dff).
Removed top 25 bits (of 26) from FF cell top.$flatten\beaglewire_dut.$procdff$6357 ($dff).
Removed top 25 bits (of 26) from FF cell top.$flatten\beaglewire_dut.$procdff$6353 ($dff).
Removed top 25 bits (of 26) from FF cell top.$flatten\beaglewire_dut.$procdff$6349 ($dff).
Removed top 25 bits (of 26) from FF cell top.$flatten\beaglewire_dut.$procdff$6345 ($dff).
Removed top 26 bits (of 27) from FF cell top.$flatten\beaglewire_dut.$procdff$6341 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6337 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6333 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6329 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6325 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6321 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6317 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6313 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6309 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6305 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6301 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6297 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6293 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6289 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6285 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6281 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\beaglewire_dut.$procdff$6277 ($dff).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6812 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.$procmux$5952_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5950 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5946 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5943 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6808 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5752_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5750 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5748 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5747_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5745 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5744_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5742 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5740 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5730 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5724 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5531_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5529 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5527 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5526_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5524 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5523_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5521 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5519 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5509 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5503 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5310_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5308 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5306 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5305_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5303 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5302_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5300 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5298 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5288 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5282 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5089_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5087 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5085 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5084_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5082 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$5081_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$5079 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5077 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5073 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5067 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$5061 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$4983_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$4979 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4977 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$4976_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$4974 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\beaglewire_dut.$procmux$4973_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$4971 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4963 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4961 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.$procmux$4945_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.$procmux$4872_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell top.$flatten\beaglewire_dut.$procmux$4867 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4863 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4859 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4856 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$4819_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$4818_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$4817_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$4816_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$4815_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$4814_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$4813_CMP0 ($eq).
Removed top 1 bits (of 9) from mux cell top.$flatten\beaglewire_dut.$procmux$4805 ($pmux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4780 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4776 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4771 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.$procmux$4770_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.$procmux$4725_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$4720 ($mux).
Removed top 24 bits (of 32) from mux cell top.$flatten\beaglewire_dut.$procmux$4698 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.$procmux$4436_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$4399 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4378 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4372 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4369 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4354 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4348 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4345 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4311 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4259 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4206 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4191 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4188 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4134 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4118 ($mux).
Removed top 1 bits (of 2) from mux cell top.$flatten\beaglewire_dut.$procmux$4102 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4096 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4093 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4039 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4023 ($mux).
Removed top 1 bits (of 2) from mux cell top.$flatten\beaglewire_dut.$procmux$4007 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$4001 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3998 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3944 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3928 ($mux).
Removed top 1 bits (of 2) from mux cell top.$flatten\beaglewire_dut.$procmux$3912 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3906 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3903 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3849 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3833 ($mux).
Removed top 1 bits (of 2) from mux cell top.$flatten\beaglewire_dut.$procmux$3817 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3763 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.$procmux$3762_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$3754 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3745 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3735 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\beaglewire_dut.$procmux$3687 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3680 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3673 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3604 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3599 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\beaglewire_dut.$procmux$3598_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$3596 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3591 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3587 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3582 ($mux).
Removed top 2 bits (of 13) from mux cell top.$flatten\beaglewire_dut.$procmux$3532 ($mux).
Removed top 2 bits (of 13) from mux cell top.$flatten\beaglewire_dut.$procmux$3530 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3433 ($mux).
Removed top 19 bits (of 32) from mux cell top.$flatten\beaglewire_dut.$procmux$3421 ($pmux).
Removed top 28 bits (of 32) from mux cell top.$flatten\beaglewire_dut.$procmux$3403 ($pmux).
Removed top 8 bits (of 9) from port B of cell top.$flatten\beaglewire_dut.$procmux$3366_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell top.$flatten\beaglewire_dut.$procmux$3365_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell top.$flatten\beaglewire_dut.$procmux$3364_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell top.$flatten\beaglewire_dut.$procmux$3363_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell top.$flatten\beaglewire_dut.$procmux$3362_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell top.$flatten\beaglewire_dut.$procmux$3361_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell top.$flatten\beaglewire_dut.$procmux$3359 ($pmux).
Removed top 6 bits (of 9) from port B of cell top.$flatten\beaglewire_dut.$procmux$3360_CMP0 ($eq).
Removed top 14 bits (of 16) from mux cell top.$flatten\beaglewire_dut.$procmux$3322 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3313 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$3286_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$3266_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$3247_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$3229_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$3212_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$3196_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\beaglewire_dut.$procmux$3181_CMP0 ($eq).
Removed cell top.$flatten\beaglewire_dut.$procmux$3097 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3095 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3091 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3089 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3085 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3083 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3079 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3077 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3073 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3071 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3065 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3063 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3057 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3055 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3051 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3049 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3045 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3043 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3039 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3037 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3033 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3031 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3027 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3025 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3021 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3019 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3015 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3013 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3009 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3007 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3003 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$3001 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2997 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2995 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2991 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2989 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2985 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2983 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2979 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2977 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2973 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2971 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2967 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2965 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2961 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2959 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2955 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2953 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2949 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2947 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2943 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2941 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2937 ($mux).
Removed cell top.$flatten\beaglewire_dut.$procmux$2935 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6837 ($ne).
Removed top 24 bits (of 32) from port B of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:3490$1176 ($or).
Removed top 9 bits (of 30) from port Y of cell top.$flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2746$960 ($sub).
Removed top 9 bits (of 30) from port A of cell top.$flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2746$960 ($sub).
Removed top 26 bits (of 27) from port B of cell top.$flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2746$960 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6835 ($ne).
Removed top 2 bits (of 13) from port A of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2259$589 ($or).
Removed top 3 bits (of 13) from port B of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2259$589 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2259$589 ($or).
Removed top 2 bits (of 13) from port A of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2108$559 ($or).
Removed top 3 bits (of 13) from port B of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2108$559 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2108$559 ($or).
Removed top 2 bits (of 13) from port A of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1957$529 ($or).
Removed top 3 bits (of 13) from port B of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1957$529 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1957$529 ($or).
Removed top 2 bits (of 13) from port A of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1806$499 ($or).
Removed top 3 bits (of 13) from port B of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1806$499 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1806$499 ($or).
Removed top 1 bits (of 7) from port Y of cell top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2434 ($sub).
Removed top 24 bits (of 32) from wire top.$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_DATA[31:0]$1529.
Removed top 24 bits (of 32) from wire top.$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN[31:0]$1530.
Removed top 16 bits (of 32) from wire top.$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_DATA[31:0]$1532.
Removed top 16 bits (of 32) from wire top.$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN[31:0]$1533.
Removed top 8 bits (of 32) from wire top.$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_DATA[31:0]$1535.
Removed top 8 bits (of 32) from wire top.$flatten\beaglewire_dut.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN[31:0]$1536.
Removed top 2 bits (of 26) from wire top.$flatten\beaglewire_dut.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_DATA[25:0]$1559.
Removed top 2 bits (of 26) from wire top.$flatten\beaglewire_dut.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_DATA[25:0]$1566.
Removed top 2 bits (of 26) from wire top.$flatten\beaglewire_dut.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_DATA[25:0]$1573.
Removed top 2 bits (of 26) from wire top.$flatten\beaglewire_dut.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_DATA[25:0]$1580.
Removed top 24 bits (of 32) from wire top.$flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_DATA.
Removed top 24 bits (of 32) from wire top.$flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5408$382_EN.
Removed top 16 bits (of 32) from wire top.$flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_DATA.
Removed top 16 bits (of 32) from wire top.$flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5410$383_EN.
Removed top 8 bits (of 32) from wire top.$flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_DATA.
Removed top 8 bits (of 32) from wire top.$flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5412$384_EN.
Removed top 2 bits (of 10) from wire top.$flatten\beaglewire_dut.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5441$386_DATA.
Removed top 2 bits (of 10) from wire top.$flatten\beaglewire_dut.$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5458$387_DATA.
Removed top 2 bits (of 26) from wire top.$flatten\beaglewire_dut.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5474$388_DATA.
Removed top 2 bits (of 26) from wire top.$flatten\beaglewire_dut.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5488$389_DATA.
Removed top 2 bits (of 26) from wire top.$flatten\beaglewire_dut.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5502$390_DATA.
Removed top 2 bits (of 26) from wire top.$flatten\beaglewire_dut.$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5516$391_DATA.
Removed top 2 bits (of 13) from wire top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1806$499_Y.
Removed top 2 bits (of 13) from wire top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1957$529_Y.
Removed top 2 bits (of 13) from wire top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2108$559_Y.
Removed top 2 bits (of 13) from wire top.$flatten\beaglewire_dut.$or$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2259$589_Y.
Removed top 24 bits (of 32) from wire top.$flatten\beaglewire_dut.$procmux$3359_Y.
Removed top 28 bits (of 32) from wire top.$flatten\beaglewire_dut.$procmux$3403_Y.
Removed top 19 bits (of 32) from wire top.$flatten\beaglewire_dut.$procmux$3421_Y.
Removed top 2 bits (of 13) from wire top.$flatten\beaglewire_dut.$procmux$3530_Y.
Removed top 2 bits (of 13) from wire top.$flatten\beaglewire_dut.$procmux$3532_Y.
Removed top 1 bits (of 2) from wire top.$flatten\beaglewire_dut.$procmux$4867_Y.
Removed top 31 bits (of 32) from wire top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2443_Y.
Removed top 31 bits (of 32) from wire top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2442_Y.
Removed top 31 bits (of 32) from wire top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2445_Y.
Removed top 26 bits (of 32) from wire top.$flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2434_Y.
Removed top 1 bits (of 2) from wire top.$flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$0\rdata0[1:0].
Removed top 3 bits (of 5) from wire top.$flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$procmux$2873_Y.
Removed top 1 bits (of 32) from wire top.wbm_address_offset.

19.15. Executing PEEPOPT pass (run peephole optimizers).

19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 203 unused wires.
<suppressed ~14 debug messages>

19.17. Executing SHARE pass (SAT-based resource sharing).
Found 19 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5534$1589 ($memrd):
    Found 5 activation_patterns using ctrl signal { \beaglewire_dut.write_from_slave \beaglewire_dut.subfragments_litedramnativeportconverter_state \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$eq$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2695$958_Y $flatten\beaglewire_dut.$procmux$4872_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\mem_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5430$1542 ($memrd):
    Found 1 activation_patterns using ctrl signal { \beaglewire_dut.basesoc_done \beaglewire_dut.basesoc_csr_bankarray_sel_r $flatten\beaglewire_dut.$procmux$4724_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5418$1540 ($memrd):
    Found 1 activation_patterns using ctrl signal \beaglewire_dut.basesoc_done.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5666$1641 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4811_CMP $flatten\beaglewire_dut.$procmux$4945_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5656$1636 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4812_CMP $flatten\beaglewire_dut.$procmux$4945_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5646$1631 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4813_CMP $flatten\beaglewire_dut.$procmux$4944_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5636$1626 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4814_CMP $flatten\beaglewire_dut.$procmux$4944_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5626$1621 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4815_CMP $flatten\beaglewire_dut.$procmux$4944_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5616$1616 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4816_CMP $flatten\beaglewire_dut.$procmux$4944_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5606$1611 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4817_CMP $flatten\beaglewire_dut.$procmux$4944_CMP $flatten\beaglewire_dut.$procmux$4945_CMP $flatten\beaglewire_dut.$procmux$4946_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5596$1606 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4818_CMP $flatten\beaglewire_dut.$procmux$4944_CMP $flatten\beaglewire_dut.$procmux$4945_CMP $flatten\beaglewire_dut.$procmux$4946_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5726$1671 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4806_CMP $flatten\beaglewire_dut.$procmux$4807_CMP $flatten\beaglewire_dut.$procmux$4808_CMP $flatten\beaglewire_dut.$procmux$4809_CMP $flatten\beaglewire_dut.$procmux$4810_CMP $flatten\beaglewire_dut.$procmux$4811_CMP $flatten\beaglewire_dut.$procmux$4812_CMP $flatten\beaglewire_dut.$procmux$4813_CMP $flatten\beaglewire_dut.$procmux$4814_CMP $flatten\beaglewire_dut.$procmux$4815_CMP $flatten\beaglewire_dut.$procmux$4816_CMP $flatten\beaglewire_dut.$procmux$4817_CMP $flatten\beaglewire_dut.$procmux$4818_CMP $flatten\beaglewire_dut.$procmux$4819_CMP $flatten\beaglewire_dut.$procmux$4820_CMP $flatten\beaglewire_dut.$procmux$4946_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5716$1666 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4806_CMP $flatten\beaglewire_dut.$procmux$4946_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5706$1661 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4807_CMP $flatten\beaglewire_dut.$procmux$4946_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5696$1656 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4808_CMP $flatten\beaglewire_dut.$procmux$4946_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5686$1651 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4809_CMP $flatten\beaglewire_dut.$procmux$4945_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5676$1646 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4810_CMP $flatten\beaglewire_dut.$procmux$4945_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5586$1601 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4819_CMP $flatten\beaglewire_dut.$procmux$4944_CMP $flatten\beaglewire_dut.$procmux$4945_CMP $flatten\beaglewire_dut.$procmux$4946_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\beaglewire_dut.$memrd$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5576$1596 ($memrd):
    Found 2 activation_patterns using ctrl signal { \beaglewire_dut.sdram_storage [0] \beaglewire_dut.subfragments_new_master_wdata_ready \beaglewire_dut.basesoc_done $flatten\beaglewire_dut.$procmux$4820_CMP $flatten\beaglewire_dut.$procmux$4944_CMP $flatten\beaglewire_dut.$procmux$4945_CMP $flatten\beaglewire_dut.$procmux$4946_CMP }.
    No candidates found.

19.18. Executing TECHMAP pass (map to technology primitives).

19.18.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

19.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

19.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

19.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

19.21. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1691' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1692' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1701' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1702' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1703' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1704' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1705' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1706' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1693' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1694' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1695' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1696' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1697' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1698' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1699' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1700' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1680' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1681' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1682' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1683' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1684' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1685' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1686' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1687' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1688' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1689' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1690' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.\serv_rf_top.\rf_ram.$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:0$2318' in module `\top': merged $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5576$1596' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5586$1601' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5676$1646' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5686$1651' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5696$1656' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5706$1661' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5716$1666' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5726$1671' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5596$1606' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5606$1611' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5616$1616' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5626$1621' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5636$1626' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5646$1631' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5656$1636' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5666$1641' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5418$1540' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\mem_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5430$1542' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5447$1549' in module `\top': no (compatible) $dff found.
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5464$1556' in module `\top': no (compatible) $dff found.
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5482$1563' in module `\top': no (compatible) $dff found.
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5496$1570' in module `\top': no (compatible) $dff found.
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5510$1577' in module `\top': no (compatible) $dff found.
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5524$1584' in module `\top': no (compatible) $dff found.
Checking cell `$flatten\beaglewire_dut.$memrd$\tag_mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5534$1589' in module `\top': merged address $dff to cell.
Checking cell `$flatten\beaglewire_dut.\serv_rf_top.\rf_ram.$memrd$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$2317' in module `\top': merged data $dff to cell.

19.22. Executing WREDUCE pass (reducing word size of cells).

19.23. Executing TECHMAP pass (map to technology primitives).

19.23.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

19.23.2. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

19.23.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

19.24. Executing OPT_EXPR pass (perform const folding).

19.25. Executing WREDUCE pass (reducing word size of cells).

19.26. Executing ICE40_DSP pass (map multipliers).

19.27. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/top.v:94$381 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1394$425 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1433$428 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2775$967 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2777$968 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4135$1309 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4144$1313 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4159$1314 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4190$1322 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4193$1323 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4197$1328 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4212$1333 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4215$1334 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4219$1339 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4254$1347 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4278$1360 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4357$1380 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4374$1384 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4377$1385 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4381$1390 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4450$1406 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4453$1407 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4457$1412 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4526$1428 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4529$1429 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4533$1434 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4602$1450 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4605$1451 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4609$1456 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4864$1512 ($add).
  creating $macc model for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4875$1515 ($add).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4128$1306 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4201$1329 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4223$1340 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4230$1342 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4293$1366 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4304$1369 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4310$1370 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4321$1373 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4385$1391 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4404$1395 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4419$1398 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4434$1401 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4461$1413 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4480$1417 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4495$1420 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4510$1423 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4537$1435 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4556$1439 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4571$1442 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4586$1445 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4613$1457 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4632$1461 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4647$1464 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4662$1467 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4673$1471 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4680$1474 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4812$1479 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4827$1482 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4842$1485 ($sub).
  creating $macc model for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4999$1526 ($sub).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2477 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2478 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2480 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2481 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2523 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2524 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2496 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2497 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2504 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2505 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:33$2397 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2434 ($sub).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:159$2714 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2331 ($add).
  creating $macc model for $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$2325 ($sub).
  merging $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2504 into $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2505.
  merging $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2496 into $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2497.
  merging $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2523 into $flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2524.
  merging $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2480 into $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2481.
  merging $macc model for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2477 into $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2478.
  creating $alu model for $macc $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2505.
  creating $alu model for $macc $flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:33$2397.
  creating $alu model for $macc $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2497.
  creating $alu model for $macc $flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2434.
  creating $alu model for $macc $flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2524.
  creating $alu model for $macc $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:159$2714.
  creating $alu model for $macc $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2481.
  creating $alu model for $macc $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2331.
  creating $alu model for $macc $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2478.
  creating $alu model for $macc $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$2325.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4999$1526.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4842$1485.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4827$1482.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4812$1479.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4680$1474.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4673$1471.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4662$1467.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4647$1464.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4632$1461.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4613$1457.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4586$1445.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4571$1442.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4556$1439.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4537$1435.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4510$1423.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4495$1420.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4480$1417.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4461$1413.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4434$1401.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4419$1398.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4404$1395.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4385$1391.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4321$1373.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4310$1370.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4304$1369.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4293$1366.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4230$1342.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4223$1340.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4201$1329.
  creating $alu model for $macc $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4128$1306.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4875$1515.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4864$1512.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4609$1456.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4605$1451.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4602$1450.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4533$1434.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4529$1429.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4526$1428.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4457$1412.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4453$1407.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4450$1406.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4381$1390.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4377$1385.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4374$1384.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4357$1380.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4278$1360.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4254$1347.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4219$1339.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4215$1334.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4212$1333.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4197$1328.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4193$1323.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4190$1322.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4159$1314.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4144$1313.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4135$1309.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2777$968.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2775$967.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1433$428.
  creating $alu model for $macc $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1394$425.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/top.v:94$381.
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/top.v:94$381: $auto$alumacc.cc:485:replace_alu$7557
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1394$425: $auto$alumacc.cc:485:replace_alu$7560
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:1433$428: $auto$alumacc.cc:485:replace_alu$7563
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2775$967: $auto$alumacc.cc:485:replace_alu$7566
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:2777$968: $auto$alumacc.cc:485:replace_alu$7569
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4135$1309: $auto$alumacc.cc:485:replace_alu$7572
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4144$1313: $auto$alumacc.cc:485:replace_alu$7575
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4159$1314: $auto$alumacc.cc:485:replace_alu$7578
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4190$1322: $auto$alumacc.cc:485:replace_alu$7581
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4193$1323: $auto$alumacc.cc:485:replace_alu$7584
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4197$1328: $auto$alumacc.cc:485:replace_alu$7587
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4212$1333: $auto$alumacc.cc:485:replace_alu$7590
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4215$1334: $auto$alumacc.cc:485:replace_alu$7593
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4219$1339: $auto$alumacc.cc:485:replace_alu$7596
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4254$1347: $auto$alumacc.cc:485:replace_alu$7599
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4278$1360: $auto$alumacc.cc:485:replace_alu$7602
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4357$1380: $auto$alumacc.cc:485:replace_alu$7605
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4374$1384: $auto$alumacc.cc:485:replace_alu$7608
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4377$1385: $auto$alumacc.cc:485:replace_alu$7611
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4381$1390: $auto$alumacc.cc:485:replace_alu$7614
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4450$1406: $auto$alumacc.cc:485:replace_alu$7617
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4453$1407: $auto$alumacc.cc:485:replace_alu$7620
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4457$1412: $auto$alumacc.cc:485:replace_alu$7623
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4526$1428: $auto$alumacc.cc:485:replace_alu$7626
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4529$1429: $auto$alumacc.cc:485:replace_alu$7629
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4533$1434: $auto$alumacc.cc:485:replace_alu$7632
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4602$1450: $auto$alumacc.cc:485:replace_alu$7635
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4605$1451: $auto$alumacc.cc:485:replace_alu$7638
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4609$1456: $auto$alumacc.cc:485:replace_alu$7641
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4864$1512: $auto$alumacc.cc:485:replace_alu$7644
  creating $alu cell for $flatten\beaglewire_dut.$add$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4875$1515: $auto$alumacc.cc:485:replace_alu$7647
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4128$1306: $auto$alumacc.cc:485:replace_alu$7650
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4201$1329: $auto$alumacc.cc:485:replace_alu$7653
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4223$1340: $auto$alumacc.cc:485:replace_alu$7656
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4230$1342: $auto$alumacc.cc:485:replace_alu$7659
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4293$1366: $auto$alumacc.cc:485:replace_alu$7662
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4304$1369: $auto$alumacc.cc:485:replace_alu$7665
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4310$1370: $auto$alumacc.cc:485:replace_alu$7668
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4321$1373: $auto$alumacc.cc:485:replace_alu$7671
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4385$1391: $auto$alumacc.cc:485:replace_alu$7674
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4404$1395: $auto$alumacc.cc:485:replace_alu$7677
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4419$1398: $auto$alumacc.cc:485:replace_alu$7680
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4434$1401: $auto$alumacc.cc:485:replace_alu$7683
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4461$1413: $auto$alumacc.cc:485:replace_alu$7686
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4480$1417: $auto$alumacc.cc:485:replace_alu$7689
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4495$1420: $auto$alumacc.cc:485:replace_alu$7692
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4510$1423: $auto$alumacc.cc:485:replace_alu$7695
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4537$1435: $auto$alumacc.cc:485:replace_alu$7698
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4556$1439: $auto$alumacc.cc:485:replace_alu$7701
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4571$1442: $auto$alumacc.cc:485:replace_alu$7704
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4586$1445: $auto$alumacc.cc:485:replace_alu$7707
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4613$1457: $auto$alumacc.cc:485:replace_alu$7710
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4632$1461: $auto$alumacc.cc:485:replace_alu$7713
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4647$1464: $auto$alumacc.cc:485:replace_alu$7716
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4662$1467: $auto$alumacc.cc:485:replace_alu$7719
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4673$1471: $auto$alumacc.cc:485:replace_alu$7722
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4680$1474: $auto$alumacc.cc:485:replace_alu$7725
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4812$1479: $auto$alumacc.cc:485:replace_alu$7728
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4827$1482: $auto$alumacc.cc:485:replace_alu$7731
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4842$1485: $auto$alumacc.cc:485:replace_alu$7734
  creating $alu cell for $flatten\beaglewire_dut.$sub$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:4999$1526: $auto$alumacc.cc:485:replace_alu$7737
  creating $alu cell for $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$2325: $auto$alumacc.cc:485:replace_alu$7740
  creating $alu cell for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2478: $auto$alumacc.cc:485:replace_alu$7743
  creating $alu cell for $flatten\beaglewire_dut.\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2331: $auto$alumacc.cc:485:replace_alu$7746
  creating $alu cell for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2481: $auto$alumacc.cc:485:replace_alu$7749
  creating $alu cell for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\state.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:159$2714: $auto$alumacc.cc:485:replace_alu$7752
  creating $alu cell for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2524: $auto$alumacc.cc:485:replace_alu$7755
  creating $alu cell for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2434: $auto$alumacc.cc:485:replace_alu$7758
  creating $alu cell for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2497: $auto$alumacc.cc:485:replace_alu$7761
  creating $alu cell for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\mem_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:33$2397: $auto$alumacc.cc:485:replace_alu$7764
  creating $alu cell for $flatten\beaglewire_dut.\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2505: $auto$alumacc.cc:485:replace_alu$7767
  created 71 $alu and 0 $macc cells.

19.28. Executing OPT pass (performing simple optimizations).

19.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

19.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~318 debug messages>

19.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4778: $auto$opt_reduce.cc:134:opt_mux$7771
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4861: { $flatten\beaglewire_dut.$procmux$4872_CMP $flatten\beaglewire_dut.$procmux$4865_CMP }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$4968: { $flatten\beaglewire_dut.$procmux$4983_CMP $auto$opt_reduce.cc:134:opt_mux$7773 $flatten\beaglewire_dut.$procmux$4970_CMP $flatten\beaglewire_dut.$procmux$4969_CMP }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5075: { $auto$opt_reduce.cc:134:opt_mux$7777 $auto$opt_reduce.cc:134:opt_mux$7775 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5296: { $auto$opt_reduce.cc:134:opt_mux$7781 $auto$opt_reduce.cc:134:opt_mux$7779 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5517: { $auto$opt_reduce.cc:134:opt_mux$7785 $auto$opt_reduce.cc:134:opt_mux$7783 }
    New ctrl vector for $pmux cell $flatten\beaglewire_dut.$procmux$5738: { $auto$opt_reduce.cc:134:opt_mux$7789 $auto$opt_reduce.cc:134:opt_mux$7787 }
  Optimizing cells in module \top.
Performed a total of 7 changes.

19.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

19.28.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 1 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 2 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 3 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 4 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 5 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 6 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 7 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 8 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 9 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 10 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 11 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 12 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 13 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 14 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 15 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 16 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 17 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 18 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 19 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 20 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 21 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 22 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 23 on $flatten\beaglewire_dut.$procdff$6380 ($dff) from module top.
Setting constant 1-bit at position 0 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 1 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 2 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 3 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 4 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 5 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 6 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 7 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 8 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 9 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 10 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 11 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 12 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 13 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 14 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 15 on $flatten\beaglewire_dut.$procdff$6377 ($dff) from module top.
Setting constant 1-bit at position 0 on $flatten\beaglewire_dut.$procdff$6374 ($dff) from module top.
Setting constant 1-bit at position 1 on $flatten\beaglewire_dut.$procdff$6374 ($dff) from module top.
Setting constant 1-bit at position 2 on $flatten\beaglewire_dut.$procdff$6374 ($dff) from module top.
Setting constant 1-bit at position 3 on $flatten\beaglewire_dut.$procdff$6374 ($dff) from module top.
Setting constant 1-bit at position 4 on $flatten\beaglewire_dut.$procdff$6374 ($dff) from module top.
Setting constant 1-bit at position 5 on $flatten\beaglewire_dut.$procdff$6374 ($dff) from module top.
Setting constant 1-bit at position 6 on $flatten\beaglewire_dut.$procdff$6374 ($dff) from module top.
Setting constant 1-bit at position 7 on $flatten\beaglewire_dut.$procdff$6374 ($dff) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:702:run$6794 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:702:run$6790 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:702:run$6789 ($sdff) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top.

19.28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 69 unused cells and 122 unused wires.
<suppressed ~89 debug messages>

19.28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.28.9. Rerunning OPT passes. (Maybe there is more to do..)

19.28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~319 debug messages>

19.28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.28.13. Executing OPT_DFF pass (perform DFF optimizations).

19.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.28.16. Finished OPT passes. (There is nothing left to do.)

19.29. Executing MEMORY pass.

19.29.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

19.29.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5447$1549' in module `\top': no (compatible) $dff found.
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5464$1556' in module `\top': no (compatible) $dff found.
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_3$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5482$1563' in module `\top': no (compatible) $dff found.
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_4$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5496$1570' in module `\top': no (compatible) $dff found.
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_5$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5510$1577' in module `\top': no (compatible) $dff found.
Checking cell `$flatten\beaglewire_dut.$memrd$\storage_6$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5524$1584' in module `\top': no (compatible) $dff found.

19.29.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.29.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.beaglewire_dut.mem by address:
  New clock domain: posedge \beaglewire_dut.sys_clk
    Port 0 ($flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1680) has addr \beaglewire_dut.basesoc_basesoc_wishbone_adr [8:0].
      Active bits: 00000000000000000000000011111111
    Port 1 ($flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1681) has addr \beaglewire_dut.basesoc_basesoc_wishbone_adr [8:0].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1682) has addr \beaglewire_dut.basesoc_basesoc_wishbone_adr [8:0].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($flatten\beaglewire_dut.$memwr$\mem$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:0$1683) has addr \beaglewire_dut.basesoc_basesoc_wishbone_adr [8:0].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

19.29.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.29.6. Executing MEMORY_COLLECT pass (generating $mem cells).

19.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.31. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.beaglewire_dut.data_mem_grain0:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain0.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain1:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain1.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain10:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain10.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain11:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain11.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain12:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain12.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain13:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain13.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain14:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain14.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain15:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain15.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain2:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain2.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain3:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain3.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain4:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain4.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain5:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain5.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain6:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain6.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain7:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain7.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain8:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain8.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.data_mem_grain9:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.data_mem_grain9.0.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.mem:
  Properties: ports=2 bits=16384 rports=1 wports=1 dbits=32 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=25, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=100, cells=4, acells=2
    Selected rule 4.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: beaglewire_dut.mem.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: beaglewire_dut.mem.2.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: beaglewire_dut.mem.3.0.0
        Adding extra logic for transparent port A1.1.
Processing top.beaglewire_dut.mem_1:
  Properties: ports=1 bits=352 rports=1 wports=0 dbits=8 abits=6 words=44
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=212 dwaste=8 bwaste=3744 waste=3744 efficiency=8
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3744 efficiency=8
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=212 dwaste=8 bwaste=3744 waste=3744 efficiency=8
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=212 dwaste=8 bwaste=3744 waste=3744 efficiency=8
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=468 dwaste=0 bwaste=3744 waste=3744 efficiency=8
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3744 efficiency=8
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=980 dwaste=0 bwaste=3920 waste=3920 efficiency=4
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3920 efficiency=4
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2004 dwaste=0 bwaste=4008 waste=4008 efficiency=2
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=4008 efficiency=2
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=468 dwaste=0 bwaste=3744 waste=3744 efficiency=8
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=980 dwaste=0 bwaste=3920 waste=3920 efficiency=4
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2004 dwaste=0 bwaste=4008 waste=4008 efficiency=2
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=468 dwaste=0 bwaste=3744 waste=3744 efficiency=8
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=980 dwaste=0 bwaste=3920 waste=3920 efficiency=4
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2004 dwaste=0 bwaste=4008 waste=4008 efficiency=2
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=2, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=4, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=8, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=8, cells=1, acells=1
    Selected rule 4.1 with efficiency 8.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.mem_1.0.0.0
Processing top.beaglewire_dut.serv_rf_top.rf_ram.memory:
  Properties: ports=2 bits=1152 rports=1 wports=1 dbits=2 abits=10 words=576
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=14 bwaste=3968 waste=3968 efficiency=9
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=9
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=14 bwaste=3968 waste=3968 efficiency=9
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=14 bwaste=3968 waste=3968 efficiency=9
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=6 bwaste=3968 waste=3968 efficiency=14
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=14
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=2 bwaste=2944 waste=2944 efficiency=28
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2944 efficiency=28
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1472 dwaste=0 bwaste=2944 waste=2944 efficiency=28
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2944 efficiency=28
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=6 bwaste=3968 waste=3968 efficiency=14
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=2 bwaste=2944 waste=2944 efficiency=28
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1472 dwaste=0 bwaste=2944 waste=2944 efficiency=28
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=6 bwaste=3968 waste=3968 efficiency=14
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=2 bwaste=2944 waste=2944 efficiency=28
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1472 dwaste=0 bwaste=2944 waste=2944 efficiency=28
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=28, cells=1, acells=1
    Efficiency for rule 4.2: efficiency=28, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=14, cells=2, acells=2
    Efficiency for rule 1.1: efficiency=9, cells=3, acells=3
    Selected rule 4.3 with efficiency 28.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: beaglewire_dut.serv_rf_top.rf_ram.memory.0.0.0
Processing top.beaglewire_dut.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.beaglewire_dut.storage_2:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.beaglewire_dut.storage_3:
  Properties: ports=2 bits=208 rports=1 wports=1 dbits=26 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=6 bwaste=4016 waste=4016 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.beaglewire_dut.storage_4:
  Properties: ports=2 bits=208 rports=1 wports=1 dbits=26 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=6 bwaste=4016 waste=4016 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.beaglewire_dut.storage_5:
  Properties: ports=2 bits=208 rports=1 wports=1 dbits=26 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=6 bwaste=4016 waste=4016 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.beaglewire_dut.storage_6:
  Properties: ports=2 bits=208 rports=1 wports=1 dbits=26 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=6 bwaste=4016 waste=4016 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.beaglewire_dut.tag_mem:
  Properties: ports=2 bits=1728 rports=1 wports=1 dbits=27 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=5 bwaste=3392 waste=3392 efficiency=21
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3392 efficiency=21
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=5 bwaste=3392 waste=3392 efficiency=21
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=5 bwaste=3392 waste=3392 efficiency=21
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=5 bwaste=3904 waste=3904 efficiency=10
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3904 efficiency=10
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=1 bwaste=3904 waste=3904 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3904 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=1 bwaste=4032 waste=4032 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=4032 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=5 bwaste=3904 waste=3904 efficiency=10
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=1 bwaste=3904 waste=3904 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=1 bwaste=4032 waste=4032 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=5 bwaste=3904 waste=3904 efficiency=10
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=1 bwaste=3904 waste=3904 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=1 bwaste=4032 waste=4032 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=14, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=7, acells=1
    Efficiency for rule 4.1: efficiency=10, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=21, cells=2, acells=1
    Selected rule 1.1 with efficiency 21.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \beaglewire_dut.sys_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: beaglewire_dut.tag_mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: beaglewire_dut.tag_mem.1.0.0
        Adding extra logic for transparent port A1.1.

19.32. Executing TECHMAP pass (map to technology primitives).

19.32.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

19.32.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=11\CFG_DBITS=2\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$4f73aae340c6a17a430471e158b30fb5055811dc\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=9\CFG_DBITS=8\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$66c3fa288a62dc560ce3ddd26d81551ab195105f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$9754373cd07c48f5c3740bec5baf8f20833a6920\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c580e88c60026da015257f05680f05599f0d3ee1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~313 debug messages>

19.33. Executing ICE40_BRAMINIT pass.

19.34. Executing OPT pass (performing simple optimizations).

19.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~543 debug messages>

19.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

19.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8053 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$8046, Q = $auto$memory_bram.cc:990:replace_memory$8052, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8039 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$8032, Q = $auto$memory_bram.cc:990:replace_memory$8038, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7913 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7906, Q = $auto$memory_bram.cc:990:replace_memory$7912, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8067 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$8060, Q = $auto$memory_bram.cc:990:replace_memory$8066, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7843 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7836, Q = $auto$memory_bram.cc:990:replace_memory$7842, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7899 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7892, Q = $auto$memory_bram.cc:990:replace_memory$7898, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8025 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$8018, Q = $auto$memory_bram.cc:990:replace_memory$8024, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7927 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7920, Q = $auto$memory_bram.cc:990:replace_memory$7926, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8011 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$8004, Q = $auto$memory_bram.cc:990:replace_memory$8010, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7997 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7990, Q = $auto$memory_bram.cc:990:replace_memory$7996, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7885 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7878, Q = $auto$memory_bram.cc:990:replace_memory$7884, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7983 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7976, Q = $auto$memory_bram.cc:990:replace_memory$7982, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7969 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7962, Q = $auto$memory_bram.cc:990:replace_memory$7968, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7857 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7850, Q = $auto$memory_bram.cc:990:replace_memory$7856, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7955 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7948, Q = $auto$memory_bram.cc:990:replace_memory$7954, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7941 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7934, Q = $auto$memory_bram.cc:990:replace_memory$7940, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8127 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$8120, Q = $auto$memory_bram.cc:990:replace_memory$8126, rval = 16'0000000000000000).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7871 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7864, Q = $auto$memory_bram.cc:990:replace_memory$7870, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7801 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7794, Q = $auto$memory_bram.cc:990:replace_memory$7800, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8083 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$8076, Q = $auto$memory_bram.cc:990:replace_memory$8082, rval = 16'0000000000000000).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7815 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7808, Q = $auto$memory_bram.cc:990:replace_memory$7814, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$7829 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$7822, Q = $auto$memory_bram.cc:990:replace_memory$7828, rval = 1'0).

19.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 28 unused cells and 850 unused wires.
<suppressed ~30 debug messages>

19.34.5. Rerunning OPT passes. (Removed registers in this run.)

19.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

19.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$8282 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$8282 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$8282 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$8282 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$8282 ($sdff) from module top.
Adding EN signal on $auto$opt_dff.cc:702:run$7480 ($sdff) from module top (D = \beaglewire_dut.basesoc_tx_phase [1:0], Q = \beaglewire_dut.basesoc_tx_phase [1:0]).
Handling D = Q on $auto$opt_dff.cc:764:run$8290 ($sdffe) from module top (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$8290 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$8290 ($sdffe) from module top.
Adding EN signal on $auto$opt_dff.cc:702:run$7466 ($sdff) from module top (D = \beaglewire_dut.basesoc_rx_phase [1:0], Q = \beaglewire_dut.basesoc_rx_phase [1:0]).
Handling D = Q on $auto$opt_dff.cc:764:run$8293 ($sdffe) from module top (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$8293 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$8293 ($sdffe) from module top.
Setting constant 0-bit at position 6 on $auto$memory_bram.cc:884:replace_memory$8119 ($dff) from module top.
Setting constant 0-bit at position 7 on $auto$memory_bram.cc:884:replace_memory$8119 ($dff) from module top.
Setting constant 0-bit at position 8 on $auto$memory_bram.cc:884:replace_memory$8119 ($dff) from module top.
Setting constant 0-bit at position 9 on $auto$memory_bram.cc:884:replace_memory$8119 ($dff) from module top.
Setting constant 0-bit at position 11 on $auto$memory_bram.cc:884:replace_memory$8119 ($dff) from module top.
Setting constant 0-bit at position 12 on $auto$memory_bram.cc:884:replace_memory$8119 ($dff) from module top.
Setting constant 0-bit at position 13 on $auto$memory_bram.cc:884:replace_memory$8119 ($dff) from module top.
Setting constant 0-bit at position 14 on $auto$memory_bram.cc:884:replace_memory$8119 ($dff) from module top.
Setting constant 0-bit at position 15 on $auto$memory_bram.cc:884:replace_memory$8119 ($dff) from module top.

19.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

19.34.10. Rerunning OPT passes. (Removed registers in this run.)

19.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.34.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active SRST on $auto$opt_dff.cc:702:run$8287 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8286 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8285 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8284 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8283 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8282 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8281 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8280 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8279 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8278 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8277 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8276 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8275 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8274 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8273 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8272 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8271 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8270 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8269 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8268 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8267 ($sdff) from module top.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8266 ($sdff) from module top.

19.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.34.15. Rerunning OPT passes. (Removed registers in this run.)

19.34.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.34.18. Executing OPT_DFF pass (perform DFF optimizations).

19.34.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.34.20. Finished fast OPT passes.

19.35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \beaglewire_dut.storage_1 in module \top:
  created 16 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \beaglewire_dut.storage_2 in module \top:
  created 16 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \beaglewire_dut.storage_3 in module \top:
  created 8 $dff cells and 0 static cells of width 26.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \beaglewire_dut.storage_4 in module \top:
  created 8 $dff cells and 0 static cells of width 26.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \beaglewire_dut.storage_5 in module \top:
  created 8 $dff cells and 0 static cells of width 26.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \beaglewire_dut.storage_6 in module \top:
  created 8 $dff cells and 0 static cells of width 26.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.

19.36. Executing OPT pass (performing simple optimizations).

19.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~40 debug messages>

19.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~363 debug messages>

19.36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$7258: { \beaglewire_dut.sys_rst $flatten\beaglewire_dut.$procmux$5739_CMP $flatten\beaglewire_dut.$procmux$5747_CMP $flatten\beaglewire_dut.$procmux$5752_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$7205: { \beaglewire_dut.sys_rst $flatten\beaglewire_dut.$procmux$5518_CMP $flatten\beaglewire_dut.$procmux$5526_CMP $flatten\beaglewire_dut.$procmux$5531_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$7152: { \beaglewire_dut.sys_rst $flatten\beaglewire_dut.$procmux$5297_CMP $flatten\beaglewire_dut.$procmux$5305_CMP $flatten\beaglewire_dut.$procmux$5310_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$7099: { \beaglewire_dut.sys_rst $flatten\beaglewire_dut.$procmux$5076_CMP $flatten\beaglewire_dut.$procmux$5084_CMP $flatten\beaglewire_dut.$procmux$5089_CMP }
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3530:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$auto$wreduce.cc:454:run$7545 [10:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$7545 [10]
      New connections: $auto$wreduce.cc:454:run$7545 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3585:
      Old ports: A=2'01, B=2'00, Y=$flatten\beaglewire_dut.$procmux$3585_Y
      New ports: A=1'1, B=1'0, Y=$flatten\beaglewire_dut.$procmux$3585_Y [0]
      New connections: $flatten\beaglewire_dut.$procmux$3585_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3594:
      Old ports: A=2'00, B=2'10, Y=$flatten\beaglewire_dut.$procmux$3594_Y
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$procmux$3594_Y [1]
      New connections: $flatten\beaglewire_dut.$procmux$3594_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3748:
      Old ports: A=2'01, B=2'00, Y=$flatten\beaglewire_dut.$procmux$3748_Y
      New ports: A=1'1, B=1'0, Y=$flatten\beaglewire_dut.$procmux$3748_Y [0]
      New connections: $flatten\beaglewire_dut.$procmux$3748_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3757:
      Old ports: A=2'00, B=2'11, Y=$flatten\beaglewire_dut.$procmux$3757_Y
      New ports: A=1'0, B=1'1, Y=$flatten\beaglewire_dut.$procmux$3757_Y [0]
      New connections: $flatten\beaglewire_dut.$procmux$3757_Y [1] = $flatten\beaglewire_dut.$procmux$3757_Y [0]
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3766:
      Old ports: A=2'11, B=2'10, Y=$flatten\beaglewire_dut.$procmux$3766_Y
      New ports: A=1'1, B=1'0, Y=$flatten\beaglewire_dut.$procmux$3766_Y [0]
      New connections: $flatten\beaglewire_dut.$procmux$3766_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$4965:
      Old ports: A=3'100, B=3'010, Y=$flatten\beaglewire_dut.$procmux$4965_Y
      New ports: A=2'10, B=2'01, Y=$flatten\beaglewire_dut.$procmux$4965_Y [2:1]
      New connections: $flatten\beaglewire_dut.$procmux$4965_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$4981:
      Old ports: A=3'011, B=3'010, Y=$flatten\beaglewire_dut.$procmux$4981_Y
      New ports: A=1'1, B=1'0, Y=$flatten\beaglewire_dut.$procmux$4981_Y [0]
      New connections: $flatten\beaglewire_dut.$procmux$4981_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$5063:
      Old ports: A=3'001, B=3'010, Y=$flatten\beaglewire_dut.$procmux$5063_Y
      New ports: A=2'01, B=2'10, Y=$flatten\beaglewire_dut.$procmux$5063_Y [1:0]
      New connections: $flatten\beaglewire_dut.$procmux$5063_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$5284:
      Old ports: A=3'001, B=3'010, Y=$flatten\beaglewire_dut.$procmux$5284_Y
      New ports: A=2'01, B=2'10, Y=$flatten\beaglewire_dut.$procmux$5284_Y [1:0]
      New connections: $flatten\beaglewire_dut.$procmux$5284_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$5505:
      Old ports: A=3'001, B=3'010, Y=$flatten\beaglewire_dut.$procmux$5505_Y
      New ports: A=2'01, B=2'10, Y=$flatten\beaglewire_dut.$procmux$5505_Y [1:0]
      New connections: $flatten\beaglewire_dut.$procmux$5505_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$5726:
      Old ports: A=3'001, B=3'010, Y=$flatten\beaglewire_dut.$procmux$5726_Y
      New ports: A=2'01, B=2'10, Y=$flatten\beaglewire_dut.$procmux$5726_Y [1:0]
      New connections: $flatten\beaglewire_dut.$procmux$5726_Y [2] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$3532:
      Old ports: A=$auto$wreduce.cc:454:run$7545 [10:0], B=11'10000000000, Y=$auto$wreduce.cc:454:run$7546 [10:0]
      New ports: A=$auto$wreduce.cc:454:run$7545 [10], B=1'1, Y=$auto$wreduce.cc:454:run$7546 [10]
      New connections: $auto$wreduce.cc:454:run$7546 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$5065:
      Old ports: A=3'011, B=$flatten\beaglewire_dut.$procmux$5063_Y, Y=$flatten\beaglewire_dut.$procmux$5065_Y
      New ports: A=2'11, B=$flatten\beaglewire_dut.$procmux$5063_Y [1:0], Y=$flatten\beaglewire_dut.$procmux$5065_Y [1:0]
      New connections: $flatten\beaglewire_dut.$procmux$5065_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$5286:
      Old ports: A=3'011, B=$flatten\beaglewire_dut.$procmux$5284_Y, Y=$flatten\beaglewire_dut.$procmux$5286_Y
      New ports: A=2'11, B=$flatten\beaglewire_dut.$procmux$5284_Y [1:0], Y=$flatten\beaglewire_dut.$procmux$5286_Y [1:0]
      New connections: $flatten\beaglewire_dut.$procmux$5286_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$5507:
      Old ports: A=3'011, B=$flatten\beaglewire_dut.$procmux$5505_Y, Y=$flatten\beaglewire_dut.$procmux$5507_Y
      New ports: A=2'11, B=$flatten\beaglewire_dut.$procmux$5505_Y [1:0], Y=$flatten\beaglewire_dut.$procmux$5507_Y [1:0]
      New connections: $flatten\beaglewire_dut.$procmux$5507_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\beaglewire_dut.$procmux$5728:
      Old ports: A=3'011, B=$flatten\beaglewire_dut.$procmux$5726_Y, Y=$flatten\beaglewire_dut.$procmux$5728_Y
      New ports: A=2'11, B=$flatten\beaglewire_dut.$procmux$5726_Y [1:0], Y=$flatten\beaglewire_dut.$procmux$5728_Y [1:0]
      New connections: $flatten\beaglewire_dut.$procmux$5728_Y [2] = 1'0
  Optimizing cells in module \top.
Performed a total of 21 changes.

19.36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.36.6. Executing OPT_DFF pass (perform DFF optimizations).

19.36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 148 unused wires.
<suppressed ~1 debug messages>

19.36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.36.9. Rerunning OPT passes. (Maybe there is more to do..)

19.36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~362 debug messages>

19.36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.36.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\beaglewire_dut.storage_6[7]$9033 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_6[7]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9124 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9124 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_6[6]$9031 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_6[6]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9125 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9125 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_6[5]$9029 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_6[5]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9126 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9126 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_6[4]$9027 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_6[4]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9127 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9127 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_6[3]$9025 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_6[3]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9128 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9128 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_6[2]$9023 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_6[2]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9129 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9129 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_6[1]$9021 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_6[1]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9130 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9130 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_6[0]$9019 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_6[0]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9131 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9131 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_5[7]$8928 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_5[7]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9132 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9132 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_5[6]$8926 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_5[6]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9133 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9133 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_5[5]$8924 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_5[5]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9134 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9134 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_5[4]$8922 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_5[4]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9135 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9135 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_5[3]$8920 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_5[3]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9136 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9136 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_5[2]$8918 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_5[2]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9137 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9137 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_5[1]$8916 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_5[1]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9138 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9138 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_5[0]$8914 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_5[0]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9139 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9139 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_4[7]$8823 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_4[7]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9140 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9140 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_4[6]$8821 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_4[6]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9141 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9141 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_4[5]$8819 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_4[5]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9142 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9142 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_4[4]$8817 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_4[4]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9143 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9143 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_4[3]$8815 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_4[3]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9144 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9144 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_4[2]$8813 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_4[2]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9145 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9145 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_4[1]$8811 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_4[1]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9146 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9146 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_4[0]$8809 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_4[0]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9147 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9147 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_3[7]$8718 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_3[7]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9148 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9148 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_3[6]$8716 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_3[6]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9149 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9149 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_3[5]$8714 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_3[5]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9150 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9150 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_3[4]$8712 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_3[4]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9151 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9151 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_3[3]$8710 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_3[3]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9152 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9152 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_3[2]$8708 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_3[2]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9153 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9153 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_3[1]$8706 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_3[1]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9154 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9154 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_3[0]$8704 ($dff) from module top (D = { 2'00 \beaglewire_dut.port_cmd_payload_addr [24:12] \beaglewire_dut.port_cmd_payload_addr [9:0] \beaglewire_dut.port_cmd_payload_we }, Q = \beaglewire_dut.storage_3[0]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9155 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9155 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[9]$8517 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[9]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9156 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9156 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[8]$8515 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[8]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9157 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9157 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[7]$8513 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[7]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9158 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9158 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[6]$8511 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[6]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9159 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9159 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[5]$8509 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[5]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9160 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9160 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[4]$8507 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[4]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9161 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9161 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[3]$8505 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[3]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9162 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9162 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[2]$8503 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[2]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9163 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9163 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[1]$8501 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[1]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9164 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9164 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[15]$8529 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[15]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9165 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9165 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[14]$8527 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[14]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9166 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9166 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[13]$8525 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[13]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9167 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9167 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[12]$8523 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[12]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9168 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9168 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[11]$8521 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[11]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9169 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9169 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[10]$8519 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[10]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9170 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9170 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_2[0]$8499 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_rx_source_payload_data }, Q = \beaglewire_dut.storage_2[0]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9171 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9171 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[9]$8312 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[9]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9172 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9172 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[8]$8310 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[8]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9173 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9173 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[7]$8308 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[7]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9174 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9174 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[6]$8306 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[6]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9175 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9175 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[5]$8304 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[5]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9176 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9176 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[4]$8302 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[4]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9177 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9177 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[3]$8300 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[3]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9178 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9178 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[2]$8298 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[2]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9179 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9179 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[1]$8296 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[1]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9180 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9180 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[15]$8324 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[15]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9181 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9181 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[14]$8322 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[14]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9182 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9182 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[13]$8320 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[13]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9183 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9183 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[12]$8318 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[12]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9184 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9184 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[11]$8316 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[11]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9185 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9185 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[10]$8314 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[10]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9186 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9186 ($dffe) from module top.
Adding EN signal on $memory\beaglewire_dut.storage_1[0]$8294 ($dff) from module top (D = { 2'00 \beaglewire_dut.basesoc_basesoc_dat_w [7:0] }, Q = \beaglewire_dut.storage_1[0]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9187 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9187 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$7317 ($sdff) from module top.

19.36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 64 unused cells and 64 unused wires.
<suppressed ~65 debug messages>

19.36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.36.16. Rerunning OPT passes. (Maybe there is more to do..)

19.36.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~298 debug messages>

19.36.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][3][0]$8347:
      Old ports: A={ 2'00 \beaglewire_dut.storage_1[0] [7:0] }, B={ 2'00 \beaglewire_dut.storage_1[1] [7:0] }, Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][0]$a$8336
      New ports: A=\beaglewire_dut.storage_1[0] [7:0], B=\beaglewire_dut.storage_1[1] [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][0]$a$8336 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][2][0]$a$8336 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][3][1]$8350:
      Old ports: A={ 2'00 \beaglewire_dut.storage_1[2] [7:0] }, B={ 2'00 \beaglewire_dut.storage_1[3] [7:0] }, Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][0]$b$8337
      New ports: A=\beaglewire_dut.storage_1[2] [7:0], B=\beaglewire_dut.storage_1[3] [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][0]$b$8337 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][2][0]$b$8337 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][3][2]$8353:
      Old ports: A={ 2'00 \beaglewire_dut.storage_1[4] [7:0] }, B={ 2'00 \beaglewire_dut.storage_1[5] [7:0] }, Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][1]$a$8339
      New ports: A=\beaglewire_dut.storage_1[4] [7:0], B=\beaglewire_dut.storage_1[5] [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][1]$a$8339 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][2][1]$a$8339 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][3][3]$8356:
      Old ports: A={ 2'00 \beaglewire_dut.storage_1[6] [7:0] }, B={ 2'00 \beaglewire_dut.storage_1[7] [7:0] }, Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][1]$b$8340
      New ports: A=\beaglewire_dut.storage_1[6] [7:0], B=\beaglewire_dut.storage_1[7] [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][1]$b$8340 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][2][1]$b$8340 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][3][4]$8359:
      Old ports: A={ 2'00 \beaglewire_dut.storage_1[8] [7:0] }, B={ 2'00 \beaglewire_dut.storage_1[9] [7:0] }, Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][2]$a$8342
      New ports: A=\beaglewire_dut.storage_1[8] [7:0], B=\beaglewire_dut.storage_1[9] [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][2]$a$8342 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][2][2]$a$8342 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][3][5]$8362:
      Old ports: A={ 2'00 \beaglewire_dut.storage_1[10] [7:0] }, B={ 2'00 \beaglewire_dut.storage_1[11] [7:0] }, Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][2]$b$8343
      New ports: A=\beaglewire_dut.storage_1[10] [7:0], B=\beaglewire_dut.storage_1[11] [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][2]$b$8343 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][2][2]$b$8343 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][3][6]$8365:
      Old ports: A={ 2'00 \beaglewire_dut.storage_1[12] [7:0] }, B={ 2'00 \beaglewire_dut.storage_1[13] [7:0] }, Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][3]$a$8345
      New ports: A=\beaglewire_dut.storage_1[12] [7:0], B=\beaglewire_dut.storage_1[13] [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][3]$a$8345 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][2][3]$a$8345 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][3][7]$8368:
      Old ports: A={ 2'00 \beaglewire_dut.storage_1[14] [7:0] }, B={ 2'00 \beaglewire_dut.storage_1[15] [7:0] }, Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][3]$b$8346
      New ports: A=\beaglewire_dut.storage_1[14] [7:0], B=\beaglewire_dut.storage_1[15] [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][2][3]$b$8346 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][2][3]$b$8346 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][3][0]$8552:
      Old ports: A={ 2'00 \beaglewire_dut.storage_2[0] [7:0] }, B={ 2'00 \beaglewire_dut.storage_2[1] [7:0] }, Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][0]$a$8541
      New ports: A=\beaglewire_dut.storage_2[0] [7:0], B=\beaglewire_dut.storage_2[1] [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][0]$a$8541 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][2][0]$a$8541 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][3][1]$8555:
      Old ports: A={ 2'00 \beaglewire_dut.storage_2[2] [7:0] }, B={ 2'00 \beaglewire_dut.storage_2[3] [7:0] }, Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][0]$b$8542
      New ports: A=\beaglewire_dut.storage_2[2] [7:0], B=\beaglewire_dut.storage_2[3] [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][0]$b$8542 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][2][0]$b$8542 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][3][2]$8558:
      Old ports: A={ 2'00 \beaglewire_dut.storage_2[4] [7:0] }, B={ 2'00 \beaglewire_dut.storage_2[5] [7:0] }, Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][1]$a$8544
      New ports: A=\beaglewire_dut.storage_2[4] [7:0], B=\beaglewire_dut.storage_2[5] [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][1]$a$8544 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][2][1]$a$8544 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][3][3]$8561:
      Old ports: A={ 2'00 \beaglewire_dut.storage_2[6] [7:0] }, B={ 2'00 \beaglewire_dut.storage_2[7] [7:0] }, Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][1]$b$8545
      New ports: A=\beaglewire_dut.storage_2[6] [7:0], B=\beaglewire_dut.storage_2[7] [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][1]$b$8545 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][2][1]$b$8545 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][3][4]$8564:
      Old ports: A={ 2'00 \beaglewire_dut.storage_2[8] [7:0] }, B={ 2'00 \beaglewire_dut.storage_2[9] [7:0] }, Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][2]$a$8547
      New ports: A=\beaglewire_dut.storage_2[8] [7:0], B=\beaglewire_dut.storage_2[9] [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][2]$a$8547 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][2][2]$a$8547 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][3][5]$8567:
      Old ports: A={ 2'00 \beaglewire_dut.storage_2[10] [7:0] }, B={ 2'00 \beaglewire_dut.storage_2[11] [7:0] }, Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][2]$b$8548
      New ports: A=\beaglewire_dut.storage_2[10] [7:0], B=\beaglewire_dut.storage_2[11] [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][2]$b$8548 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][2][2]$b$8548 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][3][6]$8570:
      Old ports: A={ 2'00 \beaglewire_dut.storage_2[12] [7:0] }, B={ 2'00 \beaglewire_dut.storage_2[13] [7:0] }, Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][3]$a$8550
      New ports: A=\beaglewire_dut.storage_2[12] [7:0], B=\beaglewire_dut.storage_2[13] [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][3]$a$8550 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][2][3]$a$8550 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][3][7]$8573:
      Old ports: A={ 2'00 \beaglewire_dut.storage_2[14] [7:0] }, B={ 2'00 \beaglewire_dut.storage_2[15] [7:0] }, Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][3]$b$8551
      New ports: A=\beaglewire_dut.storage_2[14] [7:0], B=\beaglewire_dut.storage_2[15] [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][2][3]$b$8551 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][2][3]$b$8551 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_3$rdmux[0][2][0]$8729:
      Old ports: A={ 2'00 \beaglewire_dut.storage_3[0] [23:0] }, B={ 2'00 \beaglewire_dut.storage_3[1] [23:0] }, Y=$memory\beaglewire_dut.storage_3$rdmux[0][1][0]$a$8724
      New ports: A=\beaglewire_dut.storage_3[0] [23:0], B=\beaglewire_dut.storage_3[1] [23:0], Y=$memory\beaglewire_dut.storage_3$rdmux[0][1][0]$a$8724 [23:0]
      New connections: $memory\beaglewire_dut.storage_3$rdmux[0][1][0]$a$8724 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_3$rdmux[0][2][1]$8732:
      Old ports: A={ 2'00 \beaglewire_dut.storage_3[2] [23:0] }, B={ 2'00 \beaglewire_dut.storage_3[3] [23:0] }, Y=$memory\beaglewire_dut.storage_3$rdmux[0][1][0]$b$8725
      New ports: A=\beaglewire_dut.storage_3[2] [23:0], B=\beaglewire_dut.storage_3[3] [23:0], Y=$memory\beaglewire_dut.storage_3$rdmux[0][1][0]$b$8725 [23:0]
      New connections: $memory\beaglewire_dut.storage_3$rdmux[0][1][0]$b$8725 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_3$rdmux[0][2][2]$8735:
      Old ports: A={ 2'00 \beaglewire_dut.storage_3[4] [23:0] }, B={ 2'00 \beaglewire_dut.storage_3[5] [23:0] }, Y=$memory\beaglewire_dut.storage_3$rdmux[0][1][1]$a$8727
      New ports: A=\beaglewire_dut.storage_3[4] [23:0], B=\beaglewire_dut.storage_3[5] [23:0], Y=$memory\beaglewire_dut.storage_3$rdmux[0][1][1]$a$8727 [23:0]
      New connections: $memory\beaglewire_dut.storage_3$rdmux[0][1][1]$a$8727 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_3$rdmux[0][2][3]$8738:
      Old ports: A={ 2'00 \beaglewire_dut.storage_3[6] [23:0] }, B={ 2'00 \beaglewire_dut.storage_3[7] [23:0] }, Y=$memory\beaglewire_dut.storage_3$rdmux[0][1][1]$b$8728
      New ports: A=\beaglewire_dut.storage_3[6] [23:0], B=\beaglewire_dut.storage_3[7] [23:0], Y=$memory\beaglewire_dut.storage_3$rdmux[0][1][1]$b$8728 [23:0]
      New connections: $memory\beaglewire_dut.storage_3$rdmux[0][1][1]$b$8728 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_4$rdmux[0][2][0]$8834:
      Old ports: A={ 2'00 \beaglewire_dut.storage_4[0] [23:0] }, B={ 2'00 \beaglewire_dut.storage_4[1] [23:0] }, Y=$memory\beaglewire_dut.storage_4$rdmux[0][1][0]$a$8829
      New ports: A=\beaglewire_dut.storage_4[0] [23:0], B=\beaglewire_dut.storage_4[1] [23:0], Y=$memory\beaglewire_dut.storage_4$rdmux[0][1][0]$a$8829 [23:0]
      New connections: $memory\beaglewire_dut.storage_4$rdmux[0][1][0]$a$8829 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_4$rdmux[0][2][1]$8837:
      Old ports: A={ 2'00 \beaglewire_dut.storage_4[2] [23:0] }, B={ 2'00 \beaglewire_dut.storage_4[3] [23:0] }, Y=$memory\beaglewire_dut.storage_4$rdmux[0][1][0]$b$8830
      New ports: A=\beaglewire_dut.storage_4[2] [23:0], B=\beaglewire_dut.storage_4[3] [23:0], Y=$memory\beaglewire_dut.storage_4$rdmux[0][1][0]$b$8830 [23:0]
      New connections: $memory\beaglewire_dut.storage_4$rdmux[0][1][0]$b$8830 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_4$rdmux[0][2][2]$8840:
      Old ports: A={ 2'00 \beaglewire_dut.storage_4[4] [23:0] }, B={ 2'00 \beaglewire_dut.storage_4[5] [23:0] }, Y=$memory\beaglewire_dut.storage_4$rdmux[0][1][1]$a$8832
      New ports: A=\beaglewire_dut.storage_4[4] [23:0], B=\beaglewire_dut.storage_4[5] [23:0], Y=$memory\beaglewire_dut.storage_4$rdmux[0][1][1]$a$8832 [23:0]
      New connections: $memory\beaglewire_dut.storage_4$rdmux[0][1][1]$a$8832 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_4$rdmux[0][2][3]$8843:
      Old ports: A={ 2'00 \beaglewire_dut.storage_4[6] [23:0] }, B={ 2'00 \beaglewire_dut.storage_4[7] [23:0] }, Y=$memory\beaglewire_dut.storage_4$rdmux[0][1][1]$b$8833
      New ports: A=\beaglewire_dut.storage_4[6] [23:0], B=\beaglewire_dut.storage_4[7] [23:0], Y=$memory\beaglewire_dut.storage_4$rdmux[0][1][1]$b$8833 [23:0]
      New connections: $memory\beaglewire_dut.storage_4$rdmux[0][1][1]$b$8833 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_5$rdmux[0][2][0]$8939:
      Old ports: A={ 2'00 \beaglewire_dut.storage_5[0] [23:0] }, B={ 2'00 \beaglewire_dut.storage_5[1] [23:0] }, Y=$memory\beaglewire_dut.storage_5$rdmux[0][1][0]$a$8934
      New ports: A=\beaglewire_dut.storage_5[0] [23:0], B=\beaglewire_dut.storage_5[1] [23:0], Y=$memory\beaglewire_dut.storage_5$rdmux[0][1][0]$a$8934 [23:0]
      New connections: $memory\beaglewire_dut.storage_5$rdmux[0][1][0]$a$8934 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_5$rdmux[0][2][1]$8942:
      Old ports: A={ 2'00 \beaglewire_dut.storage_5[2] [23:0] }, B={ 2'00 \beaglewire_dut.storage_5[3] [23:0] }, Y=$memory\beaglewire_dut.storage_5$rdmux[0][1][0]$b$8935
      New ports: A=\beaglewire_dut.storage_5[2] [23:0], B=\beaglewire_dut.storage_5[3] [23:0], Y=$memory\beaglewire_dut.storage_5$rdmux[0][1][0]$b$8935 [23:0]
      New connections: $memory\beaglewire_dut.storage_5$rdmux[0][1][0]$b$8935 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_5$rdmux[0][2][2]$8945:
      Old ports: A={ 2'00 \beaglewire_dut.storage_5[4] [23:0] }, B={ 2'00 \beaglewire_dut.storage_5[5] [23:0] }, Y=$memory\beaglewire_dut.storage_5$rdmux[0][1][1]$a$8937
      New ports: A=\beaglewire_dut.storage_5[4] [23:0], B=\beaglewire_dut.storage_5[5] [23:0], Y=$memory\beaglewire_dut.storage_5$rdmux[0][1][1]$a$8937 [23:0]
      New connections: $memory\beaglewire_dut.storage_5$rdmux[0][1][1]$a$8937 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_5$rdmux[0][2][3]$8948:
      Old ports: A={ 2'00 \beaglewire_dut.storage_5[6] [23:0] }, B={ 2'00 \beaglewire_dut.storage_5[7] [23:0] }, Y=$memory\beaglewire_dut.storage_5$rdmux[0][1][1]$b$8938
      New ports: A=\beaglewire_dut.storage_5[6] [23:0], B=\beaglewire_dut.storage_5[7] [23:0], Y=$memory\beaglewire_dut.storage_5$rdmux[0][1][1]$b$8938 [23:0]
      New connections: $memory\beaglewire_dut.storage_5$rdmux[0][1][1]$b$8938 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_6$rdmux[0][2][0]$9044:
      Old ports: A={ 2'00 \beaglewire_dut.storage_6[0] [23:0] }, B={ 2'00 \beaglewire_dut.storage_6[1] [23:0] }, Y=$memory\beaglewire_dut.storage_6$rdmux[0][1][0]$a$9039
      New ports: A=\beaglewire_dut.storage_6[0] [23:0], B=\beaglewire_dut.storage_6[1] [23:0], Y=$memory\beaglewire_dut.storage_6$rdmux[0][1][0]$a$9039 [23:0]
      New connections: $memory\beaglewire_dut.storage_6$rdmux[0][1][0]$a$9039 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_6$rdmux[0][2][1]$9047:
      Old ports: A={ 2'00 \beaglewire_dut.storage_6[2] [23:0] }, B={ 2'00 \beaglewire_dut.storage_6[3] [23:0] }, Y=$memory\beaglewire_dut.storage_6$rdmux[0][1][0]$b$9040
      New ports: A=\beaglewire_dut.storage_6[2] [23:0], B=\beaglewire_dut.storage_6[3] [23:0], Y=$memory\beaglewire_dut.storage_6$rdmux[0][1][0]$b$9040 [23:0]
      New connections: $memory\beaglewire_dut.storage_6$rdmux[0][1][0]$b$9040 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_6$rdmux[0][2][2]$9050:
      Old ports: A={ 2'00 \beaglewire_dut.storage_6[4] [23:0] }, B={ 2'00 \beaglewire_dut.storage_6[5] [23:0] }, Y=$memory\beaglewire_dut.storage_6$rdmux[0][1][1]$a$9042
      New ports: A=\beaglewire_dut.storage_6[4] [23:0], B=\beaglewire_dut.storage_6[5] [23:0], Y=$memory\beaglewire_dut.storage_6$rdmux[0][1][1]$a$9042 [23:0]
      New connections: $memory\beaglewire_dut.storage_6$rdmux[0][1][1]$a$9042 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_6$rdmux[0][2][3]$9053:
      Old ports: A={ 2'00 \beaglewire_dut.storage_6[6] [23:0] }, B={ 2'00 \beaglewire_dut.storage_6[7] [23:0] }, Y=$memory\beaglewire_dut.storage_6$rdmux[0][1][1]$b$9043
      New ports: A=\beaglewire_dut.storage_6[6] [23:0], B=\beaglewire_dut.storage_6[7] [23:0], Y=$memory\beaglewire_dut.storage_6$rdmux[0][1][1]$b$9043 [23:0]
      New connections: $memory\beaglewire_dut.storage_6$rdmux[0][1][1]$b$9043 [25:24] = 2'00
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][2][0]$8335:
      Old ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][2][0]$a$8336, B=$memory\beaglewire_dut.storage_1$rdmux[0][2][0]$b$8337, Y=$memory\beaglewire_dut.storage_1$rdmux[0][1][0]$a$8330
      New ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][2][0]$a$8336 [7:0], B=$memory\beaglewire_dut.storage_1$rdmux[0][2][0]$b$8337 [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][1][0]$a$8330 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][1][0]$a$8330 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][2][1]$8338:
      Old ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][2][1]$a$8339, B=$memory\beaglewire_dut.storage_1$rdmux[0][2][1]$b$8340, Y=$memory\beaglewire_dut.storage_1$rdmux[0][1][0]$b$8331
      New ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][2][1]$a$8339 [7:0], B=$memory\beaglewire_dut.storage_1$rdmux[0][2][1]$b$8340 [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][1][0]$b$8331 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][1][0]$b$8331 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][2][2]$8341:
      Old ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][2][2]$a$8342, B=$memory\beaglewire_dut.storage_1$rdmux[0][2][2]$b$8343, Y=$memory\beaglewire_dut.storage_1$rdmux[0][1][1]$a$8333
      New ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][2][2]$a$8342 [7:0], B=$memory\beaglewire_dut.storage_1$rdmux[0][2][2]$b$8343 [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][1][1]$a$8333 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][1][1]$a$8333 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][2][3]$8344:
      Old ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][2][3]$a$8345, B=$memory\beaglewire_dut.storage_1$rdmux[0][2][3]$b$8346, Y=$memory\beaglewire_dut.storage_1$rdmux[0][1][1]$b$8334
      New ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][2][3]$a$8345 [7:0], B=$memory\beaglewire_dut.storage_1$rdmux[0][2][3]$b$8346 [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][1][1]$b$8334 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][1][1]$b$8334 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][2][0]$8540:
      Old ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][2][0]$a$8541, B=$memory\beaglewire_dut.storage_2$rdmux[0][2][0]$b$8542, Y=$memory\beaglewire_dut.storage_2$rdmux[0][1][0]$a$8535
      New ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][2][0]$a$8541 [7:0], B=$memory\beaglewire_dut.storage_2$rdmux[0][2][0]$b$8542 [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][1][0]$a$8535 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][1][0]$a$8535 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][2][1]$8543:
      Old ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][2][1]$a$8544, B=$memory\beaglewire_dut.storage_2$rdmux[0][2][1]$b$8545, Y=$memory\beaglewire_dut.storage_2$rdmux[0][1][0]$b$8536
      New ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][2][1]$a$8544 [7:0], B=$memory\beaglewire_dut.storage_2$rdmux[0][2][1]$b$8545 [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][1][0]$b$8536 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][1][0]$b$8536 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][2][2]$8546:
      Old ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][2][2]$a$8547, B=$memory\beaglewire_dut.storage_2$rdmux[0][2][2]$b$8548, Y=$memory\beaglewire_dut.storage_2$rdmux[0][1][1]$a$8538
      New ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][2][2]$a$8547 [7:0], B=$memory\beaglewire_dut.storage_2$rdmux[0][2][2]$b$8548 [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][1][1]$a$8538 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][1][1]$a$8538 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][2][3]$8549:
      Old ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][2][3]$a$8550, B=$memory\beaglewire_dut.storage_2$rdmux[0][2][3]$b$8551, Y=$memory\beaglewire_dut.storage_2$rdmux[0][1][1]$b$8539
      New ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][2][3]$a$8550 [7:0], B=$memory\beaglewire_dut.storage_2$rdmux[0][2][3]$b$8551 [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][1][1]$b$8539 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][1][1]$b$8539 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_3$rdmux[0][1][0]$8723:
      Old ports: A=$memory\beaglewire_dut.storage_3$rdmux[0][1][0]$a$8724, B=$memory\beaglewire_dut.storage_3$rdmux[0][1][0]$b$8725, Y=$memory\beaglewire_dut.storage_3$rdmux[0][0][0]$a$8721
      New ports: A=$memory\beaglewire_dut.storage_3$rdmux[0][1][0]$a$8724 [23:0], B=$memory\beaglewire_dut.storage_3$rdmux[0][1][0]$b$8725 [23:0], Y=$memory\beaglewire_dut.storage_3$rdmux[0][0][0]$a$8721 [23:0]
      New connections: $memory\beaglewire_dut.storage_3$rdmux[0][0][0]$a$8721 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_3$rdmux[0][1][1]$8726:
      Old ports: A=$memory\beaglewire_dut.storage_3$rdmux[0][1][1]$a$8727, B=$memory\beaglewire_dut.storage_3$rdmux[0][1][1]$b$8728, Y=$memory\beaglewire_dut.storage_3$rdmux[0][0][0]$b$8722
      New ports: A=$memory\beaglewire_dut.storage_3$rdmux[0][1][1]$a$8727 [23:0], B=$memory\beaglewire_dut.storage_3$rdmux[0][1][1]$b$8728 [23:0], Y=$memory\beaglewire_dut.storage_3$rdmux[0][0][0]$b$8722 [23:0]
      New connections: $memory\beaglewire_dut.storage_3$rdmux[0][0][0]$b$8722 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_4$rdmux[0][1][0]$8828:
      Old ports: A=$memory\beaglewire_dut.storage_4$rdmux[0][1][0]$a$8829, B=$memory\beaglewire_dut.storage_4$rdmux[0][1][0]$b$8830, Y=$memory\beaglewire_dut.storage_4$rdmux[0][0][0]$a$8826
      New ports: A=$memory\beaglewire_dut.storage_4$rdmux[0][1][0]$a$8829 [23:0], B=$memory\beaglewire_dut.storage_4$rdmux[0][1][0]$b$8830 [23:0], Y=$memory\beaglewire_dut.storage_4$rdmux[0][0][0]$a$8826 [23:0]
      New connections: $memory\beaglewire_dut.storage_4$rdmux[0][0][0]$a$8826 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_4$rdmux[0][1][1]$8831:
      Old ports: A=$memory\beaglewire_dut.storage_4$rdmux[0][1][1]$a$8832, B=$memory\beaglewire_dut.storage_4$rdmux[0][1][1]$b$8833, Y=$memory\beaglewire_dut.storage_4$rdmux[0][0][0]$b$8827
      New ports: A=$memory\beaglewire_dut.storage_4$rdmux[0][1][1]$a$8832 [23:0], B=$memory\beaglewire_dut.storage_4$rdmux[0][1][1]$b$8833 [23:0], Y=$memory\beaglewire_dut.storage_4$rdmux[0][0][0]$b$8827 [23:0]
      New connections: $memory\beaglewire_dut.storage_4$rdmux[0][0][0]$b$8827 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_5$rdmux[0][1][0]$8933:
      Old ports: A=$memory\beaglewire_dut.storage_5$rdmux[0][1][0]$a$8934, B=$memory\beaglewire_dut.storage_5$rdmux[0][1][0]$b$8935, Y=$memory\beaglewire_dut.storage_5$rdmux[0][0][0]$a$8931
      New ports: A=$memory\beaglewire_dut.storage_5$rdmux[0][1][0]$a$8934 [23:0], B=$memory\beaglewire_dut.storage_5$rdmux[0][1][0]$b$8935 [23:0], Y=$memory\beaglewire_dut.storage_5$rdmux[0][0][0]$a$8931 [23:0]
      New connections: $memory\beaglewire_dut.storage_5$rdmux[0][0][0]$a$8931 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_5$rdmux[0][1][1]$8936:
      Old ports: A=$memory\beaglewire_dut.storage_5$rdmux[0][1][1]$a$8937, B=$memory\beaglewire_dut.storage_5$rdmux[0][1][1]$b$8938, Y=$memory\beaglewire_dut.storage_5$rdmux[0][0][0]$b$8932
      New ports: A=$memory\beaglewire_dut.storage_5$rdmux[0][1][1]$a$8937 [23:0], B=$memory\beaglewire_dut.storage_5$rdmux[0][1][1]$b$8938 [23:0], Y=$memory\beaglewire_dut.storage_5$rdmux[0][0][0]$b$8932 [23:0]
      New connections: $memory\beaglewire_dut.storage_5$rdmux[0][0][0]$b$8932 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_6$rdmux[0][1][0]$9038:
      Old ports: A=$memory\beaglewire_dut.storage_6$rdmux[0][1][0]$a$9039, B=$memory\beaglewire_dut.storage_6$rdmux[0][1][0]$b$9040, Y=$memory\beaglewire_dut.storage_6$rdmux[0][0][0]$a$9036
      New ports: A=$memory\beaglewire_dut.storage_6$rdmux[0][1][0]$a$9039 [23:0], B=$memory\beaglewire_dut.storage_6$rdmux[0][1][0]$b$9040 [23:0], Y=$memory\beaglewire_dut.storage_6$rdmux[0][0][0]$a$9036 [23:0]
      New connections: $memory\beaglewire_dut.storage_6$rdmux[0][0][0]$a$9036 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_6$rdmux[0][1][1]$9041:
      Old ports: A=$memory\beaglewire_dut.storage_6$rdmux[0][1][1]$a$9042, B=$memory\beaglewire_dut.storage_6$rdmux[0][1][1]$b$9043, Y=$memory\beaglewire_dut.storage_6$rdmux[0][0][0]$b$9037
      New ports: A=$memory\beaglewire_dut.storage_6$rdmux[0][1][1]$a$9042 [23:0], B=$memory\beaglewire_dut.storage_6$rdmux[0][1][1]$b$9043 [23:0], Y=$memory\beaglewire_dut.storage_6$rdmux[0][0][0]$b$9037 [23:0]
      New connections: $memory\beaglewire_dut.storage_6$rdmux[0][0][0]$b$9037 [25:24] = 2'00
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][1][0]$8329:
      Old ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][1][0]$a$8330, B=$memory\beaglewire_dut.storage_1$rdmux[0][1][0]$b$8331, Y=$memory\beaglewire_dut.storage_1$rdmux[0][0][0]$a$8327
      New ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][1][0]$a$8330 [7:0], B=$memory\beaglewire_dut.storage_1$rdmux[0][1][0]$b$8331 [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][0][0]$a$8327 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][0][0]$a$8327 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][1][1]$8332:
      Old ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][1][1]$a$8333, B=$memory\beaglewire_dut.storage_1$rdmux[0][1][1]$b$8334, Y=$memory\beaglewire_dut.storage_1$rdmux[0][0][0]$b$8328
      New ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][1][1]$a$8333 [7:0], B=$memory\beaglewire_dut.storage_1$rdmux[0][1][1]$b$8334 [7:0], Y=$memory\beaglewire_dut.storage_1$rdmux[0][0][0]$b$8328 [7:0]
      New connections: $memory\beaglewire_dut.storage_1$rdmux[0][0][0]$b$8328 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][1][0]$8534:
      Old ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][1][0]$a$8535, B=$memory\beaglewire_dut.storage_2$rdmux[0][1][0]$b$8536, Y=$memory\beaglewire_dut.storage_2$rdmux[0][0][0]$a$8532
      New ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][1][0]$a$8535 [7:0], B=$memory\beaglewire_dut.storage_2$rdmux[0][1][0]$b$8536 [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][0][0]$a$8532 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][0][0]$a$8532 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][1][1]$8537:
      Old ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][1][1]$a$8538, B=$memory\beaglewire_dut.storage_2$rdmux[0][1][1]$b$8539, Y=$memory\beaglewire_dut.storage_2$rdmux[0][0][0]$b$8533
      New ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][1][1]$a$8538 [7:0], B=$memory\beaglewire_dut.storage_2$rdmux[0][1][1]$b$8539 [7:0], Y=$memory\beaglewire_dut.storage_2$rdmux[0][0][0]$b$8533 [7:0]
      New connections: $memory\beaglewire_dut.storage_2$rdmux[0][0][0]$b$8533 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_3$rdmux[0][0][0]$8720:
      Old ports: A=$memory\beaglewire_dut.storage_3$rdmux[0][0][0]$a$8721, B=$memory\beaglewire_dut.storage_3$rdmux[0][0][0]$b$8722, Y=\beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r
      New ports: A=$memory\beaglewire_dut.storage_3$rdmux[0][0][0]$a$8721 [23:0], B=$memory\beaglewire_dut.storage_3$rdmux[0][0][0]$b$8722 [23:0], Y=\beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [23:0]
      New connections: \beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_4$rdmux[0][0][0]$8825:
      Old ports: A=$memory\beaglewire_dut.storage_4$rdmux[0][0][0]$a$8826, B=$memory\beaglewire_dut.storage_4$rdmux[0][0][0]$b$8827, Y=\beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r
      New ports: A=$memory\beaglewire_dut.storage_4$rdmux[0][0][0]$a$8826 [23:0], B=$memory\beaglewire_dut.storage_4$rdmux[0][0][0]$b$8827 [23:0], Y=\beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [23:0]
      New connections: \beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_5$rdmux[0][0][0]$8930:
      Old ports: A=$memory\beaglewire_dut.storage_5$rdmux[0][0][0]$a$8931, B=$memory\beaglewire_dut.storage_5$rdmux[0][0][0]$b$8932, Y=\beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r
      New ports: A=$memory\beaglewire_dut.storage_5$rdmux[0][0][0]$a$8931 [23:0], B=$memory\beaglewire_dut.storage_5$rdmux[0][0][0]$b$8932 [23:0], Y=\beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [23:0]
      New connections: \beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_6$rdmux[0][0][0]$9035:
      Old ports: A=$memory\beaglewire_dut.storage_6$rdmux[0][0][0]$a$9036, B=$memory\beaglewire_dut.storage_6$rdmux[0][0][0]$b$9037, Y=\beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r
      New ports: A=$memory\beaglewire_dut.storage_6$rdmux[0][0][0]$a$9036 [23:0], B=$memory\beaglewire_dut.storage_6$rdmux[0][0][0]$b$9037 [23:0], Y=\beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [23:0]
      New connections: \beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [25:24] = 2'00
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_1$rdmux[0][0][0]$8326:
      Old ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][0][0]$a$8327, B=$memory\beaglewire_dut.storage_1$rdmux[0][0][0]$b$8328, Y=$flatten\beaglewire_dut.$memrd$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5447$1549_DATA
      New ports: A=$memory\beaglewire_dut.storage_1$rdmux[0][0][0]$a$8327 [7:0], B=$memory\beaglewire_dut.storage_1$rdmux[0][0][0]$b$8328 [7:0], Y=$flatten\beaglewire_dut.$memrd$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5447$1549_DATA [7:0]
      New connections: $flatten\beaglewire_dut.$memrd$\storage_1$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5447$1549_DATA [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\beaglewire_dut.storage_2$rdmux[0][0][0]$8531:
      Old ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][0][0]$a$8532, B=$memory\beaglewire_dut.storage_2$rdmux[0][0][0]$b$8533, Y=$flatten\beaglewire_dut.$memrd$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5464$1556_DATA
      New ports: A=$memory\beaglewire_dut.storage_2$rdmux[0][0][0]$a$8532 [7:0], B=$memory\beaglewire_dut.storage_2$rdmux[0][0][0]$b$8533 [7:0], Y=$flatten\beaglewire_dut.$memrd$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5464$1556_DATA [7:0]
      New connections: $flatten\beaglewire_dut.$memrd$\storage_2$/home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v:5464$1556_DATA [9:8] = 2'00
  Optimizing cells in module \top.
Performed a total of 58 changes.

19.36.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.36.20. Executing OPT_DFF pass (perform DFF optimizations).

19.36.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.36.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.36.23. Rerunning OPT passes. (Maybe there is more to do..)

19.36.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~298 debug messages>

19.36.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.36.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.36.27. Executing OPT_DFF pass (perform DFF optimizations).

19.36.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.36.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.36.30. Finished OPT passes. (There is nothing left to do.)

19.37. Executing ICE40_WRAPCARRY pass (wrap carries).

19.38. Executing TECHMAP pass (map to technology primitives).

19.38.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

19.38.2. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

19.38.3. Continuing TECHMAP pass.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod$constmap:597a58227dd31f6f0ff8f7947990ed646a7e96ed$paramod$ce139bdae4db109c6875842b953e3d257bf611b7\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=30\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=2\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=1\Y_WIDTH=9 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=23\B_WIDTH=1\Y_WIDTH=23 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=22\B_WIDTH=30\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~4197 debug messages>

19.39. Executing OPT pass (performing simple optimizations).

19.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3165 debug messages>

19.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1839 debug messages>
Removed a total of 613 cells.

19.39.3. Executing OPT_DFF pass (perform DFF optimizations).

19.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 316 unused cells and 4001 unused wires.
<suppressed ~321 debug messages>

19.39.5. Finished fast OPT passes.

19.40. Executing ICE40_OPT pass (performing simple optimizations).

19.40.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7560.slice[0].carry: CO=\beaglewire_dut.basesoc_tx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7563.slice[0].carry: CO=\beaglewire_dut.basesoc_rx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7569.slice[0].carry: CO=\beaglewire_dut.wishbone_bridge_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7572.slice[0].carry: CO=\beaglewire_dut.basesoc_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7575.slice[0].carry: CO=\beaglewire_dut.basesoc_tx_phase [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7575.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7578.slice[0].carry: CO=\beaglewire_dut.basesoc_rx_phase [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7578.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7581.slice[0].carry: CO=\beaglewire_dut.basesoc_uart_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7584.slice[0].carry: CO=\beaglewire_dut.basesoc_uart_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7587.slice[0].carry: CO=\beaglewire_dut.basesoc_uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7590.slice[0].carry: CO=\beaglewire_dut.basesoc_uart_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7593.slice[0].carry: CO=\beaglewire_dut.basesoc_uart_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7596.slice[0].carry: CO=\beaglewire_dut.basesoc_uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7602.slice[0].carry: CO=\beaglewire_dut.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7605.slice[0].carry: CO=\beaglewire_dut.sdram_sequencer_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7608.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7611.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7614.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7617.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7620.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7623.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7626.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7629.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7632.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7635.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7638.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7641.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7644.slice[0].carry: CO=\beaglewire_dut.wishbone_bridge_wdata_converter_converter_mux [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7647.slice[0].carry: CO=\beaglewire_dut.wishbone_bridge_rdata_converter_converter_demux [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7650.slice[0].carry: CO=\beaglewire_dut.por_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7653.slice[0].carry: CO=\beaglewire_dut.basesoc_uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7656.slice[0].carry: CO=\beaglewire_dut.basesoc_uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7659.slice[0].carry: CO=\beaglewire_dut.basesoc_timer_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7662.slice[0].carry: CO=\beaglewire_dut.count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7665.slice[0].carry: CO=\beaglewire_dut.sdram_timer_count1 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7674.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine0_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7686.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine1_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7698.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine2_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7710.slice[0].carry: CO=\beaglewire_dut.sdram_bankmachine3_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7722.slice[0].carry: CO=\beaglewire_dut.sdram_time0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7725.slice[0].carry: CO=\beaglewire_dut.sdram_time1 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7734.slice[0].carry: CO=\beaglewire_dut.sdram_twtrcon_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7737.slice[0].carry: CO=\beaglewire_dut.basesoc_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7740.slice[0].carry: CO=\beaglewire_dut.serv_rf_top.rf_ram_if.rcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7746.slice[0].carry: CO=\beaglewire_dut.serv_rf_top.rf_ram_if.rcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7758.slice[0].carry: CO=\beaglewire_dut.serv_rf_top.cpu.mem_if.dat [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7764.slice[2].carry: CO=1'0

19.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

19.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.40.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13644 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [12], Q = \beaglewire_dut.sdram_dfi_p0_address [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13643 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [11], Q = \beaglewire_dut.sdram_dfi_p0_address [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13641 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [9], Q = \beaglewire_dut.sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13640 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [8], Q = \beaglewire_dut.sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13639 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [7], Q = \beaglewire_dut.sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13638 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [6], Q = \beaglewire_dut.sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13637 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [5], Q = \beaglewire_dut.sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13636 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [4], Q = \beaglewire_dut.sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13635 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [3], Q = \beaglewire_dut.sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13634 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [2], Q = \beaglewire_dut.sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13633 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [1], Q = \beaglewire_dut.sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13632 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$4459.B_AND_S [0], Q = \beaglewire_dut.sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13408 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [31], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13407 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [30], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13406 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [29], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13405 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [28], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13404 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [27], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13403 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [26], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13402 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [25], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13401 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [24], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13400 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [23], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13399 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [22], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13398 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [21], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13397 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [20], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13396 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [19], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13395 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [18], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13394 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [17], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13393 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [16], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13392 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [15], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13391 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [14], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13390 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [13], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13389 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [12], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13388 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [11], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13387 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [10], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13386 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [9], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13385 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [8], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13384 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [7], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13383 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [6], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13382 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [5], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13381 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [4], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13380 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [3], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13379 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [2], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13378 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [1], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13377 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3445.Y_B [0], Q = \beaglewire_dut.basesoc_csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13375 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.B_AND_S [51], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13374 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.B_AND_S [50], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13373 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.B_AND_S [49], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13372 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.B_AND_S [48], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13371 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.B_AND_S [47], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13370 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.Y_B [7], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13369 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.Y_B [6], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13368 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.Y_B [5], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13367 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.Y_B [4], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13366 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.Y_B [3], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13365 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.Y_B [2], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13364 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.Y_B [1], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13363 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3421.Y_B [0], Q = \beaglewire_dut.basesoc_csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13362 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3403.B_AND_S [11], Q = \beaglewire_dut.basesoc_csr_bankarray_interface3_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13361 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3403.B_AND_S [10], Q = \beaglewire_dut.basesoc_csr_bankarray_interface3_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13360 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3403.B_AND_S [9], Q = \beaglewire_dut.basesoc_csr_bankarray_interface3_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13359 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3403.Y_B [0], Q = \beaglewire_dut.basesoc_csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13358 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [31], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13357 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [30], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13356 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [29], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13355 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [28], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13354 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [27], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13353 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [26], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13352 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [25], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13351 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [24], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13350 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [23], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13349 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [22], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13348 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [21], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13347 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [20], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13346 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [19], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13345 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [18], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13344 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [17], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13343 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [16], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13342 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [15], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13341 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [14], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13340 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [13], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13339 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [12], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13338 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [11], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13337 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [10], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13336 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [9], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13335 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [8], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13334 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [7], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13333 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [6], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13332 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [5], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13331 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [4], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13330 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [3], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13329 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [2], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13328 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [1], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13327 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3386.Y_B [0], Q = \beaglewire_dut.basesoc_csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13324 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3359.B_AND_S [63], Q = \beaglewire_dut.basesoc_csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13323 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3359.B_AND_S [62], Q = \beaglewire_dut.basesoc_csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13322 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3359.B_AND_S [61], Q = \beaglewire_dut.basesoc_csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13321 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3359.B_AND_S [60], Q = \beaglewire_dut.basesoc_csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13320 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3359.B_AND_S [59], Q = \beaglewire_dut.basesoc_csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13319 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3359.B_AND_S [58], Q = \beaglewire_dut.basesoc_csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13318 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3359.Y_B [1], Q = \beaglewire_dut.basesoc_csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$13317 ($_SDFF_PP0_) from module top (D = $flatten\beaglewire_dut.$procmux$3359.Y_B [0], Q = \beaglewire_dut.basesoc_csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).

19.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 101 unused cells and 109 unused wires.
<suppressed ~102 debug messages>

19.40.6. Rerunning OPT passes. (Removed registers in this run.)

19.40.7. Running ICE40 specific optimizations.

19.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12 debug messages>

19.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~576 debug messages>
Removed a total of 192 cells.

19.40.10. Executing OPT_DFF pass (perform DFF optimizations).

19.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 192 unused wires.
<suppressed ~1 debug messages>

19.40.12. Rerunning OPT passes. (Removed registers in this run.)

19.40.13. Running ICE40 specific optimizations.

19.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.40.16. Executing OPT_DFF pass (perform DFF optimizations).

19.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.40.18. Finished OPT passes. (There is nothing left to do.)

19.41. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

19.42. Executing TECHMAP pass (map to technology primitives).

19.42.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

19.42.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_NP0_ for cells of type $_SDFF_NP0_.
Using template \$_SDFFCE_NP0P_ for cells of type $_SDFFCE_NP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~2685 debug messages>

19.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~52 debug messages>

19.44. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$7560.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7563.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7569.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7572.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7575.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7575.slice[30].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7578.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7578.slice[30].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7581.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7584.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7587.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7590.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7593.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7596.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7602.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7605.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7608.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7611.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7614.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7617.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7620.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7623.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7626.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7629.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7632.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7635.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7638.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7641.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7644.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7647.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7650.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7653.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7656.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7659.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7662.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7665.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7674.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7686.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7698.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7710.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7722.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7725.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7734.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7737.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7740.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7746.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7758.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7764.slice[2].carry ($lut).

19.45. Executing ICE40_OPT pass (performing simple optimizations).

19.45.1. Running ICE40 specific optimizations.

19.45.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1154 debug messages>

19.45.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2478 debug messages>
Removed a total of 826 cells.

19.45.4. Executing OPT_DFF pass (perform DFF optimizations).

19.45.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 14880 unused wires.
<suppressed ~4 debug messages>

19.45.6. Rerunning OPT passes. (Removed registers in this run.)

19.45.7. Running ICE40 specific optimizations.

19.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

19.45.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.45.10. Executing OPT_DFF pass (perform DFF optimizations).

19.45.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.45.12. Rerunning OPT passes. (Removed registers in this run.)

19.45.13. Running ICE40 specific optimizations.

19.45.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.45.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.45.16. Executing OPT_DFF pass (perform DFF optimizations).

19.45.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.45.18. Finished OPT passes. (There is nothing left to do.)

19.46. Executing TECHMAP pass (map to technology primitives).

19.46.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

19.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

19.47. Executing ABC pass (technology mapping using ABC).

19.47.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 6350 gates and 9195 wires to a netlist network with 2843 inputs and 1272 outputs.

19.47.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1882.
ABC: Participating nodes from both networks       =    4008.
ABC: Participating nodes from the first network   =    1895. (  62.32 % of nodes)
ABC: Participating nodes from the second network  =    2113. (  69.48 % of nodes)
ABC: Node pairs (any polarity)                    =    1895. (  62.32 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1632. (  53.67 % of names can be moved)
ABC: Total runtime =     0.55 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.47.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3039
ABC RESULTS:        internal signals:     5080
ABC RESULTS:           input signals:     2843
ABC RESULTS:          output signals:     1272
Removing temp directory.

19.48. Executing ICE40_WRAPCARRY pass (wrap carries).

19.49. Executing TECHMAP pass (map to technology primitives).

19.49.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

19.49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 46 unused cells and 5980 unused wires.

19.50. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3332
  1-LUT              144
  2-LUT              677
  3-LUT              765
  4-LUT             1746

Eliminating LUTs.
Number of LUTs:     3332
  1-LUT              144
  2-LUT              677
  3-LUT              765
  4-LUT             1746

Combining LUTs.
Number of LUTs:     3187
  1-LUT              102
  2-LUT              548
  3-LUT              740
  4-LUT             1797

Eliminated 0 LUTs.
Combined 145 LUTs.
<suppressed ~18990 debug messages>

19.51. Executing TECHMAP pass (map to technology primitives).

19.51.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

19.51.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001100000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001110101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000100010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100011100110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110010101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110001011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001101011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011101111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111110111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101111100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101010100101 for cells of type $lut.
No more expansions possible.
<suppressed ~5738 debug messages>
Removed 0 unused cells and 7442 unused wires.

19.52. Executing AUTONAME pass.
Renamed 103116 objects in module top (83 iterations).
<suppressed ~7944 debug messages>

19.53. Executing HIERARCHY pass (managing design hierarchy).

19.53.1. Analyzing design hierarchy..
Top module:  \top

19.53.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

19.54. Printing statistics.

=== top ===

   Number of wires:               3018
   Number of wire bits:          14627
   Number of public wires:        3018
   Number of public wire bits:   14627
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6182
     SB_CARRY                      259
     SB_DFF                        222
     SB_DFFE                      1284
     SB_DFFESR                     779
     SB_DFFESS                       3
     SB_DFFNESR                     16
     SB_DFFNSR                      19
     SB_DFFS                         2
     SB_DFFSR                      320
     SB_DFFSS                       20
     SB_IO                          46
     SB_LUT4                      3187
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    24

19.55. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

19.56. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 0a94a5d9c8, CPU: user 30.85s system 0.27s, MEM: 158.58 MB peak
Yosys 0.9+3981 (open-tool-forge build) (git sha1 7d2097b0, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 20% 34x opt_expr (7 sec), 16% 32x opt_clean (6 sec), ...
