Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep 13 15:48:17 2020
| Host         : Huang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.261        0.000                      0                  298        0.121        0.000                      0                  298        1.102        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
sys_clk                       {0.000 10.000}       20.000          50.000          
  clk_out_371_25_video_clock  {0.000 1.347}        2.695           371.094         
  clk_out_74_25_video_clock   {0.000 6.737}        13.474          74.219          
    u0_rgb2dvi/U0/SerialClk   {0.000 1.347}        2.695           371.094         
  clkfbout_video_clock        {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                         7.000        0.000                       0                     1  
  clk_out_371_25_video_clock                                                                                                                                                    1.102        0.000                       0                     2  
  clk_out_74_25_video_clock         9.261        0.000                      0                  298        0.121        0.000                      0                  298        6.237        0.000                       0                   181  
    u0_rgb2dvi/U0/SerialClk                                                                                                                                                     1.224        0.000                       0                     8  
  clkfbout_video_clock                                                                                                                                                         20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_371_25_video_clock
  To Clock:  clk_out_371_25_video_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_371_25_video_clock
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { u0_video_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.695       1.102      BUFGCTRL_X0Y17   u0_video_clk/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_74_25_video_clock
  To Clock:  clk_out_74_25_video_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.261ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_video_clock rise@13.474ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.819ns (23.214%)  route 2.709ns (76.786%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 12.540 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.569    -0.457    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.433    -0.024 f  u0_hdmi_color_bar/v_cnt_reg[3]/Q
                         net (fo=3, routed)           1.190     1.167    u0_hdmi_color_bar/v_cnt[3]
    SLICE_X109Y63        LUT2 (Prop_lut2_I0_O)        0.119     1.286 f  u0_hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           1.033     2.319    u0_hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I2_O)        0.267     2.586 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.486     3.071    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X108Y63        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.409    12.540    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y63        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[0]/C
                         clock pessimism              0.449    12.989    
                         clock uncertainty           -0.234    12.755    
    SLICE_X108Y63        FDRE (Setup_fdre_C_R)       -0.423    12.332    u0_hdmi_color_bar/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  9.261    

Slack (MET) :             9.261ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_video_clock rise@13.474ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.819ns (23.214%)  route 2.709ns (76.786%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 12.540 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.569    -0.457    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.433    -0.024 f  u0_hdmi_color_bar/v_cnt_reg[3]/Q
                         net (fo=3, routed)           1.190     1.167    u0_hdmi_color_bar/v_cnt[3]
    SLICE_X109Y63        LUT2 (Prop_lut2_I0_O)        0.119     1.286 f  u0_hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           1.033     2.319    u0_hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I2_O)        0.267     2.586 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.486     3.071    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X108Y63        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.409    12.540    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y63        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[10]/C
                         clock pessimism              0.449    12.989    
                         clock uncertainty           -0.234    12.755    
    SLICE_X108Y63        FDRE (Setup_fdre_C_R)       -0.423    12.332    u0_hdmi_color_bar/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  9.261    

Slack (MET) :             9.261ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_video_clock rise@13.474ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.819ns (23.214%)  route 2.709ns (76.786%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 12.540 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.569    -0.457    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.433    -0.024 f  u0_hdmi_color_bar/v_cnt_reg[3]/Q
                         net (fo=3, routed)           1.190     1.167    u0_hdmi_color_bar/v_cnt[3]
    SLICE_X109Y63        LUT2 (Prop_lut2_I0_O)        0.119     1.286 f  u0_hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           1.033     2.319    u0_hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I2_O)        0.267     2.586 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.486     3.071    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X108Y63        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.409    12.540    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y63        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[11]/C
                         clock pessimism              0.449    12.989    
                         clock uncertainty           -0.234    12.755    
    SLICE_X108Y63        FDRE (Setup_fdre_C_R)       -0.423    12.332    u0_hdmi_color_bar/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  9.261    

Slack (MET) :             9.261ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_video_clock rise@13.474ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.819ns (23.214%)  route 2.709ns (76.786%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 12.540 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.569    -0.457    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.433    -0.024 f  u0_hdmi_color_bar/v_cnt_reg[3]/Q
                         net (fo=3, routed)           1.190     1.167    u0_hdmi_color_bar/v_cnt[3]
    SLICE_X109Y63        LUT2 (Prop_lut2_I0_O)        0.119     1.286 f  u0_hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           1.033     2.319    u0_hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I2_O)        0.267     2.586 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.486     3.071    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X108Y63        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.409    12.540    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y63        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[9]/C
                         clock pessimism              0.449    12.989    
                         clock uncertainty           -0.234    12.755    
    SLICE_X108Y63        FDRE (Setup_fdre_C_R)       -0.423    12.332    u0_hdmi_color_bar/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  9.261    

Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_video_clock rise@13.474ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.151ns (30.413%)  route 2.634ns (69.587%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 12.541 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.567    -0.459    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y66        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.348    -0.111 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          1.108     0.998    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X111Y66        LUT5 (Prop_lut5_I3_O)        0.256     1.254 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.355     1.609    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X112Y66        LUT3 (Prop_lut3_I0_O)        0.269     1.878 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.681     2.559    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.278     2.837 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.489     3.326    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X112Y64        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.410    12.541    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y64        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.450    12.991    
                         clock uncertainty           -0.234    12.757    
    SLICE_X112Y64        FDRE (Setup_fdre_C_D)       -0.166    12.591    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_video_clock rise@13.474ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.819ns (23.897%)  route 2.608ns (76.103%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 12.541 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.569    -0.457    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.433    -0.024 f  u0_hdmi_color_bar/v_cnt_reg[3]/Q
                         net (fo=3, routed)           1.190     1.167    u0_hdmi_color_bar/v_cnt[3]
    SLICE_X109Y63        LUT2 (Prop_lut2_I0_O)        0.119     1.286 f  u0_hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           1.033     2.319    u0_hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I2_O)        0.267     2.586 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.385     2.971    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.410    12.541    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[1]/C
                         clock pessimism              0.476    13.017    
                         clock uncertainty           -0.234    12.783    
    SLICE_X108Y61        FDRE (Setup_fdre_C_R)       -0.423    12.360    u0_hdmi_color_bar/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  9.390    

Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_video_clock rise@13.474ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.819ns (23.897%)  route 2.608ns (76.103%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 12.541 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.569    -0.457    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.433    -0.024 f  u0_hdmi_color_bar/v_cnt_reg[3]/Q
                         net (fo=3, routed)           1.190     1.167    u0_hdmi_color_bar/v_cnt[3]
    SLICE_X109Y63        LUT2 (Prop_lut2_I0_O)        0.119     1.286 f  u0_hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           1.033     2.319    u0_hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I2_O)        0.267     2.586 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.385     2.971    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.410    12.541    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[2]/C
                         clock pessimism              0.476    13.017    
                         clock uncertainty           -0.234    12.783    
    SLICE_X108Y61        FDRE (Setup_fdre_C_R)       -0.423    12.360    u0_hdmi_color_bar/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  9.390    

Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_video_clock rise@13.474ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.819ns (23.897%)  route 2.608ns (76.103%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 12.541 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.569    -0.457    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.433    -0.024 f  u0_hdmi_color_bar/v_cnt_reg[3]/Q
                         net (fo=3, routed)           1.190     1.167    u0_hdmi_color_bar/v_cnt[3]
    SLICE_X109Y63        LUT2 (Prop_lut2_I0_O)        0.119     1.286 f  u0_hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           1.033     2.319    u0_hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I2_O)        0.267     2.586 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.385     2.971    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.410    12.541    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[3]/C
                         clock pessimism              0.476    13.017    
                         clock uncertainty           -0.234    12.783    
    SLICE_X108Y61        FDRE (Setup_fdre_C_R)       -0.423    12.360    u0_hdmi_color_bar/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  9.390    

Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_video_clock rise@13.474ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.819ns (23.897%)  route 2.608ns (76.103%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 12.541 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.569    -0.457    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.433    -0.024 f  u0_hdmi_color_bar/v_cnt_reg[3]/Q
                         net (fo=3, routed)           1.190     1.167    u0_hdmi_color_bar/v_cnt[3]
    SLICE_X109Y63        LUT2 (Prop_lut2_I0_O)        0.119     1.286 f  u0_hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           1.033     2.319    u0_hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I2_O)        0.267     2.586 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.385     2.971    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.410    12.541    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[4]/C
                         clock pessimism              0.476    13.017    
                         clock uncertainty           -0.234    12.783    
    SLICE_X108Y61        FDRE (Setup_fdre_C_R)       -0.423    12.360    u0_hdmi_color_bar/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  9.390    

Slack (MET) :             9.471ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_video_clock rise@13.474ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.819ns (24.681%)  route 2.499ns (75.319%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 12.541 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.569    -0.457    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y61        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.433    -0.024 f  u0_hdmi_color_bar/v_cnt_reg[3]/Q
                         net (fo=3, routed)           1.190     1.167    u0_hdmi_color_bar/v_cnt[3]
    SLICE_X109Y63        LUT2 (Prop_lut2_I0_O)        0.119     1.286 f  u0_hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           1.033     2.319    u0_hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I2_O)        0.267     2.586 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.276     2.862    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X108Y62        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.410    12.541    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y62        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[5]/C
                         clock pessimism              0.449    12.990    
                         clock uncertainty           -0.234    12.756    
    SLICE_X108Y62        FDRE (Setup_fdre_C_R)       -0.423    12.333    u0_hdmi_color_bar/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                  9.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_video_clock rise@0.000ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.624    -0.559    u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y73        FDPE                                         r  u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 r  u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.362    u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y73        FDPE                                         r  u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.893    -0.799    u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y73        FDPE                                         r  u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.240    -0.559    
    SLICE_X113Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.484    u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u0_hdmi_color_bar/hs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/hs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_video_clock rise@0.000ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.630    -0.553    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X109Y66        FDRE                                         r  u0_hdmi_color_bar/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  u0_hdmi_color_bar/hs_reg_reg/Q
                         net (fo=2, routed)           0.066    -0.346    u0_hdmi_color_bar/hs_reg
    SLICE_X109Y66        FDRE                                         r  u0_hdmi_color_bar/hs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.898    -0.794    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X109Y66        FDRE                                         r  u0_hdmi_color_bar/hs_reg_d0_reg/C
                         clock pessimism              0.241    -0.553    
    SLICE_X109Y66        FDRE (Hold_fdre_C_D)         0.075    -0.478    u0_hdmi_color_bar/hs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_video_clock rise@0.000ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.124%)  route 0.100ns (34.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.630    -0.553    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y67        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.312    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X112Y68        LUT5 (Prop_lut5_I3_O)        0.045    -0.267 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X112Y68        FDSE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.899    -0.793    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y68        FDSE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X112Y68        FDSE (Hold_fdse_C_D)         0.121    -0.419    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_video_clock rise@0.000ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.478%)  route 0.074ns (28.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.627    -0.556    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y70        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.074    -0.341    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X111Y70        LUT3 (Prop_lut3_I0_O)        0.045    -0.296 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.296    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X111Y70        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.897    -0.795    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y70        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X111Y70        FDRE (Hold_fdre_C_D)         0.092    -0.451    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_video_clock rise@0.000ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.346%)  route 0.094ns (33.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.627    -0.556    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y70        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.094    -0.320    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X111Y70        LUT3 (Prop_lut3_I0_O)        0.045    -0.275 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X111Y70        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.897    -0.795    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y70        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X111Y70        FDRE (Hold_fdre_C_D)         0.092    -0.451    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_video_clock rise@0.000ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.700%)  route 0.131ns (41.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.629    -0.554    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y68        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.131    -0.282    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X112Y68        LUT5 (Prop_lut5_I3_O)        0.045    -0.237 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X112Y68        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.899    -0.793    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y68        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.121    -0.419    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_video_clock rise@0.000ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.919%)  route 0.135ns (42.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.632    -0.551    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y64        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          0.135    -0.275    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X112Y65        LUT6 (Prop_lut6_I0_O)        0.045    -0.230 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X112Y65        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.902    -0.790    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y65        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.253    -0.537    
    SLICE_X112Y65        FDRE (Hold_fdre_C_D)         0.120    -0.417    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_video_clock rise@0.000ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.624%)  route 0.142ns (43.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.630    -0.553    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y67        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.142    -0.269    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X112Y67        LUT4 (Prop_lut4_I3_O)        0.045    -0.224 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X112Y67        FDSE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.900    -0.792    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y67        FDSE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.253    -0.539    
    SLICE_X112Y67        FDSE (Hold_fdse_C_D)         0.121    -0.418    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_video_clock rise@0.000ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.789%)  route 0.142ns (50.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.628    -0.555    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y69        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.142    -0.272    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X110Y69        FDSE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.898    -0.794    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y69        FDSE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.252    -0.542    
    SLICE_X110Y69        FDSE (Hold_fdse_C_D)         0.070    -0.472    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u0_hdmi_color_bar/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_video_clock rise@0.000ns - clk_out_74_25_video_clock rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.721%)  route 0.148ns (51.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.631    -0.552    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X110Y66        FDRE                                         r  u0_hdmi_color_bar/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  u0_hdmi_color_bar/rgb_b_reg_reg[7]/Q
                         net (fo=10, routed)          0.148    -0.262    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X111Y66        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_video_clock rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_video_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.901    -0.791    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y66        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.252    -0.539    
    SLICE_X111Y66        FDRE (Hold_fdre_C_D)         0.070    -0.469    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_74_25_video_clock
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { u0_video_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         13.474      11.881     BUFGCTRL_X0Y16   u0_video_clk/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y74     u0_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y73     u0_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y68     u0_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y67     u0_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y70     u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y69     u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y72     u0_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y71     u0_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X110Y70    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X113Y71    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X113Y71    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y70    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X113Y71    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X111Y70    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X111Y70    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X111Y70    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y70    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y70    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y66    u0_hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y67    u0_hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y67    u0_hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y67    u0_hdmi_color_bar/active_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y67    u0_hdmi_color_bar/active_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y66    u0_hdmi_color_bar/active_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y65    u0_hdmi_color_bar/active_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y65    u0_hdmi_color_bar/active_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y65    u0_hdmi_color_bar/active_x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y67    u0_hdmi_color_bar/active_x_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  u0_rgb2dvi/U0/SerialClk
  To Clock:  u0_rgb2dvi/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u0_rgb2dvi/U0/SerialClk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { u0_rgb2dvi/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y74  u0_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y73  u0_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y68  u0_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y67  u0_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y70  u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y69  u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y72  u0_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y71  u0_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock
  To Clock:  clkfbout_video_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { u0_video_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y18   u0_video_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKFBOUT



