// Seed: 136765543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output logic [7:0] id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_13;
  final $unsigned(16);
  ;
  assign id_11[1] = -1;
  wire  id_14;
  logic id_15 = id_6;
  assign id_3 = id_6;
  supply1 id_16 = 1;
  assign id_11 = id_14;
  logic [1 : -1  !==  -1] id_17;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
);
  logic id_3;
  assign id_3[(1)] = -1;
  wire [1 : 1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4
  );
endmodule
