20       
0 build.h
0 /data1/eda/synopsys/vcs/O-2018.09-SP2/etc/systemverilog/build.h
0 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib/build.h
0 global.h
0 /data1/eda/synopsys/vcs/O-2018.09-SP2/etc/systemverilog/global.h
0 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib/global.h
0 pic_map_auto.h
0 /data1/eda/synopsys/vcs/O-2018.09-SP2/etc/systemverilog/pic_map_auto.h
0 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib/pic_map_auto.h
0 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/include/pic_map_auto.h
0 dasm.svi
0 /data1/eda/synopsys/vcs/O-2018.09-SP2/etc/systemverilog/dasm.svi
0 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib/dasm.svi
0 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/include/dasm.svi
0 snapshots/default/dasm.svi
0 axi_lsu_dma_bridge.sv
0 /data1/eda/synopsys/vcs/O-2018.09-SP2/etc/systemverilog/axi_lsu_dma_bridge.sv
0 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib/axi_lsu_dma_bridge.sv
0 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/include/axi_lsu_dma_bridge.sv
0 snapshots/default/axi_lsu_dma_bridge.sv
45

+error+500
+incdir+/data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/include
+incdir+/data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib
+incdir+snapshots/default
+itf+/data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcsdp_lite.tab
+libext+.v
+vcsd1
+vpi
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -O -I/data1/eda/synopsys/vcs/O-2018.09-SP2/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags= -Wl,--no-as-needed -rdynamic
-Mobjects= /data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so /data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so /data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so /data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/lib/libvfs.so
-Mout=simv
-Msaverestoreobj=/data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o
-Msyslibs=/data1/eda/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/data1/eda/synopsys/vcs/O-2018.09-SP2/include
-P
-Xufe=2steps
-assert
-debug_access+cbk
-f /data2/open-riscv/acemicro/acemicro_m1/m1-v0/testbench/flist
-fsdb
-full64
-gen_obj
-kdb
-l
-picarchive
-sverilog
/data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/bin/vcs1
/data1/eda/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/verdi.tab
/data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/include/veer_types.sv
/data2/open-riscv/acemicro/acemicro_m1/m1-v0/testbench/ahb_sif.sv
/data2/open-riscv/acemicro/acemicro_m1/m1-v0/testbench/tb_top.sv
snapshots/default/common_defines.vh
svaext
vcs_compile.log
44
sysc_uni_pwd=/data2/open-riscv/acemicro/acemicro_m1/m1-v0
debug=1
XILINX_VIVADO=/data1/eda/xilinx/install/Vivado/2022.2
XILINX_VITIS=/data1/eda/xilinx/install/Vitis/2022.2
XILINX_HLS=/data1/eda/xilinx/install/Vitis_HLS/2022.2
VMR_MODE_FLAG=64
VERDI_HOME=/data1/eda/synopsys/verdi/Verdi_O-2018.09-SP2
VERDI_DIR=/data1/eda/synopsys/verdi/Verdi_O-2018.09-SP2
VEERWOLF_ROOT=/data2/open-riscv/VeeRwolf
VEERWOLF=/data2/open-riscv/VeeRwolf
VCS_TARGET_ARCH=amd64
VCS_MODE_FLAG=64
VCS_LOG_FILE=vcs_compile.log
VCS_HOME=/data1/eda/synopsys/vcs/O-2018.09-SP2
VCS_DEPTH=0
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH=linux64
UNAME=/bin/uname
TOOL_HOME=/data1/eda/synopsys/vcs/O-2018.09-SP2/linux64
TEST=/usr/bin/test
SWERV_EH1_FPGA_PATH=/data2/open-riscv/swerv_eh1_fpga
SNPS_VERDI_INTERNAL_LP_XML_NEW_FLOW=1
SNPS_VCS_INTERNAL_UBUNTU_PRE_LDFLAGS= -no-pie 
SNPSROOT=/data1/eda/synopsys
SCRNAME=vcs
SCRIPT_NAME=vcs
RV_ROOT=/data2/open-riscv/acemicro/acemicro_m1/m1-v0
OVA_UUM=0
NPI_PLATFORM=LINUX64_GNU_472
NOVAS_INST_DIR=/data1/eda/synopsys/verdi/Verdi_O-2018.09-SP2
NOVAS_HOME=/data1/eda/synopsys/verdi/Verdi_O-2018.09-SP2
MFLAGS=
MAKE_TERMOUT=/dev/pts/0
MAKE_TERMERR=/dev/pts/0
MAKEOVERRIDES=${-*-command-variables-*-}
MAKELEVEL=1
MAKEFLAGS= -- TEST=dual_div debug=1
LESSOPEN=| /usr/bin/lesspipe %s
LESSCLOSE=/usr/bin/lesspipe %s %s
LC_ALL=C
GEMMROOT=/root/chipyard/generators/gemmini
EDA_ROOT=/data1/eda/
DVE_HOME=/data1/eda/synopsys/vcs/O-2018.09-SP2/gui/dve
ACEROOT=/data2/open-riscv/install
0
56
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib/beh_lib.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/testbench/axi_lsu_dma_bridge.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/testbench/dasm.svi
1706458785 snapshots/default/pic_map_auto.h
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/include/global.h
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/include/build.h
1689849745 /data1/eda/synopsys/vcs/O-2018.09-SP2/etc/sva/rec_ltl_classes_package.svp
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/testbench/ahb_sif.sv
1706458780 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/testbench/tb_top.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib/axi4_to_ahb.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib/ahb_to_axi4.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib/mem_lib.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib/beh_lib.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/dmi/rvjtag_tap.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/dmi/dmi_jtag_to_core_sync.v
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/dmi/dmi_wrapper.v
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/dbg/dbg.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lsu/lsu_trigger.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lsu/lsu_dccm_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lsu/lsu_dccm_mem.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lsu/lsu_ecc.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lsu/lsu_bus_intf.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lsu/lsu_bus_buffer.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lsu/lsu_stbuf.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lsu/lsu_lsc_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lsu/lsu_addrcheck.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lsu/lsu_clkdomain.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lsu/lsu.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/exu/exu.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/exu/exu_div_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/exu/exu_mul_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/exu/exu_alu_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/dec/dec.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/dec/dec_trigger.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/dec/dec_tlu_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/dec/dec_ib_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/dec/dec_gpr_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/dec/dec_decode_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/ifu/ifu.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/ifu/ifu_iccm_mem.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/ifu/ifu_mem_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/ifu/ifu_ic_mem.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/ifu/ifu_bp_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/ifu/ifu_ifc_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/ifu/ifu_compress_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/ifu/ifu_aln_ctl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/dma_ctrl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/veer.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/pic_ctrl.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/mem.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/veer_wrapper.sv
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/include/veer_types.sv
1706458785 snapshots/default/common_defines.vh
1706190687 /data2/open-riscv/acemicro/acemicro_m1/m1-v0/testbench/flist
1689850186 /data1/eda/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/verdi.tab
1689849890 /data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcsdp_lite.tab
4
1689849887 /data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so
1689849845 /data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so
1689849867 /data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so
1689849885 /data1/eda/synopsys/vcs/O-2018.09-SP2/linux64/lib/libvfs.so
1706458791 simv.daidir
-1 partitionlib
