# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lecture_4.srcs/sources_1/imports/Code/lec04.vhdl" \
"../../../../lecture_4.srcs/sim_1/imports/Code/lec04_tb.vhdl" \

# Do not sort compile order
nosort
