Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: modulator_synth_sys.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "modulator_synth_sys.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "modulator_synth_sys"
Output Format                      : NGC
Target Device                      : xc5vfx70t-1-ff1136

---- Source Options
Top Module Name                    : modulator_synth_sys
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir/ipcore_dir_synth" "ipcore_dir/ipcore_dir_mash222"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/GTX_OUTPUT_TILE is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/ipcore_dir/ipcore_dir_mash222/gtx_output_tile.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/ipcore_dir/ipcore_dir_mash222/gtx_output_tile.vhd".
WARNING:HDLParsers:3607 - Unit work/GTX_OUTPUT_TILE/RTL is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/ipcore_dir/ipcore_dir_mash222/gtx_output_tile.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/ipcore_dir/ipcore_dir_mash222/gtx_output_tile.vhd".
WARNING:HDLParsers:3607 - Unit work/modulator_synth_sys is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/modulator_synth_sys.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/modulator_synth_sys.vhd".
WARNING:HDLParsers:3607 - Unit work/modulator_synth_sys/Behavioral is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/modulator_synth_sys.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/modulator_synth_sys.vhd".
WARNING:HDLParsers:3607 - Unit work/mod_top_level is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/mash222_vhd_files/top_level.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/top_level.vhd".
WARNING:HDLParsers:3607 - Unit work/mod_top_level/Behavioral is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/mash222_vhd_files/top_level.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/top_level.vhd".
WARNING:HDLParsers:3607 - Unit work/synth is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/synth_vhd_files/synth.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/synth_vhd_files/synth.vhd".
WARNING:HDLParsers:3607 - Unit work/synth/Behavioral is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/synth_vhd_files/synth.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/synth_vhd_files/synth.vhd".
WARNING:HDLParsers:3607 - Unit work/pll_clock is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/pll_clock.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/pll_clock.vhd".
WARNING:HDLParsers:3607 - Unit work/pll_clock/BEHAVIORAL is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/pll_clock.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/pll_clock.vhd".
WARNING:HDLParsers:3607 - Unit work/bit_reduction is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/mash222_vhd_files/bit_reduction.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/bit_reduction.vhd".
WARNING:HDLParsers:3607 - Unit work/bit_reduction/Behavioral is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/mash222_vhd_files/bit_reduction.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/bit_reduction.vhd".
WARNING:HDLParsers:3607 - Unit work/mash_222 is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/mash222_vhd_files/mash_222.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/mash_222.vhd".
WARNING:HDLParsers:3607 - Unit work/mash_222/Behavioral is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/mash222_vhd_files/mash_222.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/mash_222.vhd".
WARNING:HDLParsers:3607 - Unit work/output_buffer is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/mash222_vhd_files/output_buffer.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/output_buffer.vhd".
WARNING:HDLParsers:3607 - Unit work/output_buffer/Behavioral is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/mash222_vhd_files/output_buffer.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/output_buffer.vhd".
WARNING:HDLParsers:3607 - Unit work/lut_sine_fine_256_vals is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/ipcore_dir/ipcore_dir_synth/lut_sine_fine_256_vals.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/ipcore_dir/ipcore_dir_synth/lut_sine_fine_256_vals.vhd".
WARNING:HDLParsers:3607 - Unit work/lut_sine_fine_256_vals/lut_sine_fine_256_vals_a is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/ipcore_dir/ipcore_dir_synth/lut_sine_fine_256_vals.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/ipcore_dir/ipcore_dir_synth/lut_sine_fine_256_vals.vhd".
WARNING:HDLParsers:3607 - Unit work/lut_sine_coarse_128_vals is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/ipcore_dir/ipcore_dir_synth/lut_sine_coarse_128_vals.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/ipcore_dir/ipcore_dir_synth/lut_sine_coarse_128_vals.vhd".
WARNING:HDLParsers:3607 - Unit work/lut_sine_coarse_128_vals/lut_sine_coarse_128_vals_a is now defined in a different file.  It was defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim/ipcore_dir/ipcore_dir_synth/lut_sine_coarse_128_vals.vhd", and is now defined in "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/ipcore_dir/ipcore_dir_synth/lut_sine_coarse_128_vals.vhd".
Compiling vhdl file "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/output_buffer.vhd" in Library work.
Architecture behavioral of Entity output_buffer is up to date.
Compiling vhdl file "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/mash_222.vhd" in Library work.
Entity <mash_222> compiled.
Entity <mash_222> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/bit_reduction.vhd" in Library work.
Entity <bit_reduction> compiled.
Entity <bit_reduction> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/pll_clock.vhd" in Library work.
Architecture behavioral of Entity pll_clock is up to date.
Compiling vhdl file "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/ipcore_dir/ipcore_dir_synth/lut_sine_coarse_128_vals.vhd" in Library work.
Architecture lut_sine_coarse_128_vals_a of Entity lut_sine_coarse_128_vals is up to date.
Compiling vhdl file "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/ipcore_dir/ipcore_dir_synth/lut_sine_fine_256_vals.vhd" in Library work.
Architecture lut_sine_fine_256_vals_a of Entity lut_sine_fine_256_vals is up to date.
Compiling vhdl file "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/synth_vhd_files/synth.vhd" in Library work.
Architecture behavioral of Entity synth is up to date.
Compiling vhdl file "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/top_level.vhd" in Library work.
Architecture behavioral of Entity mod_top_level is up to date.
Compiling vhdl file "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/ipcore_dir/ipcore_dir_mash222/gtx_output_tile.vhd" in Library work.
Architecture rtl of Entity gtx_output_tile is up to date.
Compiling vhdl file "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/modulator_synth_sys.vhd" in Library work.
Architecture behavioral of Entity modulator_synth_sys is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <modulator_synth_sys> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <synth> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mod_top_level> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <output_buffer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mash_222> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bit_reduction> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pll_clock> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <modulator_synth_sys> in library <work> (Architecture <behavioral>).
Entity <modulator_synth_sys> analyzed. Unit <modulator_synth_sys> generated.

Analyzing Entity <synth> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/synth_vhd_files/synth.vhd" line 158: Instantiating black box module <lut_sine_coarse_128_vals>.
WARNING:Xst:2211 - "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/synth_vhd_files/synth.vhd" line 165: Instantiating black box module <lut_sine_coarse_128_vals>.
WARNING:Xst:2211 - "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/synth_vhd_files/synth.vhd" line 172: Instantiating black box module <lut_sine_fine_256_vals>.
Entity <synth> analyzed. Unit <synth> generated.

Analyzing Entity <mod_top_level> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/top_level.vhd" line 173: Unconnected output port 'LOCKED_OUT' of component 'pll_clock'.
Entity <mod_top_level> analyzed. Unit <mod_top_level> generated.

Analyzing Entity <output_buffer> in library <work> (Architecture <behavioral>).
Entity <output_buffer> analyzed. Unit <output_buffer> generated.

Analyzing Entity <mash_222> in library <work> (Architecture <behavioral>).
Entity <mash_222> analyzed. Unit <mash_222> generated.

Analyzing Entity <bit_reduction> in library <work> (Architecture <behavioral>).
Entity <bit_reduction> analyzed. Unit <bit_reduction> generated.

Analyzing Entity <pll_clock> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN1_IBUFG_INST> in unit <pll_clock>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN1_IBUFG_INST> in unit <pll_clock>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN1_IBUFG_INST> in unit <pll_clock>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN1_IBUFG_INST> in unit <pll_clock>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKFBOUT_MULT =  24" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKIN1_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT0_DIVIDE =  2" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT1_DIVIDE =  4" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT2_DIVIDE =  6" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT3_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "DIVCLK_DIVIDE =  5" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "REF_JITTER =  0.0050000000000000" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <pll_clock>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <pll_clock>.
Entity <pll_clock> analyzed. Unit <pll_clock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <output_buffer>.
    Related source file is "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/output_buffer.vhd".
    Found 16-bit register for signal <data_word_out>.
    Found 16-bit register for signal <internal_word>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <output_buffer> synthesized.


Synthesizing Unit <mash_222>.
    Related source file is "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/mash_222.vhd".
WARNING:Xst:653 - Signal <v3<3:1>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <v2<3:1>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <v1<3:1>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <u_exp<12>> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:653 - Signal <e2_exp<12>> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:653 - Signal <e1_exp<12>> is used but never assigned. This sourceless signal will be automatically connected to value 1.
    Found 12-bit register for signal <e1d>.
    Found 12-bit register for signal <e1dd>.
    Found 12-bit register for signal <e2d>.
    Found 12-bit register for signal <e2dd>.
    Found 12-bit register for signal <e3d>.
    Found 12-bit register for signal <e3dd>.
    Found 4-bit adder for signal <v>.
    Found 4-bit subtractor for signal <v$addsub0000> created at line 133.
    Found 4-bit register for signal <v2d>.
    Found 4-bit register for signal <v2dd>.
    Found 4-bit adder for signal <v2sum>.
    Found 4-bit register for signal <v3d>.
    Found 4-bit register for signal <v3d3>.
    Found 4-bit register for signal <v3d4>.
    Found 4-bit register for signal <v3dd>.
    Found 4-bit adder for signal <v3sum>.
    Found 4-bit adder for signal <v3sum$addsub0000> created at line 127.
    Found 13-bit subtractor for signal <y1>.
    Found 13-bit subtractor for signal <y2>.
    Found 13-bit subtractor for signal <y3>.
    Summary:
	inferred  96 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
Unit <mash_222> synthesized.


Synthesizing Unit <bit_reduction>.
    Related source file is "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/bit_reduction.vhd".
WARNING:Xst:653 - Signal <v<7:1>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000.
WARNING:Xst:646 - Signal <res1_exp<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <data_in_buf>.
    Found 16-bit subtractor for signal <res1_exp>.
    Found 8-bit subtractor for signal <res1_exp$sub0000> created at line 72.
    Found 8-bit subtractor for signal <res2>.
    Found 8-bit register for signal <res2_d>.
    Found 8-bit register for signal <res2_d3>.
    Found 8-bit register for signal <res2_d4>.
    Found 8-bit register for signal <res2_dd>.
    Found 8-bit comparator greater for signal <v_0$cmp_gt0000> created at line 76.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <bit_reduction> synthesized.


Synthesizing Unit <synth>.
    Related source file is "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/synth_vhd_files/synth.vhd".
WARNING:Xst:646 - Signal <res_offset_signed<12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <bc_uint_red<10:7>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <bc_uint_buf<10:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <bc_signed<11>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 12-bit register for signal <a_signed_buf>.
    Found 12x6-bit multiplier for signal <bc_uint>.
    Found 18-bit register for signal <bc_uint_buf>.
    Found 1-bit xor2 for signal <cos_e_sign>.
    Found 1-bit register for signal <cos_e_sign_buf>.
    Found 1-bit register for signal <cos_e_sign_buf2>.
    Found 16-bit up accumulator for signal <nkc_acc>.
    Found 12-bit register for signal <output_buf>.
    Found 12-bit addsub for signal <res>.
    Found 12-bit adder for signal <res$addsub0000> created at line 135.
    Found 12-bit register for signal <res_buf>.
    Found 13-bit adder for signal <res_offset_signed>.
    Found 1-bit register for signal <sin_e_sign_buf>.
    Found 1-bit register for signal <sin_e_sign_buf2>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  58 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <synth> synthesized.


Synthesizing Unit <pll_clock>.
    Related source file is "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/pll_clock.vhd".
Unit <pll_clock> synthesized.


Synthesizing Unit <mod_top_level>.
    Related source file is "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/mash222_vhd_files/top_level.vhd".
WARNING:Xst:1305 - Output <tx_out_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <tx_out_p> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <data_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_out_usr1_15MHz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <clk_out_usr0_15MHz> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 12-bit register for signal <data_in_uint>.
    Found 2-bit up counter for signal <rom_address>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <mod_top_level> synthesized.


Synthesizing Unit <modulator_synth_sys>.
    Related source file is "/home/ise/projects/complete_system_mash222_freq_synth_sim_corrected/modulator_synth_sys.vhd".
WARNING:Xst:646 - Signal <data_synth_combined<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit adder for signal <data_synth_combined>.
    Found 12-bit register for signal <data_to_mod_buf>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <modulator_synth_sys> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 12x6-bit multiplier                                   : 2
# Adders/Subtractors                                   : 18
 12-bit adder                                          : 2
 12-bit addsub                                         : 2
 13-bit adder                                          : 3
 13-bit subtractor                                     : 3
 16-bit subtractor                                     : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
 8-bit subtractor                                      : 2
# Counters                                             : 1
 2-bit up counter                                      : 1
# Accumulators                                         : 2
 16-bit up accumulator                                 : 2
# Registers                                            : 52
 1-bit register                                        : 24
 12-bit register                                       : 14
 16-bit register                                       : 1
 18-bit register                                       : 2
 4-bit register                                        : 7
 8-bit register                                        : 4
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ipcore_dir_synth/lut_sine_coarse_128_vals.ngc>.
Reading core <ipcore_dir/ipcore_dir_synth/lut_sine_fine_256_vals.ngc>.
Loading core <lut_sine_coarse_128_vals> for timing and area information for instance <lut_coarse_sin>.
Loading core <lut_sine_coarse_128_vals> for timing and area information for instance <lut_coarse_cos>.
Loading core <lut_sine_fine_256_vals> for timing and area information for instance <lut_fine>.
WARNING:Xst:1290 - Hierarchical block <my_output_buffer> is unconnected in block <modulator_inst>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <v2d_1> in Unit <mash_222_inst> is equivalent to the following 5 FFs/Latches, which will be removed : <v2d_2> <v2d_3> <v3d_1> <v3d_2> <v3d_3> 
INFO:Xst:2261 - The FF/Latch <v2dd_1> in Unit <mash_222_inst> is equivalent to the following 5 FFs/Latches, which will be removed : <v2dd_2> <v2dd_3> <v3dd_1> <v3dd_2> <v3dd_3> 
INFO:Xst:2261 - The FF/Latch <v3d3_1> in Unit <mash_222_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <v3d3_2> <v3d3_3> 
INFO:Xst:2261 - The FF/Latch <v3d4_1> in Unit <mash_222_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <v3d4_2> <v3d4_3> 
WARNING:Xst:1293 - FF/Latch <v2d_1> has a constant value of 0 in block <mash_222_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v2dd_1> has a constant value of 0 in block <mash_222_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3d3_1> has a constant value of 0 in block <mash_222_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3d4_1> has a constant value of 0 in block <mash_222_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bc_uint_buf_0> of sequential type is unconnected in block <synth_inst_1>.
WARNING:Xst:2677 - Node <bc_uint_buf_1> of sequential type is unconnected in block <synth_inst_1>.
WARNING:Xst:2677 - Node <bc_uint_buf_2> of sequential type is unconnected in block <synth_inst_1>.
WARNING:Xst:2677 - Node <bc_uint_buf_3> of sequential type is unconnected in block <synth_inst_1>.
WARNING:Xst:2677 - Node <bc_uint_buf_4> of sequential type is unconnected in block <synth_inst_1>.
WARNING:Xst:2677 - Node <bc_uint_buf_5> of sequential type is unconnected in block <synth_inst_1>.
WARNING:Xst:2677 - Node <bc_uint_buf_6> of sequential type is unconnected in block <synth_inst_1>.
WARNING:Xst:2677 - Node <bc_uint_buf_7> of sequential type is unconnected in block <synth_inst_1>.
WARNING:Xst:2677 - Node <bc_uint_buf_8> of sequential type is unconnected in block <synth_inst_1>.
WARNING:Xst:2677 - Node <bc_uint_buf_9> of sequential type is unconnected in block <synth_inst_1>.
WARNING:Xst:2677 - Node <bc_uint_buf_10> of sequential type is unconnected in block <synth_inst_1>.
WARNING:Xst:2677 - Node <bc_uint_buf_0> of sequential type is unconnected in block <synth_inst_2>.
WARNING:Xst:2677 - Node <bc_uint_buf_1> of sequential type is unconnected in block <synth_inst_2>.
WARNING:Xst:2677 - Node <bc_uint_buf_2> of sequential type is unconnected in block <synth_inst_2>.
WARNING:Xst:2677 - Node <bc_uint_buf_3> of sequential type is unconnected in block <synth_inst_2>.
WARNING:Xst:2677 - Node <bc_uint_buf_4> of sequential type is unconnected in block <synth_inst_2>.
WARNING:Xst:2677 - Node <bc_uint_buf_5> of sequential type is unconnected in block <synth_inst_2>.
WARNING:Xst:2677 - Node <bc_uint_buf_6> of sequential type is unconnected in block <synth_inst_2>.
WARNING:Xst:2677 - Node <bc_uint_buf_7> of sequential type is unconnected in block <synth_inst_2>.
WARNING:Xst:2677 - Node <bc_uint_buf_8> of sequential type is unconnected in block <synth_inst_2>.
WARNING:Xst:2677 - Node <bc_uint_buf_9> of sequential type is unconnected in block <synth_inst_2>.
WARNING:Xst:2677 - Node <bc_uint_buf_10> of sequential type is unconnected in block <synth_inst_2>.

Synthesizing (advanced) Unit <synth>.
	Found pipelined multiplier on signal <bc_uint>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_bc_uint by adding 1 register level(s).
Unit <synth> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 12x6-bit registered multiplier                        : 2
# Adders/Subtractors                                   : 16
 12-bit adder                                          : 4
 12-bit addsub                                         : 2
 13-bit adder                                          : 1
 13-bit subtractor                                     : 3
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 1
 4-bit subtractor borrow in                            : 1
 8-bit subtractor                                      : 3
# Accumulators                                         : 2
 16-bit up accumulator                                 : 2
# Registers                                            : 268
 Flip-Flops                                            : 268
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <v2d_1> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v2d_2> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v2d_3> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3d_1> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3d_2> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3d_3> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3dd_3> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3dd_2> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3dd_1> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v2dd_3> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v2dd_2> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v2dd_1> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3d3_1> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3d3_2> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3d3_3> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3d4_1> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3d4_2> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v3d4_3> has a constant value of 0 in block <mash_222>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_15> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_14> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_13> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_12> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_11> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_10> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_9> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_8> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_7> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_6> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_5> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_4> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_3> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_2> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_1> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_word_out_0> (without init value) has a constant value of 0 in block <output_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_15> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_14> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_13> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_12> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_11> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_10> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_9> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_8> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_7> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_6> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_5> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_4> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_3> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_2> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_1> is unconnected in block <output_buffer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <internal_word_0> is unconnected in block <output_buffer>.

Optimizing unit <modulator_synth_sys> ...

Optimizing unit <mash_222> ...

Optimizing unit <bit_reduction> ...

Optimizing unit <synth> ...

Optimizing unit <mod_top_level> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block modulator_synth_sys, actual ratio is 0.

Final Macro Processing ...

Processing Unit <modulator_synth_sys> :
	Found 2-bit shift register for signal <synth_inst_2/sin_e_sign_buf2>.
	Found 2-bit shift register for signal <synth_inst_1/sin_e_sign_buf2>.
	Found 2-bit shift register for signal <modulator_inst/bit_reduction_inst/res2_d4_0>.
	Found 2-bit shift register for signal <modulator_inst/bit_reduction_inst/res2_d4_1>.
	Found 2-bit shift register for signal <modulator_inst/bit_reduction_inst/res2_d4_2>.
	Found 2-bit shift register for signal <modulator_inst/bit_reduction_inst/res2_d4_3>.
	Found 2-bit shift register for signal <modulator_inst/bit_reduction_inst/res2_d4_4>.
	Found 2-bit shift register for signal <modulator_inst/bit_reduction_inst/res2_d4_5>.
	Found 2-bit shift register for signal <modulator_inst/bit_reduction_inst/res2_d4_6>.
	Found 4-bit shift register for signal <modulator_inst/bit_reduction_inst/res2_d4_7>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e3dd_0>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e3dd_1>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e3dd_2>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_0>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_1>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_2>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_3>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_4>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_5>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_6>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_7>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_8>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_9>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_10>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e1dd_11>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_0>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_1>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_2>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_3>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_4>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_5>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_6>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_7>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_8>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_9>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_10>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/e2dd_11>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/v2dd_0>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/v3dd_0>.
	Found 2-bit shift register for signal <modulator_inst/mash_222_inst/v3d4_0>.
Unit <modulator_synth_sys> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 168
 Flip-Flops                                            : 168
# Shift Registers                                      : 40
 2-bit shift register                                  : 39
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : modulator_synth_sys.ngr
Top Level Output File Name         : modulator_synth_sys
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 557
#      GND                         : 7
#      INV                         : 52
#      LUT1                        : 17
#      LUT2                        : 78
#      LUT3                        : 14
#      LUT4                        : 18
#      LUT5                        : 30
#      LUT6                        : 11
#      MUXCY                       : 157
#      VCC                         : 7
#      XORCY                       : 166
# FlipFlops/Latches                : 208
#      FD                          : 167
#      FDE                         : 40
#      FDR                         : 1
# RAMS                             : 6
#      RAMB18                      : 6
# Shift Registers                  : 40
#      SRLC16E                     : 40
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 20
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 16
# DSPs                             : 2
#      DSP48E                      : 2
# Others                           : 1
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             208  out of  44800     0%  
 Number of Slice LUTs:                  260  out of  44800     0%  
    Number used as Logic:               220  out of  44800     0%  
    Number used as Memory:               40  out of  13120     0%  
       Number used as SRL:               40

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    313
   Number with an unused Flip Flop:     105  out of    313    33%  
   Number with an unused LUT:            53  out of    313    16%  
   Number of fully used LUT-FF pairs:   155  out of    313    49%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  20  out of    640     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of    148     2%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  
 Number of DSP48Es:                       2  out of    128     1%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+---------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)     | Load  |
-----------------------------------------------------------+---------------------------+-------+
modulator_inst/pll_clk_freq(modulator_inst/pll_clk_freq1:O)| BUFG(*)(data_to_mod_buf_0)| 256   |
-----------------------------------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.761ns (Maximum Frequency: 173.581MHz)
   Minimum input arrival time before clock: 2.602ns
   Maximum output required time after clock: 7.403ns
   Maximum combinational path delay: 1.154ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'modulator_inst/pll_clk_freq'
  Clock period: 5.761ns (frequency: 173.581MHz)
  Total number of paths / destination ports: 43149 / 373
-------------------------------------------------------------------------
Delay:               5.761ns (Levels of Logic = 1)
  Source:            synth_inst_2/lut_coarse_cos/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Destination:       synth_inst_2/Mmult_bc_uint (DSP)
  Source Clock:      modulator_inst/pll_clk_freq rising
  Destination Clock: modulator_inst/pll_clk_freq rising

  Data Path: synth_inst_2/lut_coarse_cos/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP to synth_inst_2/Mmult_bc_uint
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18:CLKB->DOB10    1   2.180   0.336  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (douta<11>)
     end scope: 'synth_inst_2/lut_coarse_cos'
     DSP48E:A11                3.245          synth_inst_2/Mmult_bc_uint
    ----------------------------------------
    Total                      5.761ns (5.425ns logic, 0.336ns route)
                                       (94.2% logic, 5.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'modulator_inst/pll_clk_freq'
  Total number of paths / destination ports: 111 / 40
-------------------------------------------------------------------------
Offset:              2.602ns (Levels of Logic = 18)
  Source:            choose_input (PAD)
  Destination:       synth_inst_1/nkc_acc_15 (FF)
  Destination Clock: modulator_inst/pll_clk_freq rising

  Data Path: choose_input to synth_inst_1/nkc_acc_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.818   0.597  choose_input_IBUF (choose_input_IBUF)
     LUT2:I1->O            1   0.094   0.000  synth_inst_1/Maccum_nkc_acc_lut<0> (synth_inst_1/Maccum_nkc_acc_lut<0>)
     MUXCY:S->O            1   0.372   0.000  synth_inst_1/Maccum_nkc_acc_cy<0> (synth_inst_1/Maccum_nkc_acc_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<1> (synth_inst_1/Maccum_nkc_acc_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<2> (synth_inst_1/Maccum_nkc_acc_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<3> (synth_inst_1/Maccum_nkc_acc_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<4> (synth_inst_1/Maccum_nkc_acc_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<5> (synth_inst_1/Maccum_nkc_acc_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<6> (synth_inst_1/Maccum_nkc_acc_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<7> (synth_inst_1/Maccum_nkc_acc_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<8> (synth_inst_1/Maccum_nkc_acc_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<9> (synth_inst_1/Maccum_nkc_acc_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<10> (synth_inst_1/Maccum_nkc_acc_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<11> (synth_inst_1/Maccum_nkc_acc_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<12> (synth_inst_1/Maccum_nkc_acc_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<13> (synth_inst_1/Maccum_nkc_acc_cy<13>)
     MUXCY:CI->O           0   0.026   0.000  synth_inst_1/Maccum_nkc_acc_cy<14> (synth_inst_1/Maccum_nkc_acc_cy<14>)
     XORCY:CI->O           1   0.357   0.000  synth_inst_1/Maccum_nkc_acc_xor<15> (synth_inst_1/Result<15>)
     FD:D                     -0.018          synth_inst_1/nkc_acc_15
    ----------------------------------------
    Total                      2.602ns (2.005ns logic, 0.597ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'modulator_inst/pll_clk_freq'
  Total number of paths / destination ports: 560 / 13
-------------------------------------------------------------------------
Offset:              7.403ns (Levels of Logic = 10)
  Source:            modulator_inst/bit_reduction_inst/data_in_buf_0 (FF)
  Destination:       mod_out (PAD)
  Source Clock:      modulator_inst/pll_clk_freq rising

  Data Path: modulator_inst/bit_reduction_inst/data_in_buf_0 to mod_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.471   0.576  modulator_inst/bit_reduction_inst/data_in_buf_0 (modulator_inst/bit_reduction_inst/data_in_buf_0)
     LUT2:I0->O            1   0.094   0.000  modulator_inst/bit_reduction_inst/Msub_res1_exp_sub0000_lut<0> (modulator_inst/bit_reduction_inst/Msub_res1_exp_sub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  modulator_inst/bit_reduction_inst/Msub_res1_exp_sub0000_cy<0> (modulator_inst/bit_reduction_inst/Msub_res1_exp_sub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  modulator_inst/bit_reduction_inst/Msub_res1_exp_sub0000_cy<1> (modulator_inst/bit_reduction_inst/Msub_res1_exp_sub0000_cy<1>)
     XORCY:CI->O           1   0.357   0.480  modulator_inst/bit_reduction_inst/Msub_res1_exp_sub0000_xor<2> (modulator_inst/bit_reduction_inst/res1_exp_sub0000<2>)
     LUT2:I1->O            1   0.094   0.000  modulator_inst/bit_reduction_inst/Msub_res1_exp_Madd_lut<2> (modulator_inst/bit_reduction_inst/Msub_res1_exp_Madd_lut<2>)
     MUXCY:S->O            1   0.372   0.000  modulator_inst/bit_reduction_inst/Msub_res1_exp_Madd_cy<2> (modulator_inst/bit_reduction_inst/Msub_res1_exp_Madd_cy<2>)
     XORCY:CI->O           4   0.357   0.726  modulator_inst/bit_reduction_inst/Msub_res1_exp_Madd_xor<3> (modulator_inst/bit_reduction_inst/res1_exp<3>)
     LUT3:I0->O            5   0.094   0.502  modulator_inst/bit_reduction_inst/res2<0>41 (modulator_inst/bit_reduction_inst/res2<0>_bdd6)
     LUT6:I5->O            1   0.094   0.336  modulator_inst/bit_reduction_inst/v<0>1 (mod_out_OBUF)
     OBUF:I->O                 2.452          mod_out_OBUF (mod_out)
    ----------------------------------------
    Total                      7.403ns (4.783ns logic, 2.620ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.154ns (Levels of Logic = 1)
  Source:            clk_in (PAD)
  Destination:       modulator_inst/my_pll_clock/PLL_ADV_INST:CLKIN1 (PAD)

  Data Path: clk_in to modulator_inst/my_pll_clock/PLL_ADV_INST:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   0.818   0.336  modulator_inst/my_pll_clock/CLKIN1_IBUFG_INST (modulator_inst/my_pll_clock/CLKIN1_IBUFG)
    PLL_ADV:CLKIN1             0.000          modulator_inst/my_pll_clock/PLL_ADV_INST
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 20.96 secs
 
--> 


Total memory usage is 576500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  119 (   0 filtered)
Number of infos    :    6 (   0 filtered)

