
*** Running vivado
    with args -log bd_d10d_rx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_d10d_rx_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jun 16 23:46:55 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_d10d_rx_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 627.805 ; gain = 197.289
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_rx_0
Command: synth_design -top bd_d10d_rx_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2054.324 ; gain = 400.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_rx_0' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0.v:50]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_pulse' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:714]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_pulse' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:714]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized1' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized1' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized2' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized2' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
WARNING: [Synth 8-7071] port 'dl1_rxskewcalhs' of module 'mipi_csi2_rx_ctrl_v1_0_10_top' is unconnected for instance 'mipi_csi2_rx_ctrl_v1_0_10_top_dut' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0.v:253]
WARNING: [Synth 8-7071] port 'dl2_rxskewcalhs' of module 'mipi_csi2_rx_ctrl_v1_0_10_top' is unconnected for instance 'mipi_csi2_rx_ctrl_v1_0_10_top_dut' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0.v:253]
WARNING: [Synth 8-7071] port 'dl3_rxskewcalhs' of module 'mipi_csi2_rx_ctrl_v1_0_10_top' is unconnected for instance 'mipi_csi2_rx_ctrl_v1_0_10_top_dut' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0.v:253]
WARNING: [Synth 8-7071] port 'core_enable' of module 'mipi_csi2_rx_ctrl_v1_0_10_top' is unconnected for instance 'mipi_csi2_rx_ctrl_v1_0_10_top_dut' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0.v:253]
WARNING: [Synth 8-7071] port 'active_lanes' of module 'mipi_csi2_rx_ctrl_v1_0_10_top' is unconnected for instance 'mipi_csi2_rx_ctrl_v1_0_10_top_dut' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0.v:253]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_ctrl_v1_0_10_top_dut' of module 'mipi_csi2_rx_ctrl_v1_0_10_top' has 119 connections declared, but only 114 given [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0.v:253]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_rx_0' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0.v:50]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element dest_pulse_ff_reg was removed.  [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:860]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data_en[3] in module mipi_csi2_rx_ctrl_v1_0_10_crc0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data_en[2] in module mipi_csi2_rx_ctrl_v1_0_10_crc0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data_en[1] in module mipi_csi2_rx_ctrl_v1_0_10_crc0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data_en[0] in module mipi_csi2_rx_ctrl_v1_0_10_crc0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port crclockresult in module mipi_csi2_rx_ctrl_v1_0_10_crc0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vc_fixed[3] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port vc_fixed[2] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port vc_fixed[1] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port vc_fixed[0] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[31] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[30] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[29] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[28] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[27] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[26] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[25] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[24] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[23] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[22] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[21] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[20] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[19] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[18] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[17] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[16] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[15] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[14] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[13] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[12] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[11] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[10] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[9] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[8] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[7] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[6] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[5] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[4] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[3] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[2] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[1] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_data[0] in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_valid in module mipi_csi2_rx_ctrl_v1_0_10_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port diwc_valid in module mipi_csi2_rx_ctrl_v1_0_10_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port byt_cnt_lte4 in module mipi_csi2_rx_ctrl_v1_0_10_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_sel[1] in module mipi_csi2_rx_ctrl_v1_0_10_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_sel[0] in module mipi_csi2_rx_ctrl_v1_0_10_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_not_supported in module mipi_csi2_rx_ctrl_v1_0_10_phecc is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_null_blank in module mipi_csi2_rx_ctrl_v1_0_10_phecc is either unconnected or has no load
WARNING: [Synth 8-7129] Port pkt_data[31] in module mipi_csi2_rx_ctrl_v1_0_10_phecc is either unconnected or has no load
WARNING: [Synth 8-7129] Port pkt_data[30] in module mipi_csi2_rx_ctrl_v1_0_10_phecc is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_control[1] in module mipi_csi2_rx_ctrl_v1_0_10_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_status in module mipi_csi2_rx_ctrl_v1_0_10_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.879 ; gain = 599.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.879 ; gain = 599.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.879 ; gain = 599.590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2253.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_rx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_rx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_rx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_rx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_rx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_rx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_rx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_rx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_rx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_rx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_rx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_rx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 215 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2331.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2349.871 ; gain = 17.898
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2349.871 ; gain = 695.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2349.871 ; gain = 695.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_array_single_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_array_single_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_array_single_04. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /xpm_array_single_05. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /xpm_array_wc_single_05. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_array_single_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/xpm_vcen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/xpm_arst_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /gen_spkt_fifo/xpm_arst_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/xpm_arst_04. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/xpm_arst_05. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/xpm_arst_vid1500. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /gen_spkt_fifo/generic_pkt/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/gen_pkt_fifo/pkt_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /gen_spkt_fifo/generic_pkt/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/gen_pkt_fifo/pkt_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /gen_spkt_fifo/generic_pkt/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/gen_pkt_fifo/pkt_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /gen_spkt_fifo/generic_pkt/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/gen_pkt_fifo/pkt_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[0].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[10].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[11].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[12].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[13].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[14].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[15].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[16].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[17].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[18].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[19].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[1].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[20].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[21].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[22].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[23].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[24].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[25].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[26].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[27].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[28].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[29].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[2].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[30].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[31].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[32].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[33].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[34].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[35].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[36].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[37].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[38].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[39].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[3].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[40].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[41].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[42].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[43].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[44].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[4].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[5].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[6].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[7].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[8].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[9].hsc2r_bus_cdc . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /ecc_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /img_info_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.xpm_single_fifo_rst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_CL_ASYNC[0].xpm_single_cl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_CL_ASYNC[1].xpm_single_cl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[0].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[10].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[11].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[12].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[13].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[14].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[15].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[16].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[17].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[18].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[19].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[1].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[2].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[3].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[4].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[5].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[6].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[7].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[8].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\PPI_DL_ASYNC[9].xpm_single_dl_sb . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[0].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[1].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[2].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[3].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[4].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[5].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[6].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[7].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[8].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[9].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[10].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[11].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[12].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[13].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[14].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[15].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[16].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[17].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[18].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[19].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[20].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[21].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[22].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[23].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[24].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[25].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[26].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[27].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[28].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[29].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[30].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[31].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[32].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[33].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[34].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[35].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[36].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[37].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[38].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[39].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[40].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[41].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[42].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[43].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[44].hsc2r_bus_cdc /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /ecc_cdc/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /img_info_cdc/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /xpm_pulse_02/xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /\LP_CNT_C2R[0].xpm_pulse_01 /xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /\LP_CNT_C2R[1].xpm_pulse_01 /xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /\LP_CNT_C2R[2].xpm_pulse_01 /xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /\LP_CNT_C2R[3].xpm_pulse_01 /xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[0].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[1].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[2].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[3].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[4].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[5].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[6].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[7].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[8].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[9].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[10].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[11].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[12].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[13].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[14].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[15].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[16].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[17].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[18].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[19].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[20].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[21].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[22].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[23].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[24].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[25].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[26].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[27].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[28].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[29].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[30].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[31].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[32].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[33].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[34].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[35].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[36].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[37].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[38].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[39].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[40].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[41].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[42].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[43].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /\HSC2R_CDC[44].hsc2r_bus_cdc /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /ecc_cdc/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /img_info_cdc/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_single_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_single_07. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_single_08. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_single_17. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_single_18. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_single_19. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_single_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/xpm_single_frst_c2p. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/xpm_single_frst_p2c. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_single_vfb_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.isr_cdc /xpm_single_w2b4w1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/xpm_single_wr2_ss. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_single_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_single_05. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /xpm_single_vfb_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /gen_spkt_fifo/generic_pkt/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/gen_pkt_fifo/pkt_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /gen_spkt_fifo/generic_pkt/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/gen_pkt_fifo/pkt_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /gen_spkt_fifo/generic_pkt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/gen_pkt_fifo/pkt_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\LANE_1.ppi_fifo0 /\CSI_OPT3_OFF.ppi_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\LANE_2.ppi_fifo1 /\CSI_OPT3_OFF.ppi_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\LANE_3.ppi_fifo2 /\CSI_OPT3_OFF.ppi_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\LANE_4.ppi_fifo3 /\CSI_OPT3_OFF.ppi_fifo . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mipi_csi2_rx_ctrl_v1_0_10_top_dut/\RX_1500M.line_buffer /line_buf. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2349.871 ; gain = 695.582
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'mipi_csi2_rx_ctrl_v1_0_10_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                  iSTATE |                              100 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE0 |                              011 |                              100
                 iSTATE2 |                              001 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'mipi_csi2_rx_ctrl_v1_0_10_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2349.871 ; gain = 695.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 7     
	  16 Input   16 Bit       Adders := 1     
	   4 Input   13 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 5     
	   3 Input   12 Bit       Adders := 1     
	   4 Input    6 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 22    
	   2 Input    5 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 2     
	   4 Input    4 Bit       Adders := 12    
	   3 Input    4 Bit       Adders := 4     
	   6 Input    4 Bit       Adders := 1     
	   4 Input    2 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     26 Bit         XORs := 1     
	   2 Input     24 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 126   
	   3 Input      1 Bit         XORs := 21    
	   4 Input      1 Bit         XORs := 13    
	   7 Input      1 Bit         XORs := 6     
	  13 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 11    
	   8 Input      1 Bit         XORs := 3     
	  11 Input      1 Bit         XORs := 2     
+---Registers : 
	               68 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               46 Bit    Registers := 4     
	               42 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 27    
	               26 Bit    Registers := 8     
	               16 Bit    Registers := 45    
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 18    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 49    
	                5 Bit    Registers := 44    
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 151   
	                2 Bit    Registers := 37    
	                1 Bit    Registers := 771   
+---RAMs : 
	             272K Bit	(4096 X 68 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   3 Input   56 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 2     
	  12 Input   40 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 24    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   15 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 6     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 3     
	  15 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 164   
	   4 Input    2 Bit        Muxes := 35    
	   5 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 347   
	   4 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 6     
	  16 Input    1 Bit        Muxes := 16    
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2349.871 ; gain = 695.582
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                            | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|mipi_csi2_rx_ctrl_v1_0_10_top_dut/\RX_1500M.line_buffer/line_buf /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 68(NO_CHANGE)    | W |   | 4 K x 68(NO_CHANGE)    |   | R | Port A and B     | 0      | 8      | 4,2,1,1         | 
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                               | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 12              | RAM32M16 x 1  | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 12              | RAM32M16 x 1  | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 12              | RAM32M16 x 1  | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 12              | RAM32M16 x 1  | 
|mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /\gen_spkt_fifo/generic_pkt /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M16 x 2  | 
|mipi_csi2_rx_ctrl_v1_0_10_top_dut/\gen_pkt_fifo/pkt_fifo /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 42              | RAM32M16 x 3  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mipi_csi2_rx_ctrl_v1_0_10_top_dut/AXI_LITE.reg_inf/gen_spkt_fifo/xpm_arst_03/src_arst' to pin 'mipi_csi2_rx_ctrl_v1_0_10_top_dut/AXI_LITE.reg_inf/i_9/gen_spkt_fifo/rstn_i/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mipi_csi2_rx_ctrl_v1_0_10_top_dut/xpm_arst_05/src_arst' to pin 'mipi_csi2_rx_ctrl_v1_0_10_top_dut/rstn_i1_inferred/i_0/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 2742.266 ; gain = 1087.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 2749.539 ; gain = 1095.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                            | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|mipi_csi2_rx_ctrl_v1_0_10_top_dut/\RX_1500M.line_buffer/line_buf /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 68(NO_CHANGE)    | W |   | 4 K x 68(NO_CHANGE)    |   | R | Port A and B     | 0      | 8      | 4,2,1,1         | 
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                               | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 12              | RAM32M16 x 1  | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 12              | RAM32M16 x 1  | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 12              | RAM32M16 x 1  | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 12              | RAM32M16 x 1  | 
|mipi_csi2_rx_ctrl_v1_0_10_top_dut/\AXI_LITE.reg_inf /\gen_spkt_fifo/generic_pkt /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M16 x 2  | 
|mipi_csi2_rx_ctrl_v1_0_10_top_dut/\gen_pkt_fifo/pkt_fifo /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 42              | RAM32M16 x 3  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 2804.770 ; gain = 1150.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin RX_1500M.line_buffer/line_buf:sleep to constant 0
INFO: [Synth 8-3295] tying undriven pin AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt:sleep to constant 0
INFO: [Synth 8-3295] tying undriven pin gen_pkt_fifo/pkt_fifo:sleep to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 2817.770 ; gain = 1163.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 2817.770 ; gain = 1163.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 2817.770 ; gain = 1163.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 2817.770 ; gain = 1163.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 2817.770 ; gain = 1163.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 2817.770 ; gain = 1163.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                   | RTL Name    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mipi_csi2_rx_ctrl_v1_0_10_top | frst_d3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    33|
|2     |LUT1     |    77|
|3     |LUT2     |   416|
|4     |LUT3     |   313|
|5     |LUT4     |   484|
|6     |LUT5     |   443|
|7     |LUT6     |   993|
|8     |MUXF7    |    41|
|9     |MUXF8    |    19|
|10    |RAM32M16 |     9|
|11    |RAMB36E2 |     8|
|17    |SRL16E   |     1|
|18    |FDCE     |    48|
|19    |FDPE     |    34|
|20    |FDRE     |  3838|
|21    |FDSE     |   104|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 2817.770 ; gain = 1163.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 354 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 2817.770 ; gain = 1067.488
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 2817.770 ; gain = 1163.480
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2817.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2817.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 9 instances

Synth Design complete | Checksum: cd7e925c
INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:07 . Memory (MB): peak = 2817.770 ; gain = 2135.516
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2817.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Projects/Vivado/project_Scratch/project_Scratch.runs/bd_d10d_rx_0_synth_1/bd_d10d_rx_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_d10d_rx_0, cache-ID = 3e33905433d05997
INFO: [Coretcl 2-1174] Renamed 308 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2817.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Projects/Vivado/project_Scratch/project_Scratch.runs/bd_d10d_rx_0_synth_1/bd_d10d_rx_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_d10d_rx_0_utilization_synth.rpt -pb bd_d10d_rx_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 16 23:48:17 2024...
