INFO: [VRFC 10-2263] Analyzing Verilog file "E:/szlj/vivado_save/6.7_2/6.7_2.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/szlj/vivado_save/6.7_2/6.7_2.srcs/sources_1/new/Divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/szlj/vivado_save/6.7_2/6.7_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
