# Tiny Tapeout project information
project:
  title:        "16-Byte SRAM Module"  # Project title
  author:       "Your Name"            # Your name
  discord:      "your_discord"         # Your discord username (optional)
  description:  "A 16-byte SRAM module with input, output, and control signals" # One line description
  language:     "Verilog"              # Language used
  
  clock_hz:     0                      # Clock frequency in Hz (or 0 if not applicable)
  tiles:        "1x1"                  # Tile size

  top_module:   "tt_um_yourname_sram"  # Top module name (must start with tt_um_)

  source_files:
    - "tt_um_yourname_sram.v"          # Source file for the top module
    - "sram.v"                         # Source file for the SRAM module

pinout:
  # Inputs
  ui[0]: "data_in[0]"
  ui[1]: "data_in[1]"
  ui[2]: "data_in[2]"
  ui[3]: "data_in[3]"
  ui[4]: "data_in[4]"
  ui[5]: "data_in[5]"
  ui[6]: "data_in[6]"
  ui[7]: "data_in[7]"

  # Outputs
  uo[0]: "data_out[0]"
  uo[1]: "data_out[1]"
  uo[2]: "data_out[2]"
  uo[3]: "data_out[3]"
  uo[4]: "data_out[4]"
  uo[5]: "data_out[5]"
  uo[6]: "data_out[6]"
  uo[7]: "data_out[7]"

  # Bidirectional pins
  uio[0]: "address[0]"
  uio[1]: "address[1]"
  uio[2]: "address[2]"
  uio[3]: "address[3]"
  uio[4]: "we"         # Write Enable
  uio[5]: "oe"         # Output Enable
  uio[6]: ""           # Unused
  uio[7]: ""           # Unused

yaml_version: 6
