----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (2 violated).  Worst case slack is -0.027 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.027 ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg     ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x           ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.510      ; 0.543      ;
; -0.022 ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg     ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.506      ; 0.544      ;
; 0.224  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]   ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3]         ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.543      ; 0.827      ;
; 0.224  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2] ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2]       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.540      ; 0.824      ;
; 0.225  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25]        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.528      ; 0.813      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.027 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                        ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.716                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 7.743                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.027 (VIOLATED)                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.510 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.543 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.193       ; 57         ; 0.000  ; 2.331  ;
;    Cell                ;       ; 5     ; 3.129       ; 43         ; 0.304  ; 1.272  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.292       ; 54         ; 0.000  ; 0.292  ;
;    Cell                ;       ; 3     ; 0.251       ; 46         ; 0.000  ; 0.173  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.426       ; 55         ; 0.000  ; 2.400  ;
;    Cell                ;       ; 6     ; 3.657       ; 45         ; 0.179  ; 1.528  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                              ;
; 7.173   ; 7.173    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                     ;
;   0.736 ;   0.736  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                     ;
;   1.617 ;   0.881  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                           ;
;   1.927 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                             ;
;   1.927 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                    ;
;   1.778 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                    ;
;   1.778 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                     ;
;   3.050 ;   1.272  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                        ;
;   4.031 ;   0.981  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                 ;
;   4.335 ;   0.304  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                ;
;   6.666 ;   2.331  ; RR ; IC   ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|clk                                                                                                                     ;
;   7.173 ;   0.507  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
; 7.716   ; 0.543    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                     ;
;   7.173 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
;   7.173 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|q                                                                                                                       ;
;   7.465 ;   0.292  ; RR ; IC   ; 1      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|datad                                                                                                          ;
;   7.638 ;   0.173  ; RR ; CELL ; 2      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|combout                                                                                                        ;
;   7.638 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y54_N13              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x|d                                                                                                                     ;
;   7.716 ;   0.078  ; RR ; CELL ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                               ;
; 7.683   ; 7.683    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                     ;
;   0.736 ;   0.736  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                     ;
;   1.666 ;   0.930  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                           ;
;   1.999 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                             ;
;   1.999 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                    ;
;   2.178 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                    ;
;   2.178 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                     ;
;   3.706 ;   1.528  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                        ;
;   4.802 ;   1.096  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                 ;
;   5.131 ;   0.329  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                ;
;   7.531 ;   2.400  ; RR ; IC   ; 1      ; FF_X53_Y54_N13              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x|clk                                                                                                                   ;
;   8.083 ;   0.552  ; RR ; CELL ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
;   7.683 ;   -0.400 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                       ;
; 7.743   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                             ;
; 7.743   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.022 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                  ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 7.717                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.739                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.022 (VIOLATED)                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.506 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.544 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.193       ; 57         ; 0.000  ; 2.331  ;
;    Cell                ;       ; 5     ; 3.129       ; 43         ; 0.304  ; 1.272  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.292       ; 54         ; 0.000  ; 0.292  ;
;    Cell                ;       ; 3     ; 0.252       ; 46         ; 0.000  ; 0.173  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.426       ; 55         ; 0.000  ; 2.400  ;
;    Cell                ;       ; 6     ; 3.653       ; 45         ; 0.179  ; 1.528  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                        ;
; 7.173   ; 7.173    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                               ;
;   0.736 ;   0.736  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                               ;
;   1.617 ;   0.881  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                     ;
;   1.927 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                       ;
;   1.927 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                              ;
;   1.778 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                              ;
;   1.778 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                               ;
;   3.050 ;   1.272  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                  ;
;   4.031 ;   0.981  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                           ;
;   4.335 ;   0.304  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                          ;
;   6.666 ;   2.331  ; RR ; IC   ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|clk                                                                                                                               ;
;   7.173 ;   0.507  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
; 7.717   ; 0.544    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                               ;
;   7.173 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
;   7.173 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|q                                                                                                                                 ;
;   7.465 ;   0.292  ; RR ; IC   ; 1      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|datad                                                                                                                    ;
;   7.638 ;   0.173  ; RR ; CELL ; 2      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|combout                                                                                                                  ;
;   7.638 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y54_N14              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE|d                                                                                                                     ;
;   7.717 ;   0.079  ; RR ; CELL ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                         ;
; 7.679   ; 7.679    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                               ;
;   0.736 ;   0.736  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                               ;
;   1.666 ;   0.930  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                     ;
;   1.999 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                       ;
;   1.999 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                              ;
;   2.178 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                              ;
;   2.178 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                               ;
;   3.706 ;   1.528  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                  ;
;   4.802 ;   1.096  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                           ;
;   5.131 ;   0.329  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                          ;
;   7.531 ;   2.400  ; RR ; IC   ; 1      ; FF_X53_Y54_N14              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE|clk                                                                                                                   ;
;   8.079 ;   0.548  ; RR ; CELL ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
;   7.679 ;   -0.400 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                                 ;
; 7.739   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                                       ;
; 7.739   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.224 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                         ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                          ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                          ;
; Data Arrival Time  ; 7.965                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 7.741                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.224                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.543 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.827 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.164       ; 57         ; 0.000  ; 2.302  ;
;    Cell                ;       ; 5     ; 3.123       ; 43         ; 0.304  ; 1.272  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.536       ; 65         ; 0.536  ; 0.536  ;
;    Cell                ;       ; 2     ; 0.291       ; 35         ; 0.000  ; 0.291  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.422       ; 55         ; 0.000  ; 2.396  ;
;    Cell                ;       ; 6     ; 3.659       ; 45         ; 0.179  ; 1.528  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                ;
; 7.138   ; 7.138    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                       ;
;   0.736 ;   0.736  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                       ;
;   1.617 ;   0.881  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                             ;
;   1.927 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                               ;
;   1.927 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                      ;
;   1.778 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                      ;
;   1.778 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                       ;
;   3.050 ;   1.272  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                          ;
;   4.031 ;   0.981  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                   ;
;   4.335 ;   0.304  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                  ;
;   6.637 ;   2.302  ; RR ; IC   ; 1      ; FF_X83_Y51_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]|clk                                                                                                                     ;
;   7.138 ;   0.501  ; RR ; CELL ; 1      ; FF_X83_Y51_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]   ;
; 7.965   ; 0.827    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                       ;
;   7.138 ;   0.000  ;    ; uTco ; 1      ; FF_X83_Y51_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]   ;
;   7.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y51_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]|q                                                                                                                       ;
;   7.674 ;   0.536  ; RR ; IC   ; 1      ; FF_X84_Y51_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3]|asdata                                                                                                                ;
;   7.965 ;   0.291  ; RR ; CELL ; 1      ; FF_X84_Y51_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3] ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 7.681   ; 7.681    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                       ;
;   0.736 ;   0.736  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                       ;
;   1.666 ;   0.930  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                             ;
;   1.999 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                               ;
;   1.999 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                      ;
;   2.178 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                      ;
;   2.178 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                       ;
;   3.706 ;   1.528  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                          ;
;   4.802 ;   1.096  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                   ;
;   5.131 ;   0.329  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                  ;
;   7.527 ;   2.396  ; RR ; IC   ; 1      ; FF_X84_Y51_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3]|clk                                                                                                                   ;
;   8.081 ;   0.554  ; RR ; CELL ; 1      ; FF_X84_Y51_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3] ;
;   7.681 ;   -0.400 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 7.741   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                               ;
; 7.741   ; 0.000    ;    ; uTh  ; 1      ; FF_X84_Y51_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3] ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.224 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2]   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                            ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                            ;
; Data Arrival Time  ; 7.971                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 7.747                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.224                                                                                                                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.540 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.824 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.171       ; 57         ; 0.000  ; 2.309  ;
;    Cell                ;       ; 5     ; 3.125       ; 43         ; 0.304  ; 1.272  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.533       ; 65         ; 0.533  ; 0.533  ;
;    Cell                ;       ; 2     ; 0.291       ; 35         ; 0.000  ; 0.291  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.428       ; 55         ; 0.000  ; 2.402  ;
;    Cell                ;       ; 6     ; 3.659       ; 45         ; 0.179  ; 1.528  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 7.147   ; 7.147    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                         ;
;   0.736 ;   0.736  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                         ;
;   1.617 ;   0.881  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                               ;
;   1.927 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                 ;
;   1.927 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                        ;
;   1.778 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                        ;
;   1.778 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                         ;
;   3.050 ;   1.272  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                            ;
;   4.031 ;   0.981  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                     ;
;   4.335 ;   0.304  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                    ;
;   6.644 ;   2.309  ; RR ; IC   ; 1      ; FF_X88_Y54_N32              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2]|clk                                                                                                                     ;
;   7.147 ;   0.503  ; RR ; CELL ; 1      ; FF_X88_Y54_N32              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2]   ;
; 7.971   ; 0.824    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                         ;
;   7.147 ;   0.000  ;    ; uTco ; 1      ; FF_X88_Y54_N32              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2]   ;
;   7.147 ;   0.000  ; RR ; CELL ; 1      ; FF_X88_Y54_N32              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2]|q                                                                                                                       ;
;   7.680 ;   0.533  ; RR ; IC   ; 1      ; FF_X88_Y54_N59              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2]|asdata                                                                                                                ;
;   7.971 ;   0.291  ; RR ; CELL ; 1      ; FF_X88_Y54_N59              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2] ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                   ;
; 7.687   ; 7.687    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                         ;
;   0.736 ;   0.736  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                         ;
;   1.666 ;   0.930  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                               ;
;   1.999 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                 ;
;   1.999 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                        ;
;   2.178 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                        ;
;   2.178 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                         ;
;   3.706 ;   1.528  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                            ;
;   4.802 ;   1.096  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                     ;
;   5.131 ;   0.329  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                    ;
;   7.533 ;   2.402  ; RR ; IC   ; 1      ; FF_X88_Y54_N59              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2]|clk                                                                                                                   ;
;   8.087 ;   0.554  ; RR ; CELL ; 1      ; FF_X88_Y54_N59              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2] ;
;   7.687 ;   -0.400 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                           ;
; 7.747   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                                 ;
; 7.747   ; 0.000    ;    ; uTh  ; 1      ; FF_X88_Y54_N59              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2] ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.225 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                           ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                           ;
; Data Arrival Time  ; 7.941                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.716                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.225                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.528 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.813 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.160       ; 57         ; 0.000  ; 2.298  ;
;    Cell                ;       ; 5     ; 3.117       ; 43         ; 0.304  ; 1.272  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.528       ; 65         ; 0.528  ; 0.528  ;
;    Cell                ;       ; 2     ; 0.285       ; 35         ; 0.000  ; 0.285  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.403       ; 55         ; 0.000  ; 2.377  ;
;    Cell                ;       ; 6     ; 3.653       ; 45         ; 0.179  ; 1.528  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                 ;
; 7.128   ; 7.128    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                        ;
;   0.736 ;   0.736  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                        ;
;   1.617 ;   0.881  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                              ;
;   1.927 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                ;
;   1.927 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                       ;
;   1.778 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                       ;
;   1.778 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                        ;
;   3.050 ;   1.272  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                           ;
;   4.031 ;   0.981  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                    ;
;   4.335 ;   0.304  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                   ;
;   6.633 ;   2.298  ; RR ; IC   ; 1      ; FF_X83_Y48_N43              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]|clk                                                                                                                     ;
;   7.128 ;   0.495  ; RR ; CELL ; 1      ; FF_X83_Y48_N43              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]   ;
; 7.941   ; 0.813    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                        ;
;   7.128 ;   0.000  ;    ; uTco ; 1      ; FF_X83_Y48_N43              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]   ;
;   7.128 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y48_N43              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]|q                                                                                                                       ;
;   7.656 ;   0.528  ; RR ; IC   ; 1      ; FF_X84_Y48_N56              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25]|asdata                                                                                                                ;
;   7.941 ;   0.285  ; RR ; CELL ; 1      ; FF_X84_Y48_N56              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                  ;
; 7.656   ; 7.656    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                        ;
;   0.736 ;   0.736  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                        ;
;   1.666 ;   0.930  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                              ;
;   1.999 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                ;
;   1.999 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                       ;
;   2.178 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                       ;
;   2.178 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                        ;
;   3.706 ;   1.528  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                           ;
;   4.802 ;   1.096  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                    ;
;   5.131 ;   0.329  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                   ;
;   7.508 ;   2.377  ; RR ; IC   ; 1      ; FF_X84_Y48_N56              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25]|clk                                                                                                                   ;
;   8.056 ;   0.548  ; RR ; CELL ; 1      ; FF_X84_Y48_N56              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
;   7.656 ;   -0.400 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                          ;
; 7.716   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                                ;
; 7.716   ; 0.000    ;    ; uTh  ; 1      ; FF_X84_Y48_N56              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (1 violated).  Worst case slack is -0.001 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Slow 1100mV 0C Model

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.001 ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg     ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x           ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.474      ; 0.533      ;
; 0.007  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg     ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.467      ; 0.534      ;
; 0.234  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]   ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3]         ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.502      ; 0.796      ;
; 0.239  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2] ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2]       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.504      ; 0.803      ;
; 0.244  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25]        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.483      ; 0.787      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.001 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                        ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.807                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 7.808                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.001 (VIOLATED)                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.474 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.533 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.280       ; 58         ; 0.000  ; 2.406  ;
;    Cell                ;       ; 5     ; 3.135       ; 42         ; 0.313  ; 1.273  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.266       ; 50         ; 0.000  ; 0.266  ;
;    Cell                ;       ; 3     ; 0.267       ; 50         ; 0.000  ; 0.185  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.500       ; 56         ; 0.000  ; 2.482  ;
;    Cell                ;       ; 6     ; 3.608       ; 44         ; 0.161  ; 1.498  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                              ;
; 7.274   ; 7.274    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                     ;
;   0.755 ;   0.755  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                     ;
;   1.629 ;   0.874  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                           ;
;   1.942 ;   0.313  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                             ;
;   1.942 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                    ;
;   1.801 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                    ;
;   1.801 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                     ;
;   3.074 ;   1.273  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                        ;
;   4.074 ;   1.000  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                 ;
;   4.399 ;   0.325  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                ;
;   6.805 ;   2.406  ; RR ; IC   ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|clk                                                                                                                     ;
;   7.274 ;   0.469  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
; 7.807   ; 0.533    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                     ;
;   7.274 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
;   7.274 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|q                                                                                                                       ;
;   7.540 ;   0.266  ; RR ; IC   ; 1      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|datad                                                                                                          ;
;   7.725 ;   0.185  ; RR ; CELL ; 2      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|combout                                                                                                        ;
;   7.725 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y54_N13              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x|d                                                                                                                     ;
;   7.807 ;   0.082  ; RR ; CELL ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                               ;
; 7.748   ; 7.748    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                     ;
;   0.755 ;   0.755  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                     ;
;   1.667 ;   0.912  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                           ;
;   2.000 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                             ;
;   2.000 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                    ;
;   2.161 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                    ;
;   2.161 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                     ;
;   3.659 ;   1.498  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                        ;
;   4.765 ;   1.106  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                 ;
;   5.113 ;   0.348  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                ;
;   7.595 ;   2.482  ; RR ; IC   ; 1      ; FF_X53_Y54_N13              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x|clk                                                                                                                   ;
;   8.108 ;   0.513  ; RR ; CELL ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
;   7.748 ;   -0.360 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                       ;
; 7.808   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                             ;
; 7.808   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is 0.007 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                  ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 7.808                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.801                                                                                                                                                                                                                                                                                                   ;
; Slack              ; 0.007                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.467 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.534 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.280       ; 58         ; 0.000  ; 2.406  ;
;    Cell                ;       ; 5     ; 3.135       ; 42         ; 0.313  ; 1.273  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.266       ; 50         ; 0.000  ; 0.266  ;
;    Cell                ;       ; 3     ; 0.268       ; 50         ; 0.000  ; 0.185  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.500       ; 56         ; 0.000  ; 2.482  ;
;    Cell                ;       ; 6     ; 3.601       ; 44         ; 0.161  ; 1.498  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                        ;
; 7.274   ; 7.274    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                               ;
;   0.755 ;   0.755  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                               ;
;   1.629 ;   0.874  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                     ;
;   1.942 ;   0.313  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                       ;
;   1.942 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                              ;
;   1.801 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                              ;
;   1.801 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                               ;
;   3.074 ;   1.273  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                  ;
;   4.074 ;   1.000  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                           ;
;   4.399 ;   0.325  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                          ;
;   6.805 ;   2.406  ; RR ; IC   ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|clk                                                                                                                               ;
;   7.274 ;   0.469  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
; 7.808   ; 0.534    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                               ;
;   7.274 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
;   7.274 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|q                                                                                                                                 ;
;   7.540 ;   0.266  ; RR ; IC   ; 1      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|datad                                                                                                                    ;
;   7.725 ;   0.185  ; RR ; CELL ; 2      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|combout                                                                                                                  ;
;   7.725 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y54_N14              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE|d                                                                                                                     ;
;   7.808 ;   0.083  ; RR ; CELL ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                         ;
; 7.741   ; 7.741    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                               ;
;   0.755 ;   0.755  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                               ;
;   1.667 ;   0.912  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                     ;
;   2.000 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                       ;
;   2.000 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                              ;
;   2.161 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                              ;
;   2.161 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                               ;
;   3.659 ;   1.498  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                  ;
;   4.765 ;   1.106  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                           ;
;   5.113 ;   0.348  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                          ;
;   7.595 ;   2.482  ; RR ; IC   ; 1      ; FF_X53_Y54_N14              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE|clk                                                                                                                   ;
;   8.101 ;   0.506  ; RR ; CELL ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
;   7.741 ;   -0.360 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                                 ;
; 7.801   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                                       ;
; 7.801   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.234 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                         ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                          ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                          ;
; Data Arrival Time  ; 8.042                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 7.808                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.234                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.502 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.796 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.258       ; 58         ; 0.000  ; 2.384  ;
;    Cell                ;       ; 5     ; 3.129       ; 42         ; 0.313  ; 1.273  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.481       ; 60         ; 0.481  ; 0.481  ;
;    Cell                ;       ; 2     ; 0.315       ; 40         ; 0.000  ; 0.315  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.499       ; 55         ; 0.000  ; 2.481  ;
;    Cell                ;       ; 6     ; 3.609       ; 45         ; 0.161  ; 1.498  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                ;
; 7.246   ; 7.246    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                       ;
;   0.755 ;   0.755  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                       ;
;   1.629 ;   0.874  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                             ;
;   1.942 ;   0.313  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                               ;
;   1.942 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                      ;
;   1.801 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                      ;
;   1.801 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                       ;
;   3.074 ;   1.273  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                          ;
;   4.074 ;   1.000  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                   ;
;   4.399 ;   0.325  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                  ;
;   6.783 ;   2.384  ; RR ; IC   ; 1      ; FF_X83_Y51_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]|clk                                                                                                                     ;
;   7.246 ;   0.463  ; RR ; CELL ; 1      ; FF_X83_Y51_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]   ;
; 8.042   ; 0.796    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                       ;
;   7.246 ;   0.000  ;    ; uTco ; 1      ; FF_X83_Y51_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]   ;
;   7.246 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y51_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg[3]|q                                                                                                                       ;
;   7.727 ;   0.481  ; RR ; IC   ; 1      ; FF_X84_Y51_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3]|asdata                                                                                                                ;
;   8.042 ;   0.315  ; RR ; CELL ; 1      ; FF_X84_Y51_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3] ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 7.748   ; 7.748    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                       ;
;   0.755 ;   0.755  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                       ;
;   1.667 ;   0.912  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                             ;
;   2.000 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                               ;
;   2.000 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                      ;
;   2.161 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                      ;
;   2.161 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                       ;
;   3.659 ;   1.498  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                          ;
;   4.765 ;   1.106  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                   ;
;   5.113 ;   0.348  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                  ;
;   7.594 ;   2.481  ; RR ; IC   ; 1      ; FF_X84_Y51_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3]|clk                                                                                                                   ;
;   8.108 ;   0.514  ; RR ; CELL ; 1      ; FF_X84_Y51_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3] ;
;   7.748 ;   -0.360 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 7.808   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                               ;
; 7.808   ; 0.000    ;    ; uTh  ; 1      ; FF_X84_Y51_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[3] ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.239 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2]   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                            ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                            ;
; Data Arrival Time  ; 8.051                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 7.812                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.239                                                                                                                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.504 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.803 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.259       ; 58         ; 0.000  ; 2.385  ;
;    Cell                ;       ; 5     ; 3.130       ; 42         ; 0.313  ; 1.273  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.488       ; 61         ; 0.488  ; 0.488  ;
;    Cell                ;       ; 2     ; 0.315       ; 39         ; 0.000  ; 0.315  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.503       ; 56         ; 0.000  ; 2.485  ;
;    Cell                ;       ; 6     ; 3.609       ; 44         ; 0.161  ; 1.498  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 7.248   ; 7.248    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                         ;
;   0.755 ;   0.755  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                         ;
;   1.629 ;   0.874  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                               ;
;   1.942 ;   0.313  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                 ;
;   1.942 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                        ;
;   1.801 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                        ;
;   1.801 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                         ;
;   3.074 ;   1.273  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                            ;
;   4.074 ;   1.000  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                     ;
;   4.399 ;   0.325  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                    ;
;   6.784 ;   2.385  ; RR ; IC   ; 1      ; FF_X88_Y54_N32              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2]|clk                                                                                                                     ;
;   7.248 ;   0.464  ; RR ; CELL ; 1      ; FF_X88_Y54_N32              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2]   ;
; 8.051   ; 0.803    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                         ;
;   7.248 ;   0.000  ;    ; uTco ; 1      ; FF_X88_Y54_N32              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2]   ;
;   7.248 ;   0.000  ; RR ; CELL ; 1      ; FF_X88_Y54_N32              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg[2]|q                                                                                                                       ;
;   7.736 ;   0.488  ; RR ; IC   ; 1      ; FF_X88_Y54_N59              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2]|asdata                                                                                                                ;
;   8.051 ;   0.315  ; RR ; CELL ; 1      ; FF_X88_Y54_N59              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2] ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                   ;
; 7.752   ; 7.752    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                         ;
;   0.755 ;   0.755  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                         ;
;   1.667 ;   0.912  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                               ;
;   2.000 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                 ;
;   2.000 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                        ;
;   2.161 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                        ;
;   2.161 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                         ;
;   3.659 ;   1.498  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                            ;
;   4.765 ;   1.106  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                     ;
;   5.113 ;   0.348  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                    ;
;   7.598 ;   2.485  ; RR ; IC   ; 1      ; FF_X88_Y54_N59              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2]|clk                                                                                                                   ;
;   8.112 ;   0.514  ; RR ; CELL ; 1      ; FF_X88_Y54_N59              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2] ;
;   7.752 ;   -0.360 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                           ;
; 7.812   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                                 ;
; 7.812   ; 0.000    ;    ; uTh  ; 1      ; FF_X88_Y54_N59              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].byteen_1_reg2x[2] ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.244 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                           ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                           ;
; Data Arrival Time  ; 8.019                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.775                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.244                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.483 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.787 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.250       ; 58         ; 0.000  ; 2.376  ;
;    Cell                ;       ; 5     ; 3.123       ; 42         ; 0.313  ; 1.273  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.479       ; 61         ; 0.479  ; 0.479  ;
;    Cell                ;       ; 2     ; 0.308       ; 39         ; 0.000  ; 0.308  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.474       ; 55         ; 0.000  ; 2.456  ;
;    Cell                ;       ; 6     ; 3.601       ; 45         ; 0.161  ; 1.498  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                 ;
; 7.232   ; 7.232    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                        ;
;   0.755 ;   0.755  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                        ;
;   1.629 ;   0.874  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                              ;
;   1.942 ;   0.313  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                ;
;   1.942 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                       ;
;   1.801 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                       ;
;   1.801 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                        ;
;   3.074 ;   1.273  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                           ;
;   4.074 ;   1.000  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                    ;
;   4.399 ;   0.325  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                   ;
;   6.775 ;   2.376  ; RR ; IC   ; 1      ; FF_X83_Y48_N43              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]|clk                                                                                                                     ;
;   7.232 ;   0.457  ; RR ; CELL ; 1      ; FF_X83_Y48_N43              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]   ;
; 8.019   ; 0.787    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                        ;
;   7.232 ;   0.000  ;    ; uTco ; 1      ; FF_X83_Y48_N43              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]   ;
;   7.232 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y48_N43              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]|q                                                                                                                       ;
;   7.711 ;   0.479  ; RR ; IC   ; 1      ; FF_X84_Y48_N56              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25]|asdata                                                                                                                ;
;   8.019 ;   0.308  ; RR ; CELL ; 1      ; FF_X84_Y48_N56              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                  ;
; 7.715   ; 7.715    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                        ;
;   0.755 ;   0.755  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                        ;
;   1.667 ;   0.912  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                              ;
;   2.000 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                ;
;   2.000 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                       ;
;   2.161 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                       ;
;   2.161 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                        ;
;   3.659 ;   1.498  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                           ;
;   4.765 ;   1.106  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                    ;
;   5.113 ;   0.348  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                   ;
;   7.569 ;   2.456  ; RR ; IC   ; 1      ; FF_X84_Y48_N56              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25]|clk                                                                                                                   ;
;   8.075 ;   0.506  ; RR ; CELL ; 1      ; FF_X84_Y48_N56              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
;   7.715 ;   -0.360 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                          ;
; 7.775   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                                ;
; 7.775   ; 0.000    ;    ; uTh  ; 1      ; FF_X84_Y48_N56              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (2 violated).  Worst case slack is -0.031 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Fast 1100mV 85C Model

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.031 ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x             ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.216      ; 0.245      ;
; -0.030 ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE   ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.215      ; 0.245      ;
; 0.111  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6] ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]           ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.225      ; 0.396      ;
; 0.112  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6] ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.224      ; 0.396      ;
; 0.115  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_2_reg[9] ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[9]           ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.236      ; 0.411      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.031 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                        ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                        ;
; Data Arrival Time  ; 3.631                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 3.662                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.031 (VIOLATED)                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.216 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.245 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.073       ; 59         ; 0.000  ; 1.202  ;
;    Cell                ;       ; 5     ; 1.422       ; 41         ; 0.144  ; 0.692  ;
;    PLL Compensation    ;       ; 1     ; -0.109      ; 0          ; -0.109 ; -0.109 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.134       ; 55         ; 0.000  ; 0.134  ;
;    Cell                ;       ; 3     ; 0.111       ; 45         ; 0.000  ; 0.082  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.137       ; 57         ; 0.000  ; 1.210  ;
;    Cell                ;       ; 6     ; 1.621       ; 43         ; 0.028  ; 0.828  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                              ;
; 3.386   ; 3.386    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                     ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                     ;
;   0.614 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                           ;
;   0.763 ;   0.149  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                             ;
;   0.763 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                    ;
;   0.654 ;   -0.109 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                    ;
;   0.654 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                     ;
;   1.346 ;   0.692  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                        ;
;   1.832 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                 ;
;   1.976 ;   0.144  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                ;
;   3.178 ;   1.202  ; RR ; IC   ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|clk                                                                                                                     ;
;   3.386 ;   0.208  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
; 3.631   ; 0.245    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                     ;
;   3.386 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
;   3.386 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|q                                                                                                                       ;
;   3.520 ;   0.134  ; RR ; IC   ; 1      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|datad                                                                                                          ;
;   3.602 ;   0.082  ; RR ; CELL ; 2      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|combout                                                                                                        ;
;   3.602 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y54_N13              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x|d                                                                                                                     ;
;   3.631 ;   0.029  ; RR ; CELL ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                               ;
; 3.602   ; 3.602    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                     ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                     ;
;   0.624 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                           ;
;   0.782 ;   0.158  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                             ;
;   0.782 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                    ;
;   0.810 ;   0.028  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                    ;
;   0.810 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                     ;
;   1.638 ;   0.828  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                        ;
;   2.170 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                 ;
;   2.322 ;   0.152  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                ;
;   3.532 ;   1.210  ; RR ; IC   ; 1      ; FF_X53_Y54_N13              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x|clk                                                                                                                   ;
;   3.758 ;   0.226  ; RR ; CELL ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
;   3.602 ;   -0.156 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                       ;
; 3.662   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                             ;
; 3.662   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.030 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                  ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 3.631                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 3.661                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.030 (VIOLATED)                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.215 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.245 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.073       ; 59         ; 0.000  ; 1.202  ;
;    Cell                ;       ; 5     ; 1.422       ; 41         ; 0.144  ; 0.692  ;
;    PLL Compensation    ;       ; 1     ; -0.109      ; 0          ; -0.109 ; -0.109 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.134       ; 55         ; 0.000  ; 0.134  ;
;    Cell                ;       ; 3     ; 0.111       ; 45         ; 0.000  ; 0.082  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.137       ; 57         ; 0.000  ; 1.210  ;
;    Cell                ;       ; 6     ; 1.620       ; 43         ; 0.028  ; 0.828  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                        ;
; 3.386   ; 3.386    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                               ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                               ;
;   0.614 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                     ;
;   0.763 ;   0.149  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                       ;
;   0.763 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                              ;
;   0.654 ;   -0.109 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                              ;
;   0.654 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                               ;
;   1.346 ;   0.692  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                  ;
;   1.832 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                           ;
;   1.976 ;   0.144  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                          ;
;   3.178 ;   1.202  ; RR ; IC   ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|clk                                                                                                                               ;
;   3.386 ;   0.208  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
; 3.631   ; 0.245    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                               ;
;   3.386 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
;   3.386 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|q                                                                                                                                 ;
;   3.520 ;   0.134  ; RR ; IC   ; 1      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|datad                                                                                                                    ;
;   3.602 ;   0.082  ; RR ; CELL ; 2      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|combout                                                                                                                  ;
;   3.602 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y54_N14              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE|d                                                                                                                     ;
;   3.631 ;   0.029  ; RR ; CELL ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                         ;
; 3.601   ; 3.601    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                               ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                               ;
;   0.624 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                     ;
;   0.782 ;   0.158  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                       ;
;   0.782 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                              ;
;   0.810 ;   0.028  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                              ;
;   0.810 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                               ;
;   1.638 ;   0.828  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                  ;
;   2.170 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                           ;
;   2.322 ;   0.152  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                          ;
;   3.532 ;   1.210  ; RR ; IC   ; 1      ; FF_X53_Y54_N14              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE|clk                                                                                                                   ;
;   3.757 ;   0.225  ; RR ; CELL ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
;   3.601 ;   -0.156 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                                 ;
; 3.661   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                                       ;
; 3.661   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.111 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                         ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                          ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                          ;
; Data Arrival Time  ; 3.781                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 3.670                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.111                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.225 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.396 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.073       ; 59         ; 0.000  ; 1.202  ;
;    Cell                ;       ; 5     ; 1.421       ; 41         ; 0.144  ; 0.692  ;
;    PLL Compensation    ;       ; 1     ; -0.109      ; 0          ; -0.109 ; -0.109 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.236       ; 60         ; 0.000  ; 0.236  ;
;    Cell                ;       ; 3     ; 0.160       ; 40         ; 0.000  ; 0.131  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.145       ; 57         ; 0.000  ; 1.218  ;
;    Cell                ;       ; 6     ; 1.621       ; 43         ; 0.028  ; 0.828  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                ;
; 3.385   ; 3.385    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                       ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                       ;
;   0.614 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                             ;
;   0.763 ;   0.149  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                               ;
;   0.763 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                      ;
;   0.654 ;   -0.109 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                      ;
;   0.654 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                       ;
;   1.346 ;   0.692  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                          ;
;   1.832 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                   ;
;   1.976 ;   0.144  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                  ;
;   3.178 ;   1.202  ; RR ; IC   ; 1      ; FF_X53_Y53_N44              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]|clk                                                                                                                     ;
;   3.385 ;   0.207  ; RR ; CELL ; 1      ; FF_X53_Y53_N44              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]   ;
; 3.781   ; 0.396    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                       ;
;   3.385 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y53_N44              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]   ;
;   3.385 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y53_N44              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]|q                                                                                                                       ;
;   3.621 ;   0.236  ; RR ; IC   ; 1      ; MLABCELL_X53_Y53_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]_NEW1057|datac                                                                                                         ;
;   3.752 ;   0.131  ; RR ; CELL ; 2      ; MLABCELL_X53_Y53_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]_NEW1057|combout                                                                                                       ;
;   3.752 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y53_N37              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]|d                                                                                                                     ;
;   3.781 ;   0.029  ; RR ; CELL ; 1      ; FF_X53_Y53_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6] ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 3.610   ; 3.610    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                       ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                       ;
;   0.624 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                             ;
;   0.782 ;   0.158  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                               ;
;   0.782 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                      ;
;   0.810 ;   0.028  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                      ;
;   0.810 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                       ;
;   1.638 ;   0.828  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                          ;
;   2.170 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                   ;
;   2.322 ;   0.152  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                  ;
;   3.540 ;   1.218  ; RR ; IC   ; 1      ; FF_X53_Y53_N37              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]|clk                                                                                                                   ;
;   3.766 ;   0.226  ; RR ; CELL ; 1      ; FF_X53_Y53_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6] ;
;   3.610 ;   -0.156 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 3.670   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                               ;
; 3.670   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y53_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6] ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.112 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]             ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                    ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.781                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 3.669                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.112                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.224 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.396 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.073       ; 59         ; 0.000  ; 1.202  ;
;    Cell                ;       ; 5     ; 1.421       ; 41         ; 0.144  ; 0.692  ;
;    PLL Compensation    ;       ; 1     ; -0.109      ; 0          ; -0.109 ; -0.109 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.236       ; 60         ; 0.000  ; 0.236  ;
;    Cell                ;       ; 3     ; 0.160       ; 40         ; 0.000  ; 0.131  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.145       ; 57         ; 0.000  ; 1.218  ;
;    Cell                ;       ; 6     ; 1.620       ; 43         ; 0.028  ; 0.828  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 3.385   ; 3.385    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                                 ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                                 ;
;   0.614 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                       ;
;   0.763 ;   0.149  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                         ;
;   0.763 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                ;
;   0.654 ;   -0.109 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                ;
;   0.654 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                 ;
;   1.346 ;   0.692  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                    ;
;   1.832 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                             ;
;   1.976 ;   0.144  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                            ;
;   3.178 ;   1.202  ; RR ; IC   ; 1      ; FF_X53_Y53_N44              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]|clk                                                                                                                               ;
;   3.385 ;   0.207  ; RR ; CELL ; 1      ; FF_X53_Y53_N44              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]             ;
; 3.781   ; 0.396    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                                 ;
;   3.385 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y53_N44              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]             ;
;   3.385 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y53_N44              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]|q                                                                                                                                 ;
;   3.621 ;   0.236  ; RR ; IC   ; 1      ; MLABCELL_X53_Y53_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]_NEW1057|datac                                                                                                                   ;
;   3.752 ;   0.131  ; RR ; CELL ; 2      ; MLABCELL_X53_Y53_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]_NEW1057|combout                                                                                                                 ;
;   3.752 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y53_N38              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE|d                                                                                                                     ;
;   3.781 ;   0.029  ; RR ; CELL ; 1      ; FF_X53_Y53_N38              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                           ;
; 3.609   ; 3.609    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                                 ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                                 ;
;   0.624 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                       ;
;   0.782 ;   0.158  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                         ;
;   0.782 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                ;
;   0.810 ;   0.028  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                ;
;   0.810 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                                 ;
;   1.638 ;   0.828  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                    ;
;   2.170 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                             ;
;   2.322 ;   0.152  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                            ;
;   3.540 ;   1.218  ; RR ; IC   ; 1      ; FF_X53_Y53_N38              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE|clk                                                                                                                   ;
;   3.765 ;   0.225  ; RR ; CELL ; 1      ; FF_X53_Y53_N38              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE ;
;   3.609 ;   -0.156 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                                   ;
; 3.669   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                                         ;
; 3.669   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y53_N38              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.115 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                         ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_2_reg[9]   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[9] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                          ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                          ;
; Data Arrival Time  ; 3.781                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 3.666                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.115                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.236 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.411 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.056       ; 59         ; 0.000  ; 1.185  ;
;    Cell                ;       ; 5     ; 1.423       ; 41         ; 0.144  ; 0.692  ;
;    PLL Compensation    ;       ; 1     ; -0.109      ; 0          ; -0.109 ; -0.109 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.216       ; 53         ; 0.000  ; 0.216  ;
;    Cell                ;       ; 3     ; 0.195       ; 47         ; 0.000  ; 0.170  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.142       ; 57         ; 0.000  ; 1.215  ;
;    Cell                ;       ; 6     ; 1.620       ; 43         ; 0.028  ; 0.828  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                ;
; 3.370   ; 3.370    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                       ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                       ;
;   0.614 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                             ;
;   0.763 ;   0.149  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                               ;
;   0.763 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                      ;
;   0.654 ;   -0.109 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                      ;
;   0.654 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                       ;
;   1.346 ;   0.692  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                          ;
;   1.832 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                   ;
;   1.976 ;   0.144  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                  ;
;   3.161 ;   1.185  ; RR ; IC   ; 1      ; FF_X53_Y49_N34              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_2_reg[9]|clk                                                                                                                     ;
;   3.370 ;   0.209  ; RR ; CELL ; 1      ; FF_X53_Y49_N34              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_2_reg[9]   ;
; 3.781   ; 0.411    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                       ;
;   3.370 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y49_N34              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_2_reg[9]   ;
;   3.370 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y49_N34              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_2_reg[9]|q                                                                                                                       ;
;   3.586 ;   0.216  ; RR ; IC   ; 1      ; LABCELL_X54_Y49_N30         ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[9]~feeder|datab                                                                                                          ;
;   3.756 ;   0.170  ; RR ; CELL ; 1      ; LABCELL_X54_Y49_N30         ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[9]~feeder|combout                                                                                                        ;
;   3.756 ;   0.000  ; RR ; IC   ; 1      ; FF_X54_Y49_N32              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[9]|d                                                                                                                     ;
;   3.781 ;   0.025  ; RR ; CELL ; 1      ; FF_X54_Y49_N32              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[9] ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 3.606   ; 3.606    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                       ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                       ;
;   0.624 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                             ;
;   0.782 ;   0.158  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                               ;
;   0.782 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                      ;
;   0.810 ;   0.028  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                      ;
;   0.810 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                       ;
;   1.638 ;   0.828  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                          ;
;   2.170 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                   ;
;   2.322 ;   0.152  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                  ;
;   3.537 ;   1.215  ; RR ; IC   ; 1      ; FF_X54_Y49_N32              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[9]|clk                                                                                                                   ;
;   3.762 ;   0.225  ; RR ; CELL ; 1      ; FF_X54_Y49_N32              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[9] ;
;   3.606 ;   -0.156 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 3.666   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                               ;
; 3.666   ; 0.000    ;    ; uTh  ; 1      ; FF_X54_Y49_N32              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].data_1_reg2x[9] ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (1 violated).  Worst case slack is -0.014 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Fast 1100mV 85C Model

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                     ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.014 ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5]  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.277      ; 0.323      ;
; 0.056  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8]  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.286      ; 0.402      ;
; 0.064  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30] ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.270      ; 0.394      ;
; 0.064  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]           ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3]  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.282      ; 0.406      ;
; 0.065  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|data_out_a_reg[23]           ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|avs_port1_readdata[23] ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.279      ; 0.404      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.014 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]     ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
; Data Arrival Time  ; 3.679                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 3.693                                                                                                                                                                                                                                                                                      ;
; Slack              ; -0.014 (VIOLATED)                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.277 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.323 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.047       ; 59         ; 0.000  ; 1.176  ;
;    Cell                ;       ; 5     ; 1.418       ; 41         ; 0.144  ; 0.692  ;
;    PLL Compensation    ;       ; 1     ; -0.109      ; 0          ; -0.109 ; -0.109 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.128       ; 40         ; 0.000  ; 0.128  ;
;    Cell                ;       ; 3     ; 0.195       ; 60         ; 0.000  ; 0.170  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.164       ; 57         ; 0.000  ; 1.237  ;
;    Cell                ;       ; 6     ; 1.625       ; 43         ; 0.028  ; 0.828  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                           ;
; 3.356   ; 3.356    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.614 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.763 ;   0.149  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.763 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.654 ;   -0.109 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.654 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.346 ;   0.692  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
;   1.832 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                              ;
;   1.976 ;   0.144  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.152 ;   1.176  ; RR ; IC   ; 1      ; FF_X53_Y54_N11              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]|clk                                                                                                                       ;
;   3.356 ;   0.204  ; RR ; CELL ; 1      ; FF_X53_Y54_N11              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]     ;
; 3.679   ; 0.323    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                  ;
;   3.356 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y54_N11              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]     ;
;   3.356 ;   0.000  ; RR ; CELL ; 2      ; FF_X53_Y54_N11              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]|q                                                                                                                         ;
;   3.484 ;   0.128  ; RR ; IC   ; 1      ; MLABCELL_X53_Y54_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5]~feeder|datab                                                                                                          ;
;   3.654 ;   0.170  ; RR ; CELL ; 1      ; MLABCELL_X53_Y54_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5]~feeder|combout                                                                                                        ;
;   3.654 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y54_N37              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5]|d                                                                                                                     ;
;   3.679 ;   0.025  ; RR ; CELL ; 1      ; FF_X53_Y54_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                            ;
; 3.633   ; 3.633    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.624 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.782 ;   0.158  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.782 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.810 ;   0.028  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.810 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.638 ;   0.828  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
;   2.170 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                              ;
;   2.322 ;   0.152  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.559 ;   1.237  ; RR ; IC   ; 1      ; FF_X53_Y54_N37              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5]|clk                                                                                                                   ;
;   3.789 ;   0.230  ; RR ; CELL ; 1      ; FF_X53_Y54_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5] ;
;   3.633 ;   -0.156 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
; 3.693   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 3.693   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y54_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is 0.056 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]     ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
; Data Arrival Time  ; 3.756                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 3.700                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.056                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.286 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.402 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.049       ; 59         ; 0.000  ; 1.178  ;
;    Cell                ;       ; 5     ; 1.414       ; 41         ; 0.144  ; 0.692  ;
;    PLL Compensation    ;       ; 1     ; -0.109      ; 0          ; -0.109 ; -0.109 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.206       ; 51         ; 0.000  ; 0.206  ;
;    Cell                ;       ; 3     ; 0.196       ; 49         ; 0.000  ; 0.171  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.167       ; 57         ; 0.000  ; 1.240  ;
;    Cell                ;       ; 6     ; 1.629       ; 43         ; 0.028  ; 0.828  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                           ;
; 3.354   ; 3.354    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.614 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.763 ;   0.149  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.763 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.654 ;   -0.109 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.654 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.346 ;   0.692  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
;   1.832 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                              ;
;   1.976 ;   0.144  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.154 ;   1.178  ; RR ; IC   ; 1      ; FF_X55_Y54_N58              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]|clk                                                                                                                       ;
;   3.354 ;   0.200  ; RR ; CELL ; 1      ; FF_X55_Y54_N58              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]     ;
; 3.756   ; 0.402    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                  ;
;   3.354 ;   0.000  ;    ; uTco ; 1      ; FF_X55_Y54_N58              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]     ;
;   3.354 ;   0.000  ; RR ; CELL ; 2      ; FF_X55_Y54_N58              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]|q                                                                                                                         ;
;   3.560 ;   0.206  ; RR ; IC   ; 1      ; MLABCELL_X55_Y54_N21        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8]~feeder|datab                                                                                                          ;
;   3.731 ;   0.171  ; RR ; CELL ; 1      ; MLABCELL_X55_Y54_N21        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8]~feeder|combout                                                                                                        ;
;   3.731 ;   0.000  ; RR ; IC   ; 1      ; FF_X55_Y54_N23              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8]|d                                                                                                                     ;
;   3.756 ;   0.025  ; RR ; CELL ; 1      ; FF_X55_Y54_N23              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                            ;
; 3.640   ; 3.640    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.624 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.782 ;   0.158  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.782 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.810 ;   0.028  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.810 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.638 ;   0.828  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
;   2.170 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                              ;
;   2.322 ;   0.152  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.562 ;   1.240  ; RR ; IC   ; 1      ; FF_X55_Y54_N23              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8]|clk                                                                                                                   ;
;   3.796 ;   0.234  ; RR ; CELL ; 1      ; FF_X55_Y54_N23              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8] ;
;   3.640 ;   -0.156 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
; 3.700   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 3.700   ; 0.000    ;    ; uTh  ; 1      ; FF_X55_Y54_N23              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.064 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]       ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                            ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                            ;
; Data Arrival Time  ; 3.726                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 3.662                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.064                                                                                                                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.270 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.394 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.027       ; 59         ; 0.000  ; 1.156  ;
;    Cell                ;       ; 5     ; 1.414       ; 41         ; 0.144  ; 0.692  ;
;    PLL Compensation    ;       ; 1     ; -0.109      ; 0          ; -0.109 ; -0.109 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.199       ; 51         ; 0.000  ; 0.199  ;
;    Cell                ;       ; 3     ; 0.195       ; 49         ; 0.000  ; 0.170  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.130       ; 57         ; 0.000  ; 1.203  ;
;    Cell                ;       ; 6     ; 1.628       ; 43         ; 0.028  ; 0.828  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 3.332   ; 3.332    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                         ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                         ;
;   0.614 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                               ;
;   0.763 ;   0.149  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                 ;
;   0.763 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                        ;
;   0.654 ;   -0.109 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                        ;
;   0.654 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                         ;
;   1.346 ;   0.692  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                            ;
;   1.832 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                     ;
;   1.976 ;   0.144  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                    ;
;   3.132 ;   1.156  ; RR ; IC   ; 1      ; FF_X88_Y59_N58              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE|clk                                                                                                                   ;
;   3.332 ;   0.200  ; RR ; CELL ; 1      ; FF_X88_Y59_N58              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE ;
; 3.726   ; 0.394    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                         ;
;   3.332 ;   0.000  ;    ; uTco ; 1      ; FF_X88_Y59_N58              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE ;
;   3.332 ;   0.000  ; RR ; CELL ; 1      ; FF_X88_Y59_N58              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE|q                                                                                                                     ;
;   3.531 ;   0.199  ; RR ; IC   ; 1      ; MLABCELL_X88_Y59_N48        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]~feeder|datab                                                                                                                ;
;   3.701 ;   0.170  ; RR ; CELL ; 1      ; MLABCELL_X88_Y59_N48        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]~feeder|combout                                                                                                              ;
;   3.701 ;   0.000  ; RR ; IC   ; 1      ; FF_X88_Y59_N49              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]|d                                                                                                                           ;
;   3.726 ;   0.025  ; RR ; CELL ; 1      ; FF_X88_Y59_N49              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]       ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                             ;
; 3.602   ; 3.602    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                   ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                   ;
;   0.624 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                         ;
;   0.782 ;   0.158  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                           ;
;   0.782 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                  ;
;   0.810 ;   0.028  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                  ;
;   0.810 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                   ;
;   1.638 ;   0.828  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                      ;
;   2.170 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                               ;
;   2.322 ;   0.152  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                              ;
;   3.525 ;   1.203  ; RR ; IC   ; 1      ; FF_X88_Y59_N49              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]|clk                                                                                                                   ;
;   3.758 ;   0.233  ; RR ; CELL ; 1      ; FF_X88_Y59_N49              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30] ;
;   3.602 ;   -0.156 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 3.662   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 3.662   ; 0.000    ;    ; uTh  ; 1      ; FF_X88_Y59_N49              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30] ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.064 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]    ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
; Data Arrival Time  ; 3.764                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 3.700                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.064                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.282 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.406 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.052       ; 59         ; 0.000  ; 1.181  ;
;    Cell                ;       ; 5     ; 1.415       ; 41         ; 0.144  ; 0.692  ;
;    PLL Compensation    ;       ; 1     ; -0.109      ; 0          ; -0.109 ; -0.109 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.210       ; 52         ; 0.000  ; 0.210  ;
;    Cell                ;       ; 3     ; 0.196       ; 48         ; 0.000  ; 0.171  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.169       ; 57         ; 0.000  ; 1.242  ;
;    Cell                ;       ; 6     ; 1.627       ; 43         ; 0.028  ; 0.828  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                           ;
; 3.358   ; 3.358    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.614 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.763 ;   0.149  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.763 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.654 ;   -0.109 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.654 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.346 ;   0.692  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
;   1.832 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                              ;
;   1.976 ;   0.144  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.157 ;   1.181  ; RR ; IC   ; 1      ; FF_X59_Y54_N7               ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]|clk                                                                                                                      ;
;   3.358 ;   0.201  ; RR ; CELL ; 1      ; FF_X59_Y54_N7               ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]    ;
; 3.764   ; 0.406    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                  ;
;   3.358 ;   0.000  ;    ; uTco ; 1      ; FF_X59_Y54_N7               ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]    ;
;   3.358 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y54_N7               ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]|q                                                                                                                        ;
;   3.568 ;   0.210  ; RR ; IC   ; 1      ; LABCELL_X59_Y54_N21         ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3]~feeder|datab                                                                                                          ;
;   3.739 ;   0.171  ; RR ; CELL ; 1      ; LABCELL_X59_Y54_N21         ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3]~feeder|combout                                                                                                        ;
;   3.739 ;   0.000  ; RR ; IC   ; 1      ; FF_X59_Y54_N22              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3]|d                                                                                                                     ;
;   3.764 ;   0.025  ; RR ; CELL ; 1      ; FF_X59_Y54_N22              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                            ;
; 3.640   ; 3.640    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.624 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.782 ;   0.158  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.782 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.810 ;   0.028  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.810 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.638 ;   0.828  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
;   2.170 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                              ;
;   2.322 ;   0.152  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.564 ;   1.242  ; RR ; IC   ; 1      ; FF_X59_Y54_N22              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3]|clk                                                                                                                   ;
;   3.796 ;   0.232  ; RR ; CELL ; 1      ; FF_X59_Y54_N22              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3] ;
;   3.640 ;   -0.156 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
; 3.700   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 3.700   ; 0.000    ;    ; uTh  ; 1      ; FF_X59_Y54_N22              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.065 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|data_out_a_reg[23]     ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|avs_port1_readdata[23] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                      ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                      ;
; Data Arrival Time  ; 3.729                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 3.664                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.065                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.279 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.404 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.019       ; 59         ; 0.000  ; 1.148  ;
;    Cell                ;       ; 5     ; 1.415       ; 41         ; 0.144  ; 0.692  ;
;    PLL Compensation    ;       ; 1     ; -0.109      ; 0          ; -0.109 ; -0.109 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.209       ; 52         ; 0.000  ; 0.209  ;
;    Cell                ;       ; 3     ; 0.195       ; 48         ; 0.000  ; 0.170  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.132       ; 57         ; 0.000  ; 1.205  ;
;    Cell                ;       ; 6     ; 1.628       ; 43         ; 0.028  ; 0.828  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                            ;
; 3.325   ; 3.325    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                   ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                   ;
;   0.614 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                         ;
;   0.763 ;   0.149  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                           ;
;   0.763 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                  ;
;   0.654 ;   -0.109 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                  ;
;   0.654 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                   ;
;   1.346 ;   0.692  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                      ;
;   1.832 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                               ;
;   1.976 ;   0.144  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                              ;
;   3.124 ;   1.148  ; RR ; IC   ; 1      ; FF_X97_Y47_N25              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|data_out_a_reg[23]|clk                                                                                                                       ;
;   3.325 ;   0.201  ; RR ; CELL ; 1      ; FF_X97_Y47_N25              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|data_out_a_reg[23]     ;
; 3.729   ; 0.404    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                   ;
;   3.325 ;   0.000  ;    ; uTco ; 1      ; FF_X97_Y47_N25              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|data_out_a_reg[23]     ;
;   3.325 ;   0.000  ; RR ; CELL ; 1      ; FF_X97_Y47_N25              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|data_out_a_reg[23]|q                                                                                                                         ;
;   3.534 ;   0.209  ; RR ; IC   ; 1      ; MLABCELL_X97_Y47_N6         ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|avs_port1_readdata[23]~feeder|datab                                                                                                          ;
;   3.704 ;   0.170  ; RR ; CELL ; 1      ; MLABCELL_X97_Y47_N6         ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|avs_port1_readdata[23]~feeder|combout                                                                                                        ;
;   3.704 ;   0.000  ; RR ; IC   ; 1      ; FF_X97_Y47_N7               ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|avs_port1_readdata[23]|d                                                                                                                     ;
;   3.729 ;   0.025  ; RR ; CELL ; 1      ; FF_X97_Y47_N7               ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|avs_port1_readdata[23] ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                             ;
; 3.604   ; 3.604    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                   ;
;   0.229 ;   0.229  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                   ;
;   0.624 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                         ;
;   0.782 ;   0.158  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                           ;
;   0.782 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                  ;
;   0.810 ;   0.028  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                  ;
;   0.810 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                   ;
;   1.638 ;   0.828  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                      ;
;   2.170 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                               ;
;   2.322 ;   0.152  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                              ;
;   3.527 ;   1.205  ; RR ; IC   ; 1      ; FF_X97_Y47_N7               ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|avs_port1_readdata[23]|clk                                                                                                                   ;
;   3.760 ;   0.233  ; RR ; CELL ; 1      ; FF_X97_Y47_N7               ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|avs_port1_readdata[23] ;
;   3.604 ;   -0.156 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 3.664   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 3.664   ; 0.000    ;    ; uTh  ; 1      ; FF_X97_Y47_N7               ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|avs_port1_readdata[23] ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (2 violated).  Worst case slack is -0.037 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Fast 1100mV 0C Model

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.037 ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg    ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x             ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.199      ; 0.222      ;
; -0.036 ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg    ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE   ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.199      ; 0.223      ;
; 0.098  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25] ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25]          ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.207      ; 0.365      ;
; 0.101  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]           ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.207      ; 0.368      ;
; 0.102  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 0.000        ; 0.207      ; 0.369      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.037 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                        ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                        ;
; Data Arrival Time  ; 3.514                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 3.551                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.037 (VIOLATED)                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.199 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.222 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.052       ; 60         ; 0.000  ; 1.181  ;
;    Cell                ;       ; 5     ; 1.344       ; 40         ; 0.143  ; 0.668  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.117       ; 53         ; 0.000  ; 0.117  ;
;    Cell                ;       ; 3     ; 0.105       ; 47         ; 0.000  ; 0.078  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.120       ; 58         ; 0.000  ; 1.193  ;
;    Cell                ;       ; 6     ; 1.514       ; 42         ; 0.019  ; 0.789  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                              ;
; 3.292   ; 3.292    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                     ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                     ;
;   0.588 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                           ;
;   0.731 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                             ;
;   0.731 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                    ;
;   0.627 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                    ;
;   0.627 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                     ;
;   1.295 ;   0.668  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                        ;
;   1.781 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                 ;
;   1.928 ;   0.147  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                ;
;   3.109 ;   1.181  ; RR ; IC   ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|clk                                                                                                                     ;
;   3.292 ;   0.183  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
; 3.514   ; 0.222    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                     ;
;   3.292 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg   ;
;   3.292 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|q                                                                                                                       ;
;   3.409 ;   0.117  ; RR ; IC   ; 1      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|datad                                                                                                          ;
;   3.487 ;   0.078  ; RR ; CELL ; 2      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|combout                                                                                                        ;
;   3.487 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y54_N13              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x|d                                                                                                                     ;
;   3.514 ;   0.027  ; RR ; CELL ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                               ;
; 3.491   ; 3.491    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                     ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                     ;
;   0.598 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                           ;
;   0.751 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                             ;
;   0.751 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                    ;
;   0.770 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                    ;
;   0.770 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                     ;
;   1.559 ;   0.789  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                        ;
;   2.091 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                 ;
;   2.245 ;   0.154  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                ;
;   3.438 ;   1.193  ; RR ; IC   ; 1      ; FF_X53_Y54_N13              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x|clk                                                                                                                   ;
;   3.634 ;   0.196  ; RR ; CELL ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
;   3.491 ;   -0.143 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                       ;
; 3.551   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                             ;
; 3.551   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y54_N13              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.036 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                  ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 3.515                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 3.551                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.036 (VIOLATED)                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.199 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.223 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.052       ; 60         ; 0.000  ; 1.181  ;
;    Cell                ;       ; 5     ; 1.344       ; 40         ; 0.143  ; 0.668  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.117       ; 52         ; 0.000  ; 0.117  ;
;    Cell                ;       ; 3     ; 0.106       ; 48         ; 0.000  ; 0.078  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.120       ; 58         ; 0.000  ; 1.193  ;
;    Cell                ;       ; 6     ; 1.514       ; 42         ; 0.019  ; 0.789  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                        ;
; 3.292   ; 3.292    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                               ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                               ;
;   0.588 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                     ;
;   0.731 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                       ;
;   0.731 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                              ;
;   0.627 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                              ;
;   0.627 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                               ;
;   1.295 ;   0.668  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                  ;
;   1.781 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                           ;
;   1.928 ;   0.147  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                          ;
;   3.109 ;   1.181  ; RR ; IC   ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|clk                                                                                                                               ;
;   3.292 ;   0.183  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
; 3.515   ; 0.223    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                               ;
;   3.292 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y54_N47              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg             ;
;   3.292 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y54_N47              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_3_reg|q                                                                                                                                 ;
;   3.409 ;   0.117  ; RR ; IC   ; 1      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|datad                                                                                                                    ;
;   3.487 ;   0.078  ; RR ; CELL ; 2      ; MLABCELL_X53_Y54_N12        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x_NEW566|combout                                                                                                                  ;
;   3.487 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y54_N14              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE|d                                                                                                                     ;
;   3.515 ;   0.028  ; RR ; CELL ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                         ;
; 3.491   ; 3.491    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                               ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                               ;
;   0.598 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                     ;
;   0.751 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                       ;
;   0.751 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                              ;
;   0.770 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                              ;
;   0.770 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                               ;
;   1.559 ;   0.789  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                  ;
;   2.091 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                           ;
;   2.245 ;   0.154  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                          ;
;   3.438 ;   1.193  ; RR ; IC   ; 1      ; FF_X53_Y54_N14              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE|clk                                                                                                                   ;
;   3.634 ;   0.196  ; RR ; CELL ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
;   3.491 ;   -0.143 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                                 ;
; 3.551   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                                       ;
; 3.551   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y54_N14              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].write_2_reg2x~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.098 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                           ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                           ;
; Data Arrival Time  ; 3.635                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 3.537                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.098                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.207 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.365 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.035       ; 60         ; 0.000  ; 1.164  ;
;    Cell                ;       ; 5     ; 1.339       ; 40         ; 0.143  ; 0.668  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.213       ; 58         ; 0.213  ; 0.213  ;
;    Cell                ;       ; 2     ; 0.152       ; 42         ; 0.000  ; 0.152  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.106       ; 58         ; 0.000  ; 1.179  ;
;    Cell                ;       ; 6     ; 1.514       ; 42         ; 0.019  ; 0.789  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                 ;
; 3.270   ; 3.270    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                        ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                        ;
;   0.588 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                              ;
;   0.731 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                ;
;   0.731 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                       ;
;   0.627 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                       ;
;   0.627 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                        ;
;   1.295 ;   0.668  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                           ;
;   1.781 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                    ;
;   1.928 ;   0.147  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                   ;
;   3.092 ;   1.164  ; RR ; IC   ; 1      ; FF_X83_Y48_N43              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]|clk                                                                                                                     ;
;   3.270 ;   0.178  ; RR ; CELL ; 1      ; FF_X83_Y48_N43              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]   ;
; 3.635   ; 0.365    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                        ;
;   3.270 ;   0.000  ;    ; uTco ; 1      ; FF_X83_Y48_N43              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]   ;
;   3.270 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y48_N43              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg[25]|q                                                                                                                       ;
;   3.483 ;   0.213  ; RR ; IC   ; 1      ; FF_X84_Y48_N56              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25]|asdata                                                                                                                ;
;   3.635 ;   0.152  ; RR ; CELL ; 1      ; FF_X84_Y48_N56              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                  ;
; 3.477   ; 3.477    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                        ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                        ;
;   0.598 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                              ;
;   0.751 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                ;
;   0.751 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                       ;
;   0.770 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                       ;
;   0.770 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                        ;
;   1.559 ;   0.789  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                           ;
;   2.091 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                    ;
;   2.245 ;   0.154  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                   ;
;   3.424 ;   1.179  ; RR ; IC   ; 1      ; FF_X84_Y48_N56              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25]|clk                                                                                                                   ;
;   3.620 ;   0.196  ; RR ; CELL ; 1      ; FF_X84_Y48_N56              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
;   3.477 ;   -0.143 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                          ;
; 3.537   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                                ;
; 3.537   ; 0.000    ;    ; uTh  ; 1      ; FF_X84_Y48_N56              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem1|block_n[0].data_1_reg2x[25] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.101 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                         ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]   ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                          ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                          ;
; Data Arrival Time  ; 3.659                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 3.558                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.101                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.207 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.368 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.052       ; 60         ; 0.000  ; 1.181  ;
;    Cell                ;       ; 5     ; 1.343       ; 40         ; 0.143  ; 0.668  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.208       ; 57         ; 0.000  ; 0.208  ;
;    Cell                ;       ; 3     ; 0.160       ; 43         ; 0.000  ; 0.133  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.127       ; 58         ; 0.000  ; 1.200  ;
;    Cell                ;       ; 6     ; 1.514       ; 42         ; 0.019  ; 0.789  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                ;
; 3.291   ; 3.291    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                       ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                       ;
;   0.588 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                             ;
;   0.731 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                               ;
;   0.731 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                      ;
;   0.627 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                      ;
;   0.627 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                       ;
;   1.295 ;   0.668  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                          ;
;   1.781 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                   ;
;   1.928 ;   0.147  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                  ;
;   3.109 ;   1.181  ; RR ; IC   ; 1      ; FF_X53_Y53_N44              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]|clk                                                                                                                     ;
;   3.291 ;   0.182  ; RR ; CELL ; 1      ; FF_X53_Y53_N44              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]   ;
; 3.659   ; 0.368    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                       ;
;   3.291 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y53_N44              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]   ;
;   3.291 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y53_N44              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]|q                                                                                                                       ;
;   3.499 ;   0.208  ; RR ; IC   ; 1      ; MLABCELL_X53_Y53_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]_NEW1057|datac                                                                                                         ;
;   3.632 ;   0.133  ; RR ; CELL ; 2      ; MLABCELL_X53_Y53_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]_NEW1057|combout                                                                                                       ;
;   3.632 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y53_N37              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]|d                                                                                                                     ;
;   3.659 ;   0.027  ; RR ; CELL ; 1      ; FF_X53_Y53_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6] ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 3.498   ; 3.498    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                       ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                       ;
;   0.598 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                             ;
;   0.751 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                               ;
;   0.751 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                      ;
;   0.770 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                      ;
;   0.770 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                       ;
;   1.559 ;   0.789  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                          ;
;   2.091 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                   ;
;   2.245 ;   0.154  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                  ;
;   3.445 ;   1.200  ; RR ; IC   ; 1      ; FF_X53_Y53_N37              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]|clk                                                                                                                   ;
;   3.641 ;   0.196  ; RR ; CELL ; 1      ; FF_X53_Y53_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6] ;
;   3.498 ;   -0.143 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 3.558   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                               ;
; 3.558   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y53_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6] ;
+---------+----------+----+------+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.102 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]             ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                    ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.660                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 3.558                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.102                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.207 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.369 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.052       ; 60         ; 0.000  ; 1.181  ;
;    Cell                ;       ; 5     ; 1.343       ; 40         ; 0.143  ; 0.668  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.208       ; 56         ; 0.000  ; 0.208  ;
;    Cell                ;       ; 3     ; 0.161       ; 44         ; 0.000  ; 0.133  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.127       ; 58         ; 0.000  ; 1.200  ;
;    Cell                ;       ; 6     ; 1.514       ; 42         ; 0.019  ; 0.789  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 3.291   ; 3.291    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                                 ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                                 ;
;   0.588 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                       ;
;   0.731 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                         ;
;   0.731 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                ;
;   0.627 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                ;
;   0.627 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                 ;
;   1.295 ;   0.668  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                    ;
;   1.781 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                             ;
;   1.928 ;   0.147  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                            ;
;   3.109 ;   1.181  ; RR ; IC   ; 1      ; FF_X53_Y53_N44              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]|clk                                                                                                                               ;
;   3.291 ;   0.182  ; RR ; CELL ; 1      ; FF_X53_Y53_N44              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]             ;
; 3.660   ; 0.369    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                                 ;
;   3.291 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y53_N44              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]             ;
;   3.291 ;   0.000  ; RR ; CELL ; 1      ; FF_X53_Y53_N44              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_3_reg[6]|q                                                                                                                                 ;
;   3.499 ;   0.208  ; RR ; IC   ; 1      ; MLABCELL_X53_Y53_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]_NEW1057|datac                                                                                                                   ;
;   3.632 ;   0.133  ; RR ; CELL ; 2      ; MLABCELL_X53_Y53_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]_NEW1057|combout                                                                                                                 ;
;   3.632 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y53_N38              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE|d                                                                                                                     ;
;   3.660 ;   0.028  ; RR ; CELL ; 1      ; FF_X53_Y53_N38              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                                           ;
; 3.498   ; 3.498    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                                 ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                                 ;
;   0.598 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                                       ;
;   0.751 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                         ;
;   0.751 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                ;
;   0.770 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                ;
;   0.770 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                                 ;
;   1.559 ;   0.789  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                                    ;
;   2.091 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                             ;
;   2.245 ;   0.154  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                            ;
;   3.445 ;   1.200  ; RR ; IC   ; 1      ; FF_X53_Y53_N38              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE|clk                                                                                                                   ;
;   3.641 ;   0.196  ; RR ; CELL ; 1      ; FF_X53_Y53_N38              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE ;
;   3.498 ;   -0.143 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                                   ;
; 3.558   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                                         ;
; 3.558   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y53_N38              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|block_n[0].addr_2_reg2x[6]~DUPLICATE ;
+---------+----------+----+------+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (1 violated).  Worst case slack is -0.001 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Fast 1100mV 0C Model

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                     ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.001 ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5]  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.252      ; 0.311      ;
; 0.053  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8]  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.261      ; 0.374      ;
; 0.057  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30] ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.249      ; 0.366      ;
; 0.058  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[12]           ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[12] ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.257      ; 0.375      ;
; 0.059  ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]           ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3]  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.258      ; 0.377      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.001 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]     ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
; Data Arrival Time  ; 3.577                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 3.578                                                                                                                                                                                                                                                                                      ;
; Slack              ; -0.001 (VIOLATED)                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.252 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.311 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.030       ; 60         ; 0.000  ; 1.159  ;
;    Cell                ;       ; 5     ; 1.340       ; 40         ; 0.143  ; 0.668  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.116       ; 37         ; 0.000  ; 0.116  ;
;    Cell                ;       ; 3     ; 0.195       ; 63         ; 0.000  ; 0.172  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.142       ; 59         ; 0.000  ; 1.215  ;
;    Cell                ;       ; 6     ; 1.519       ; 41         ; 0.019  ; 0.789  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                           ;
; 3.266   ; 3.266    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.588 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.731 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.731 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.627 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.627 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.295 ;   0.668  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
;   1.781 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                              ;
;   1.928 ;   0.147  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.087 ;   1.159  ; RR ; IC   ; 1      ; FF_X53_Y54_N11              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]|clk                                                                                                                       ;
;   3.266 ;   0.179  ; RR ; CELL ; 1      ; FF_X53_Y54_N11              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]     ;
; 3.577   ; 0.311    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                  ;
;   3.266 ;   0.000  ;    ; uTco ; 1      ; FF_X53_Y54_N11              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]     ;
;   3.266 ;   0.000  ; RR ; CELL ; 2      ; FF_X53_Y54_N11              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[5]|q                                                                                                                         ;
;   3.382 ;   0.116  ; RR ; IC   ; 1      ; MLABCELL_X53_Y54_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5]~feeder|datab                                                                                                          ;
;   3.554 ;   0.172  ; RR ; CELL ; 1      ; MLABCELL_X53_Y54_N36        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5]~feeder|combout                                                                                                        ;
;   3.554 ;   0.000  ; RR ; IC   ; 1      ; FF_X53_Y54_N37              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5]|d                                                                                                                     ;
;   3.577 ;   0.023  ; RR ; CELL ; 1      ; FF_X53_Y54_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                            ;
; 3.518   ; 3.518    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.598 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.751 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.751 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.770 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.770 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.559 ;   0.789  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
;   2.091 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                              ;
;   2.245 ;   0.154  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.460 ;   1.215  ; RR ; IC   ; 1      ; FF_X53_Y54_N37              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5]|clk                                                                                                                   ;
;   3.661 ;   0.201  ; RR ; CELL ; 1      ; FF_X53_Y54_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5] ;
;   3.518 ;   -0.143 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
; 3.578   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 3.578   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y54_N37              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[5] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is 0.053 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]     ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
; Data Arrival Time  ; 3.637                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 3.584                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.053                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.261 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.374 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.032       ; 60         ; 0.000  ; 1.161  ;
;    Cell                ;       ; 5     ; 1.335       ; 40         ; 0.143  ; 0.668  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.177       ; 47         ; 0.000  ; 0.177  ;
;    Cell                ;       ; 3     ; 0.197       ; 53         ; 0.000  ; 0.173  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.144       ; 58         ; 0.000  ; 1.217  ;
;    Cell                ;       ; 6     ; 1.523       ; 42         ; 0.019  ; 0.789  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                           ;
; 3.263   ; 3.263    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.588 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.731 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.731 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.627 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.627 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.295 ;   0.668  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
;   1.781 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                              ;
;   1.928 ;   0.147  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.089 ;   1.161  ; RR ; IC   ; 1      ; FF_X55_Y54_N58              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]|clk                                                                                                                       ;
;   3.263 ;   0.174  ; RR ; CELL ; 1      ; FF_X55_Y54_N58              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]     ;
; 3.637   ; 0.374    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                  ;
;   3.263 ;   0.000  ;    ; uTco ; 1      ; FF_X55_Y54_N58              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]     ;
;   3.263 ;   0.000  ; RR ; CELL ; 2      ; FF_X55_Y54_N58              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg[8]|q                                                                                                                         ;
;   3.440 ;   0.177  ; RR ; IC   ; 1      ; MLABCELL_X55_Y54_N21        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8]~feeder|datab                                                                                                          ;
;   3.613 ;   0.173  ; RR ; CELL ; 1      ; MLABCELL_X55_Y54_N21        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8]~feeder|combout                                                                                                        ;
;   3.613 ;   0.000  ; RR ; IC   ; 1      ; FF_X55_Y54_N23              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8]|d                                                                                                                     ;
;   3.637 ;   0.024  ; RR ; CELL ; 1      ; FF_X55_Y54_N23              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                            ;
; 3.524   ; 3.524    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.598 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.751 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.751 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.770 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.770 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.559 ;   0.789  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
;   2.091 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                              ;
;   2.245 ;   0.154  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.462 ;   1.217  ; RR ; IC   ; 1      ; FF_X55_Y54_N23              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8]|clk                                                                                                                   ;
;   3.667 ;   0.205  ; RR ; CELL ; 1      ; FF_X55_Y54_N23              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8] ;
;   3.524 ;   -0.143 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
; 3.584   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 3.584   ; 0.000    ;    ; uTh  ; 1      ; FF_X55_Y54_N23              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port1_readdata[8] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.057 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]       ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                            ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                            ;
; Data Arrival Time  ; 3.607                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 3.550                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.057                                                                                                                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.249 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.366 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.010       ; 60         ; 0.000  ; 1.139  ;
;    Cell                ;       ; 5     ; 1.335       ; 40         ; 0.143  ; 0.668  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.171       ; 47         ; 0.000  ; 0.171  ;
;    Cell                ;       ; 3     ; 0.195       ; 53         ; 0.000  ; 0.172  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.111       ; 58         ; 0.000  ; 1.184  ;
;    Cell                ;       ; 6     ; 1.522       ; 42         ; 0.019  ; 0.789  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 3.241   ; 3.241    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                         ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                         ;
;   0.588 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                               ;
;   0.731 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                 ;
;   0.731 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                        ;
;   0.627 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                        ;
;   0.627 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                         ;
;   1.295 ;   0.668  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                            ;
;   1.781 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                                     ;
;   1.928 ;   0.147  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                                    ;
;   3.067 ;   1.139  ; RR ; IC   ; 1      ; FF_X88_Y59_N58              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE|clk                                                                                                                   ;
;   3.241 ;   0.174  ; RR ; CELL ; 1      ; FF_X88_Y59_N58              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE ;
; 3.607   ; 0.366    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                         ;
;   3.241 ;   0.000  ;    ; uTco ; 1      ; FF_X88_Y59_N58              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE ;
;   3.241 ;   0.000  ; RR ; CELL ; 1      ; FF_X88_Y59_N58              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[30]~DUPLICATE|q                                                                                                                     ;
;   3.412 ;   0.171  ; RR ; IC   ; 1      ; MLABCELL_X88_Y59_N48        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]~feeder|datab                                                                                                                ;
;   3.584 ;   0.172  ; RR ; CELL ; 1      ; MLABCELL_X88_Y59_N48        ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]~feeder|combout                                                                                                              ;
;   3.584 ;   0.000  ; RR ; IC   ; 1      ; FF_X88_Y59_N49              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]|d                                                                                                                           ;
;   3.607 ;   0.023  ; RR ; CELL ; 1      ; FF_X88_Y59_N49              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]       ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                             ;
; 3.490   ; 3.490    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                   ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                   ;
;   0.598 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                         ;
;   0.751 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                           ;
;   0.751 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                  ;
;   0.770 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                  ;
;   0.770 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                   ;
;   1.559 ;   0.789  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                      ;
;   2.091 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                               ;
;   2.245 ;   0.154  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                              ;
;   3.429 ;   1.184  ; RR ; IC   ; 1      ; FF_X88_Y59_N49              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30]|clk                                                                                                                   ;
;   3.633 ;   0.204  ; RR ; CELL ; 1      ; FF_X88_Y59_N49              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30] ;
;   3.490 ;   -0.143 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 3.550   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 3.550   ; 0.000    ;    ; uTh  ; 1      ; FF_X88_Y59_N49              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[30] ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.058 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[12]     ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[12] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                      ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                      ;
; Data Arrival Time  ; 3.621                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 3.563                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.058                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.257 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.375 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.013       ; 60         ; 0.000  ; 1.142  ;
;    Cell                ;       ; 5     ; 1.337       ; 40         ; 0.143  ; 0.668  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.223       ; 59         ; 0.223  ; 0.223  ;
;    Cell                ;       ; 2     ; 0.152       ; 41         ; 0.000  ; 0.152  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.125       ; 58         ; 0.000  ; 1.198  ;
;    Cell                ;       ; 6     ; 1.521       ; 42         ; 0.019  ; 0.789  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                            ;
; 3.246   ; 3.246    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                   ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                   ;
;   0.588 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                         ;
;   0.731 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                           ;
;   0.731 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                  ;
;   0.627 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                  ;
;   0.627 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                   ;
;   1.295 ;   0.668  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                      ;
;   1.781 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                               ;
;   1.928 ;   0.147  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                              ;
;   3.070 ;   1.142  ; RR ; IC   ; 1      ; FF_X93_Y58_N17              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[12]|clk                                                                                                                       ;
;   3.246 ;   0.176  ; RR ; CELL ; 1      ; FF_X93_Y58_N17              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[12]     ;
; 3.621   ; 0.375    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                   ;
;   3.246 ;   0.000  ;    ; uTco ; 1      ; FF_X93_Y58_N17              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[12]     ;
;   3.246 ;   0.000  ; RR ; CELL ; 2      ; FF_X93_Y58_N17              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|data_out_b_reg[12]|q                                                                                                                         ;
;   3.469 ;   0.223  ; RR ; IC   ; 1      ; FF_X93_Y58_N2               ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[12]|asdata                                                                                                                ;
;   3.621 ;   0.152  ; RR ; CELL ; 1      ; FF_X93_Y58_N2               ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[12] ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                             ;
; 3.503   ; 3.503    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                   ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                   ;
;   0.598 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                         ;
;   0.751 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                           ;
;   0.751 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                  ;
;   0.770 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                  ;
;   0.770 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                   ;
;   1.559 ;   0.789  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                      ;
;   2.091 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                               ;
;   2.245 ;   0.154  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                              ;
;   3.443 ;   1.198  ; RR ; IC   ; 1      ; FF_X93_Y58_N2               ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[12]|clk                                                                                                                   ;
;   3.646 ;   0.203  ; RR ; CELL ; 1      ; FF_X93_Y58_N2               ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[12] ;
;   3.503 ;   -0.143 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 3.563   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 3.563   ; 0.000    ;    ; uTh  ; 1      ; FF_X93_Y58_N2               ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|avs_port3_readdata[12] ;
+---------+----------+----+------+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.059 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]    ;
; To Node            ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3] ;
; Launch Clock       ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
; Latch Clock        ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
; Data Arrival Time  ; 3.642                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 3.583                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.059                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.258 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.377 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.033       ; 60         ; 0.000  ; 1.162  ;
;    Cell                ;       ; 5     ; 1.336       ; 40         ; 0.143  ; 0.668  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.181       ; 48         ; 0.000  ; 0.181  ;
;    Cell                ;       ; 3     ; 0.196       ; 52         ; 0.000  ; 0.173  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.145       ; 59         ; 0.000  ; 1.218  ;
;    Cell                ;       ; 6     ; 1.521       ; 41         ; 0.019  ; 0.789  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; launch edge time                                                                                                                                                                                                                                                                           ;
; 3.265   ; 3.265    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.588 ;   0.385  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.731 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.731 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.627 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.627 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.295 ;   0.668  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y2_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                                                                                                                                     ;
;   1.781 ;   0.486  ; RR ; IC   ; 1      ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|inclk                                                                                                                                                                                              ;
;   1.928 ;   0.147  ; RR ; CELL ; 876    ; CLKCTRL_G8                  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.090 ;   1.162  ; RR ; IC   ; 1      ; FF_X59_Y54_N7               ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]|clk                                                                                                                      ;
;   3.265 ;   0.175  ; RR ; CELL ; 1      ; FF_X59_Y54_N7               ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]    ;
; 3.642   ; 0.377    ;    ;      ;        ;                             ; data path                                                                                                                                                                                                                                                                                  ;
;   3.265 ;   0.000  ;    ; uTco ; 1      ; FF_X59_Y54_N7               ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]    ;
;   3.265 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y54_N7               ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|data_out_a_reg2[3]|q                                                                                                                        ;
;   3.446 ;   0.181  ; RR ; IC   ; 1      ; LABCELL_X59_Y54_N21         ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3]~feeder|datab                                                                                                          ;
;   3.619 ;   0.173  ; RR ; CELL ; 1      ; LABCELL_X59_Y54_N21         ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3]~feeder|combout                                                                                                        ;
;   3.619 ;   0.000  ; RR ; IC   ; 1      ; FF_X59_Y54_N22              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3]|d                                                                                                                     ;
;   3.642 ;   0.023  ; RR ; CELL ; 1      ; FF_X59_Y54_N22              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ; latch edge time                                                                                                                                                                                                                                                                            ;
; 3.523   ; 3.523    ;    ;      ;        ;                             ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R20                     ; kernel_pll_refclk                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|i                                                                                                                                                                                                                                                                  ;
;   0.203 ;   0.203  ; RR ; CELL ; 1      ; IOIBUF_X121_Y51_N44         ; kernel_pll_refclk~input|o                                                                                                                                                                                                                                                                  ;
;   0.598 ;   0.395  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[2]                                                                                                                                                                                        ;
;   0.751 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X121_Y7_N0  ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                          ;
;   0.751 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                 ;
;   0.770 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X121_Y1_N0    ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                 ;
;   0.770 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                  ;
;   1.559 ;   0.789  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X121_Y0_N1 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                     ;
;   2.091 ;   0.532  ; RR ; IC   ; 1      ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                              ;
;   2.245 ;   0.154  ; RR ; CELL ; 43466  ; CLKCTRL_G11                 ; system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                             ;
;   3.463 ;   1.218  ; RR ; IC   ; 1      ; FF_X59_Y54_N22              ; system_inst|kernel_system|fpganetst_system|processFPGA_std_ic_inst|processFPGA_inst_0|local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3]|clk                                                                                                                   ;
;   3.666 ;   0.203  ; RR ; CELL ; 1      ; FF_X59_Y54_N22              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3] ;
;   3.523 ;   -0.143 ;    ;      ;        ;                             ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
; 3.583   ; 0.060    ;    ;      ;        ;                             ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 3.583   ; 0.000    ;    ; uTh  ; 1      ; FF_X59_Y54_N22              ; system:system_inst|system_kernel_system:kernel_system|FPGANetSt_system:fpganetst_system|processFPGA_std_ic_partition_wrapper:processFPGA_std_ic_inst|processFPGA_top_wrapper_0:processFPGA_inst_0|acl_mem2x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|avs_port2_readdata[3] ;
+---------+----------+----+------+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


