#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 12 23:00:55 2022
# Process ID: 14016
# Current directory: C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14468 C:\2022\courses\ee590\project\CB4CLED\vhdl\xilinxprj\CB4CLED_Top.xpr
# Log file: C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/vivado.log
# Journal file: C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 666.449 ; gain = 44.059
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CB4CLED_Top_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj CB4CLED_Top_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2022/courses/ee590/project/CB4CLED/vhdl/HDLmodel/CB4CLED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CB4CLED'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2022/courses/ee590/project/CB4CLED/vhdl/HDLmodel/CB4CLED_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CB4CLED_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2022/courses/ee590/project/CB4CLED/vhdl/HDLmodel/singleShot.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'singleShot'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/2022/courses/ee590/project/CB4CLED/vhdl/HDLmodel/testbench/CB4CLED_Top_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CB4CLED_Top_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.sim/sim_1/behav/xsim'
"xelab -wto 8d980530a83e457380aeeb91ed1971ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CB4CLED_Top_TB_behav xil_defaultlib.CB4CLED_Top_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8d980530a83e457380aeeb91ed1971ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CB4CLED_Top_TB_behav xil_defaultlib.CB4CLED_Top_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.singleShot [singleshot_default]
Compiling architecture rtl of entity xil_defaultlib.CB4CLED [cb4cled_default]
Compiling architecture struct of entity xil_defaultlib.CB4CLED_Top [cb4cled_top_default]
Compiling architecture behaviour of entity xil_defaultlib.cb4cled_top_tb
Built simulation snapshot CB4CLED_Top_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.sim/sim_1/behav/xsim/xsim.dir/CB4CLED_Top_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.sim/sim_1/behav/xsim/xsim.dir/CB4CLED_Top_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jan 12 23:01:51 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 12 23:01:51 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 704.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CB4CLED_Top_TB_behav -key {Behavioral:sim_1:Functional:CB4CLED_Top_TB} -tclbatch {CB4CLED_Top_TB.tcl} -view {C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/simulation/CB4CLED_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/simulation/CB4CLED_TB_behav.wcfg
source CB4CLED_Top_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1200ns
Note: %N : Simulation Start.
Time: 0 ps  Iteration: 0  Process: /CB4CLED_Top_TB/stim  File: C:/2022/courses/ee590/project/CB4CLED/vhdl/HDLmodel/testbench/CB4CLED_Top_TB.vhd
Note: Test 0: Initialise i/ps. Toggle rst and move sim time to 0.2*period after active clk edge
Time: 0 ps  Iteration: 0  Process: /CB4CLED_Top_TB/stim  File: C:/2022/courses/ee590/project/CB4CLED/vhdl/HDLmodel/testbench/CB4CLED_Top_TB.vhd
Note: simulation done
Time: 1124 ns  Iteration: 0  Process: /CB4CLED_Top_TB/stim  File: C:/2022/courses/ee590/project/CB4CLED/vhdl/HDLmodel/testbench/CB4CLED_Top_TB.vhd
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 717.117 ; gain = 12.367
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CB4CLED_Top_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1200ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 717.117 ; gain = 12.367
save_wave_config {C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/simulation/CB4CLED_Top_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/simulation/CB4CLED_Top_TB_behav.wcfg
set_property xsim.view C:/2022/courses/ee590/project/CB4CLED/vhdl/xilinxprj/simulation/CB4CLED_Top_TB_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 717.117 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 23:05:58 2022...
