
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fdformat_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401270 <.init>:
  401270:	stp	x29, x30, [sp, #-16]!
  401274:	mov	x29, sp
  401278:	bl	401670 <ferror@plt+0x60>
  40127c:	ldp	x29, x30, [sp], #16
  401280:	ret

Disassembly of section .plt:

0000000000401290 <memcpy@plt-0x20>:
  401290:	stp	x16, x30, [sp, #-16]!
  401294:	adrp	x16, 414000 <ferror@plt+0x129f0>
  401298:	ldr	x17, [x16, #4088]
  40129c:	add	x16, x16, #0xff8
  4012a0:	br	x17
  4012a4:	nop
  4012a8:	nop
  4012ac:	nop

00000000004012b0 <memcpy@plt>:
  4012b0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012b4:	ldr	x17, [x16]
  4012b8:	add	x16, x16, #0x0
  4012bc:	br	x17

00000000004012c0 <_exit@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012c4:	ldr	x17, [x16, #8]
  4012c8:	add	x16, x16, #0x8
  4012cc:	br	x17

00000000004012d0 <strtoul@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012d4:	ldr	x17, [x16, #16]
  4012d8:	add	x16, x16, #0x10
  4012dc:	br	x17

00000000004012e0 <strlen@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012e4:	ldr	x17, [x16, #24]
  4012e8:	add	x16, x16, #0x18
  4012ec:	br	x17

00000000004012f0 <fputs@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012f4:	ldr	x17, [x16, #32]
  4012f8:	add	x16, x16, #0x20
  4012fc:	br	x17

0000000000401300 <exit@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401304:	ldr	x17, [x16, #40]
  401308:	add	x16, x16, #0x28
  40130c:	br	x17

0000000000401310 <dup@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401314:	ldr	x17, [x16, #48]
  401318:	add	x16, x16, #0x30
  40131c:	br	x17

0000000000401320 <perror@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401324:	ldr	x17, [x16, #56]
  401328:	add	x16, x16, #0x38
  40132c:	br	x17

0000000000401330 <strtoimax@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401334:	ldr	x17, [x16, #64]
  401338:	add	x16, x16, #0x40
  40133c:	br	x17

0000000000401340 <strtod@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401344:	ldr	x17, [x16, #72]
  401348:	add	x16, x16, #0x48
  40134c:	br	x17

0000000000401350 <__cxa_atexit@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401354:	ldr	x17, [x16, #80]
  401358:	add	x16, x16, #0x50
  40135c:	br	x17

0000000000401360 <fputc@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401364:	ldr	x17, [x16, #88]
  401368:	add	x16, x16, #0x58
  40136c:	br	x17

0000000000401370 <lseek@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401374:	ldr	x17, [x16, #96]
  401378:	add	x16, x16, #0x60
  40137c:	br	x17

0000000000401380 <snprintf@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401384:	ldr	x17, [x16, #104]
  401388:	add	x16, x16, #0x68
  40138c:	br	x17

0000000000401390 <localeconv@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401394:	ldr	x17, [x16, #112]
  401398:	add	x16, x16, #0x70
  40139c:	br	x17

00000000004013a0 <fileno@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013a4:	ldr	x17, [x16, #120]
  4013a8:	add	x16, x16, #0x78
  4013ac:	br	x17

00000000004013b0 <fsync@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013b4:	ldr	x17, [x16, #128]
  4013b8:	add	x16, x16, #0x80
  4013bc:	br	x17

00000000004013c0 <malloc@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013c4:	ldr	x17, [x16, #136]
  4013c8:	add	x16, x16, #0x88
  4013cc:	br	x17

00000000004013d0 <open@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013d4:	ldr	x17, [x16, #144]
  4013d8:	add	x16, x16, #0x90
  4013dc:	br	x17

00000000004013e0 <strncmp@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013e4:	ldr	x17, [x16, #152]
  4013e8:	add	x16, x16, #0x98
  4013ec:	br	x17

00000000004013f0 <bindtextdomain@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013f4:	ldr	x17, [x16, #160]
  4013f8:	add	x16, x16, #0xa0
  4013fc:	br	x17

0000000000401400 <__libc_start_main@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401404:	ldr	x17, [x16, #168]
  401408:	add	x16, x16, #0xa8
  40140c:	br	x17

0000000000401410 <fgetc@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401414:	ldr	x17, [x16, #176]
  401418:	add	x16, x16, #0xb0
  40141c:	br	x17

0000000000401420 <strdup@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401424:	ldr	x17, [x16, #184]
  401428:	add	x16, x16, #0xb8
  40142c:	br	x17

0000000000401430 <close@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401434:	ldr	x17, [x16, #192]
  401438:	add	x16, x16, #0xc0
  40143c:	br	x17

0000000000401440 <__gmon_start__@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401444:	ldr	x17, [x16, #200]
  401448:	add	x16, x16, #0xc8
  40144c:	br	x17

0000000000401450 <strtoumax@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401454:	ldr	x17, [x16, #208]
  401458:	add	x16, x16, #0xd0
  40145c:	br	x17

0000000000401460 <abort@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401464:	ldr	x17, [x16, #216]
  401468:	add	x16, x16, #0xd8
  40146c:	br	x17

0000000000401470 <textdomain@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401474:	ldr	x17, [x16, #224]
  401478:	add	x16, x16, #0xe0
  40147c:	br	x17

0000000000401480 <getopt_long@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401484:	ldr	x17, [x16, #232]
  401488:	add	x16, x16, #0xe8
  40148c:	br	x17

0000000000401490 <strcmp@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401494:	ldr	x17, [x16, #240]
  401498:	add	x16, x16, #0xf0
  40149c:	br	x17

00000000004014a0 <warn@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014a4:	ldr	x17, [x16, #248]
  4014a8:	add	x16, x16, #0xf8
  4014ac:	br	x17

00000000004014b0 <__ctype_b_loc@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014b4:	ldr	x17, [x16, #256]
  4014b8:	add	x16, x16, #0x100
  4014bc:	br	x17

00000000004014c0 <strtol@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014c4:	ldr	x17, [x16, #264]
  4014c8:	add	x16, x16, #0x108
  4014cc:	br	x17

00000000004014d0 <free@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014d4:	ldr	x17, [x16, #272]
  4014d8:	add	x16, x16, #0x110
  4014dc:	br	x17

00000000004014e0 <vasprintf@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014e4:	ldr	x17, [x16, #280]
  4014e8:	add	x16, x16, #0x118
  4014ec:	br	x17

00000000004014f0 <strndup@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014f4:	ldr	x17, [x16, #288]
  4014f8:	add	x16, x16, #0x120
  4014fc:	br	x17

0000000000401500 <strspn@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401504:	ldr	x17, [x16, #296]
  401508:	add	x16, x16, #0x128
  40150c:	br	x17

0000000000401510 <strchr@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401514:	ldr	x17, [x16, #304]
  401518:	add	x16, x16, #0x130
  40151c:	br	x17

0000000000401520 <fflush@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401524:	ldr	x17, [x16, #312]
  401528:	add	x16, x16, #0x138
  40152c:	br	x17

0000000000401530 <warnx@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401534:	ldr	x17, [x16, #320]
  401538:	add	x16, x16, #0x140
  40153c:	br	x17

0000000000401540 <read@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401544:	ldr	x17, [x16, #328]
  401548:	add	x16, x16, #0x148
  40154c:	br	x17

0000000000401550 <memchr@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401554:	ldr	x17, [x16, #336]
  401558:	add	x16, x16, #0x150
  40155c:	br	x17

0000000000401560 <__fxstat@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401564:	ldr	x17, [x16, #344]
  401568:	add	x16, x16, #0x158
  40156c:	br	x17

0000000000401570 <dcgettext@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401574:	ldr	x17, [x16, #352]
  401578:	add	x16, x16, #0x160
  40157c:	br	x17

0000000000401580 <errx@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401584:	ldr	x17, [x16, #360]
  401588:	add	x16, x16, #0x168
  40158c:	br	x17

0000000000401590 <strcspn@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401594:	ldr	x17, [x16, #368]
  401598:	add	x16, x16, #0x170
  40159c:	br	x17

00000000004015a0 <printf@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015a4:	ldr	x17, [x16, #376]
  4015a8:	add	x16, x16, #0x178
  4015ac:	br	x17

00000000004015b0 <__errno_location@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015b4:	ldr	x17, [x16, #384]
  4015b8:	add	x16, x16, #0x180
  4015bc:	br	x17

00000000004015c0 <__xstat@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015c4:	ldr	x17, [x16, #392]
  4015c8:	add	x16, x16, #0x188
  4015cc:	br	x17

00000000004015d0 <fprintf@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015d4:	ldr	x17, [x16, #400]
  4015d8:	add	x16, x16, #0x190
  4015dc:	br	x17

00000000004015e0 <err@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015e4:	ldr	x17, [x16, #408]
  4015e8:	add	x16, x16, #0x198
  4015ec:	br	x17

00000000004015f0 <ioctl@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015f4:	ldr	x17, [x16, #416]
  4015f8:	add	x16, x16, #0x1a0
  4015fc:	br	x17

0000000000401600 <setlocale@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401604:	ldr	x17, [x16, #424]
  401608:	add	x16, x16, #0x1a8
  40160c:	br	x17

0000000000401610 <ferror@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401614:	ldr	x17, [x16, #432]
  401618:	add	x16, x16, #0x1b0
  40161c:	br	x17

Disassembly of section .text:

0000000000401620 <.text>:
  401620:	mov	x29, #0x0                   	// #0
  401624:	mov	x30, #0x0                   	// #0
  401628:	mov	x5, x0
  40162c:	ldr	x1, [sp]
  401630:	add	x2, sp, #0x8
  401634:	mov	x6, sp
  401638:	movz	x0, #0x0, lsl #48
  40163c:	movk	x0, #0x0, lsl #32
  401640:	movk	x0, #0x40, lsl #16
  401644:	movk	x0, #0x1770
  401648:	movz	x3, #0x0, lsl #48
  40164c:	movk	x3, #0x0, lsl #32
  401650:	movk	x3, #0x40, lsl #16
  401654:	movk	x3, #0x4178
  401658:	movz	x4, #0x0, lsl #48
  40165c:	movk	x4, #0x0, lsl #32
  401660:	movk	x4, #0x40, lsl #16
  401664:	movk	x4, #0x41f8
  401668:	bl	401400 <__libc_start_main@plt>
  40166c:	bl	401460 <abort@plt>
  401670:	adrp	x0, 414000 <ferror@plt+0x129f0>
  401674:	ldr	x0, [x0, #4064]
  401678:	cbz	x0, 401680 <ferror@plt+0x70>
  40167c:	b	401440 <__gmon_start__@plt>
  401680:	ret
  401684:	adrp	x0, 415000 <ferror@plt+0x139f0>
  401688:	add	x0, x0, #0x1d0
  40168c:	adrp	x1, 415000 <ferror@plt+0x139f0>
  401690:	add	x1, x1, #0x1d0
  401694:	cmp	x0, x1
  401698:	b.eq	4016cc <ferror@plt+0xbc>  // b.none
  40169c:	stp	x29, x30, [sp, #-32]!
  4016a0:	mov	x29, sp
  4016a4:	adrp	x0, 404000 <ferror@plt+0x29f0>
  4016a8:	ldr	x0, [x0, #584]
  4016ac:	str	x0, [sp, #24]
  4016b0:	mov	x1, x0
  4016b4:	cbz	x1, 4016c4 <ferror@plt+0xb4>
  4016b8:	adrp	x0, 415000 <ferror@plt+0x139f0>
  4016bc:	add	x0, x0, #0x1d0
  4016c0:	blr	x1
  4016c4:	ldp	x29, x30, [sp], #32
  4016c8:	ret
  4016cc:	ret
  4016d0:	adrp	x0, 415000 <ferror@plt+0x139f0>
  4016d4:	add	x0, x0, #0x1d0
  4016d8:	adrp	x1, 415000 <ferror@plt+0x139f0>
  4016dc:	add	x1, x1, #0x1d0
  4016e0:	sub	x0, x0, x1
  4016e4:	lsr	x1, x0, #63
  4016e8:	add	x0, x1, x0, asr #3
  4016ec:	cmp	xzr, x0, asr #1
  4016f0:	b.eq	401728 <ferror@plt+0x118>  // b.none
  4016f4:	stp	x29, x30, [sp, #-32]!
  4016f8:	mov	x29, sp
  4016fc:	asr	x1, x0, #1
  401700:	adrp	x0, 404000 <ferror@plt+0x29f0>
  401704:	ldr	x0, [x0, #592]
  401708:	str	x0, [sp, #24]
  40170c:	mov	x2, x0
  401710:	cbz	x2, 401720 <ferror@plt+0x110>
  401714:	adrp	x0, 415000 <ferror@plt+0x139f0>
  401718:	add	x0, x0, #0x1d0
  40171c:	blr	x2
  401720:	ldp	x29, x30, [sp], #32
  401724:	ret
  401728:	ret
  40172c:	adrp	x0, 415000 <ferror@plt+0x139f0>
  401730:	ldrb	w0, [x0, #504]
  401734:	cbnz	w0, 401758 <ferror@plt+0x148>
  401738:	stp	x29, x30, [sp, #-16]!
  40173c:	mov	x29, sp
  401740:	bl	401684 <ferror@plt+0x74>
  401744:	adrp	x0, 415000 <ferror@plt+0x139f0>
  401748:	mov	w1, #0x1                   	// #1
  40174c:	strb	w1, [x0, #504]
  401750:	ldp	x29, x30, [sp], #16
  401754:	ret
  401758:	ret
  40175c:	stp	x29, x30, [sp, #-16]!
  401760:	mov	x29, sp
  401764:	bl	4016d0 <ferror@plt+0xc0>
  401768:	ldp	x29, x30, [sp], #16
  40176c:	ret
  401770:	sub	sp, sp, #0xf0
  401774:	stp	x22, x21, [sp, #208]
  401778:	mov	x21, x1
  40177c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401780:	stp	x24, x23, [sp, #192]
  401784:	mov	w23, w0
  401788:	add	x1, x1, #0x790
  40178c:	mov	w0, #0x6                   	// #6
  401790:	stp	x29, x30, [sp, #144]
  401794:	stp	x28, x27, [sp, #160]
  401798:	stp	x26, x25, [sp, #176]
  40179c:	stp	x20, x19, [sp, #224]
  4017a0:	add	x29, sp, #0x90
  4017a4:	bl	401600 <setlocale@plt>
  4017a8:	adrp	x19, 404000 <ferror@plt+0x29f0>
  4017ac:	add	x19, x19, #0x362
  4017b0:	adrp	x1, 404000 <ferror@plt+0x29f0>
  4017b4:	add	x1, x1, #0x36d
  4017b8:	mov	x0, x19
  4017bc:	bl	4013f0 <bindtextdomain@plt>
  4017c0:	mov	x0, x19
  4017c4:	bl	401470 <textdomain@plt>
  4017c8:	bl	401b30 <ferror@plt+0x520>
  4017cc:	mov	w8, #0x1                   	// #1
  4017d0:	adrp	x24, 404000 <ferror@plt+0x29f0>
  4017d4:	adrp	x25, 404000 <ferror@plt+0x29f0>
  4017d8:	adrp	x28, 404000 <ferror@plt+0x29f0>
  4017dc:	mov	w19, wzr
  4017e0:	mov	w20, wzr
  4017e4:	mov	w22, wzr
  4017e8:	mov	w27, wzr
  4017ec:	str	w8, [sp, #12]
  4017f0:	add	x24, x24, #0x37f
  4017f4:	add	x25, x25, #0x278
  4017f8:	add	x28, x28, #0x258
  4017fc:	adrp	x26, 415000 <ferror@plt+0x139f0>
  401800:	mov	w0, w23
  401804:	mov	x1, x21
  401808:	mov	x2, x24
  40180c:	mov	x3, x25
  401810:	mov	x4, xzr
  401814:	bl	401480 <getopt_long@plt>
  401818:	sub	w8, w0, #0x56
  40181c:	cmp	w8, #0x1e
  401820:	b.hi	4018c4 <ferror@plt+0x2b4>  // b.pmore
  401824:	adr	x9, 401834 <ferror@plt+0x224>
  401828:	ldrb	w10, [x28, x8]
  40182c:	add	x9, x9, x10, lsl #2
  401830:	br	x9
  401834:	ldr	x20, [x26, #472]
  401838:	adrp	x1, 404000 <ferror@plt+0x29f0>
  40183c:	mov	w2, #0x5                   	// #5
  401840:	mov	x0, xzr
  401844:	add	x1, x1, #0x389
  401848:	bl	401570 <dcgettext@plt>
  40184c:	mov	x1, x0
  401850:	mov	x0, x20
  401854:	bl	403024 <ferror@plt+0x1a14>
  401858:	mov	w20, w0
  40185c:	b	401800 <ferror@plt+0x1f0>
  401860:	str	wzr, [sp, #12]
  401864:	b	401800 <ferror@plt+0x1f0>
  401868:	ldr	x19, [x26, #472]
  40186c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401870:	mov	w2, #0x5                   	// #5
  401874:	mov	x0, xzr
  401878:	add	x1, x1, #0x3b7
  40187c:	bl	401570 <dcgettext@plt>
  401880:	mov	x1, x0
  401884:	mov	x0, x19
  401888:	bl	403024 <ferror@plt+0x1a14>
  40188c:	mov	w19, w0
  401890:	b	401800 <ferror@plt+0x1f0>
  401894:	ldr	x22, [x26, #472]
  401898:	adrp	x1, 404000 <ferror@plt+0x29f0>
  40189c:	mov	w2, #0x5                   	// #5
  4018a0:	mov	x0, xzr
  4018a4:	add	x1, x1, #0x3a1
  4018a8:	bl	401570 <dcgettext@plt>
  4018ac:	mov	x1, x0
  4018b0:	mov	x0, x22
  4018b4:	bl	403024 <ferror@plt+0x1a14>
  4018b8:	mov	w22, w0
  4018bc:	mov	w27, #0x1                   	// #1
  4018c0:	b	401800 <ferror@plt+0x1f0>
  4018c4:	cmn	w0, #0x1
  4018c8:	b.ne	401a54 <ferror@plt+0x444>  // b.any
  4018cc:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4018d0:	ldrsw	x24, [x8, #480]
  4018d4:	cmp	w24, w23
  4018d8:	b.ge	401a3c <ferror@plt+0x42c>  // b.tcont
  4018dc:	ldr	x0, [x21, x24, lsl #3]
  4018e0:	add	x1, sp, #0x10
  4018e4:	bl	404210 <ferror@plt+0x2c00>
  4018e8:	tbnz	w0, #31, 401a8c <ferror@plt+0x47c>
  4018ec:	ldr	w8, [sp, #32]
  4018f0:	and	w8, w8, #0xf000
  4018f4:	cmp	w8, #0x6, lsl #12
  4018f8:	b.ne	401a98 <ferror@plt+0x488>  // b.any
  4018fc:	ldr	x1, [x21, x24, lsl #3]
  401900:	add	x0, sp, #0x10
  401904:	mov	w2, #0x2                   	// #2
  401908:	bl	40256c <ferror@plt+0xf5c>
  40190c:	tbnz	w0, #31, 401abc <ferror@plt+0x4ac>
  401910:	adrp	x21, 415000 <ferror@plt+0x139f0>
  401914:	add	x21, x21, #0x200
  401918:	mov	w1, #0x204                 	// #516
  40191c:	movk	w1, #0x8020, lsl #16
  401920:	mov	x2, x21
  401924:	mov	w23, w0
  401928:	bl	4015f0 <ioctl@plt>
  40192c:	tbnz	w0, #31, 401ae0 <ferror@plt+0x4d0>
  401930:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401934:	add	x1, x1, #0x48a
  401938:	mov	w2, #0x5                   	// #5
  40193c:	mov	x0, xzr
  401940:	bl	401570 <dcgettext@plt>
  401944:	ldr	w8, [x21, #8]
  401948:	adrp	x9, 404000 <ferror@plt+0x29f0>
  40194c:	adrp	x10, 404000 <ferror@plt+0x29f0>
  401950:	add	x9, x9, #0x4cb
  401954:	add	x10, x10, #0x4c4
  401958:	cmp	w8, #0x2
  40195c:	mov	x24, x0
  401960:	csel	x1, x10, x9, eq  // eq = none
  401964:	mov	w2, #0x5                   	// #5
  401968:	mov	x0, xzr
  40196c:	bl	401570 <dcgettext@plt>
  401970:	ldp	w8, w3, [x21]
  401974:	ldr	w2, [x21, #12]
  401978:	mov	x1, x0
  40197c:	mov	x0, x24
  401980:	lsr	w4, w8, #1
  401984:	bl	4015a0 <printf@plt>
  401988:	ldr	w8, [x21, #12]
  40198c:	cmp	w27, #0x0
  401990:	sub	w9, w8, #0x1
  401994:	csel	w21, w9, w22, eq  // eq = none
  401998:	cmp	w20, w8
  40199c:	b.cs	401aec <ferror@plt+0x4dc>  // b.hs, b.nlast
  4019a0:	cmp	w21, w8
  4019a4:	b.cs	401af8 <ferror@plt+0x4e8>  // b.hs, b.nlast
  4019a8:	cmp	w20, w21
  4019ac:	b.hi	401b04 <ferror@plt+0x4f4>  // b.pmore
  4019b0:	mov	w0, w23
  4019b4:	mov	w1, w20
  4019b8:	mov	w2, w21
  4019bc:	bl	401cdc <ferror@plt+0x6cc>
  4019c0:	ldr	w8, [sp, #12]
  4019c4:	cbz	w8, 4019dc <ferror@plt+0x3cc>
  4019c8:	mov	w0, w23
  4019cc:	mov	w1, w20
  4019d0:	mov	w2, w21
  4019d4:	mov	w3, w19
  4019d8:	bl	401de8 <ferror@plt+0x7d8>
  4019dc:	mov	w0, w23
  4019e0:	bl	402058 <ferror@plt+0xa48>
  4019e4:	cbnz	w0, 401b10 <ferror@plt+0x500>
  4019e8:	ldp	x20, x19, [sp, #224]
  4019ec:	ldp	x22, x21, [sp, #208]
  4019f0:	ldp	x24, x23, [sp, #192]
  4019f4:	ldp	x26, x25, [sp, #176]
  4019f8:	ldp	x28, x27, [sp, #160]
  4019fc:	ldp	x29, x30, [sp, #144]
  401a00:	add	sp, sp, #0xf0
  401a04:	ret
  401a08:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401a0c:	add	x1, x1, #0x3d1
  401a10:	mov	w2, #0x5                   	// #5
  401a14:	mov	x0, xzr
  401a18:	bl	401570 <dcgettext@plt>
  401a1c:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401a20:	ldr	x1, [x8, #496]
  401a24:	adrp	x2, 404000 <ferror@plt+0x29f0>
  401a28:	add	x2, x2, #0x3dd
  401a2c:	bl	4015a0 <printf@plt>
  401a30:	mov	w0, wzr
  401a34:	bl	401300 <exit@plt>
  401a38:	bl	401b4c <ferror@plt+0x53c>
  401a3c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401a40:	add	x1, x1, #0x416
  401a44:	mov	w2, #0x5                   	// #5
  401a48:	mov	x0, xzr
  401a4c:	bl	401570 <dcgettext@plt>
  401a50:	bl	401530 <warnx@plt>
  401a54:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401a58:	ldr	x19, [x8, #464]
  401a5c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401a60:	add	x1, x1, #0x3ef
  401a64:	mov	w2, #0x5                   	// #5
  401a68:	mov	x0, xzr
  401a6c:	bl	401570 <dcgettext@plt>
  401a70:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401a74:	ldr	x2, [x8, #496]
  401a78:	mov	x1, x0
  401a7c:	mov	x0, x19
  401a80:	bl	4015d0 <fprintf@plt>
  401a84:	mov	w0, #0x1                   	// #1
  401a88:	bl	401300 <exit@plt>
  401a8c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401a90:	add	x1, x1, #0x42a
  401a94:	b	401ac4 <ferror@plt+0x4b4>
  401a98:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401a9c:	add	x1, x1, #0x43c
  401aa0:	mov	w2, #0x5                   	// #5
  401aa4:	mov	x0, xzr
  401aa8:	bl	401570 <dcgettext@plt>
  401aac:	ldr	x2, [x21, x24, lsl #3]
  401ab0:	mov	x1, x0
  401ab4:	mov	w0, #0x1                   	// #1
  401ab8:	bl	401580 <errx@plt>
  401abc:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401ac0:	add	x1, x1, #0x453
  401ac4:	mov	w2, #0x5                   	// #5
  401ac8:	mov	x0, xzr
  401acc:	bl	401570 <dcgettext@plt>
  401ad0:	ldr	x2, [x21, x24, lsl #3]
  401ad4:	mov	x1, x0
  401ad8:	mov	w0, #0x1                   	// #1
  401adc:	bl	4015e0 <err@plt>
  401ae0:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401ae4:	add	x1, x1, #0x462
  401ae8:	b	401b18 <ferror@plt+0x508>
  401aec:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401af0:	add	x1, x1, #0x4d2
  401af4:	b	401b18 <ferror@plt+0x508>
  401af8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401afc:	add	x1, x1, #0x50f
  401b00:	b	401b18 <ferror@plt+0x508>
  401b04:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401b08:	add	x1, x1, #0x54a
  401b0c:	b	401b18 <ferror@plt+0x508>
  401b10:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401b14:	add	x1, x1, #0x586
  401b18:	mov	w2, #0x5                   	// #5
  401b1c:	mov	x0, xzr
  401b20:	bl	401570 <dcgettext@plt>
  401b24:	mov	x1, x0
  401b28:	mov	w0, #0x1                   	// #1
  401b2c:	bl	4015e0 <err@plt>
  401b30:	stp	x29, x30, [sp, #-16]!
  401b34:	adrp	x0, 402000 <ferror@plt+0x9f0>
  401b38:	add	x0, x0, #0x90
  401b3c:	mov	x29, sp
  401b40:	bl	404200 <ferror@plt+0x2bf0>
  401b44:	ldp	x29, x30, [sp], #16
  401b48:	ret
  401b4c:	stp	x29, x30, [sp, #-32]!
  401b50:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401b54:	str	x19, [sp, #16]
  401b58:	ldr	x19, [x8, #488]
  401b5c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401b60:	add	x1, x1, #0x59f
  401b64:	mov	w2, #0x5                   	// #5
  401b68:	mov	x0, xzr
  401b6c:	mov	x29, sp
  401b70:	bl	401570 <dcgettext@plt>
  401b74:	mov	x1, x19
  401b78:	bl	4012f0 <fputs@plt>
  401b7c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401b80:	add	x1, x1, #0x5a8
  401b84:	mov	w2, #0x5                   	// #5
  401b88:	mov	x0, xzr
  401b8c:	bl	401570 <dcgettext@plt>
  401b90:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401b94:	ldr	x2, [x8, #496]
  401b98:	mov	x1, x0
  401b9c:	mov	x0, x19
  401ba0:	bl	4015d0 <fprintf@plt>
  401ba4:	mov	w0, #0xa                   	// #10
  401ba8:	mov	x1, x19
  401bac:	bl	401360 <fputc@plt>
  401bb0:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401bb4:	add	x1, x1, #0x5c0
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	mov	x0, xzr
  401bc0:	bl	401570 <dcgettext@plt>
  401bc4:	mov	x1, x19
  401bc8:	bl	4012f0 <fputs@plt>
  401bcc:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401bd0:	add	x1, x1, #0x5ed
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	mov	x0, xzr
  401bdc:	bl	401570 <dcgettext@plt>
  401be0:	mov	x1, x19
  401be4:	bl	4012f0 <fputs@plt>
  401be8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401bec:	add	x1, x1, #0x5f8
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	mov	x0, xzr
  401bf8:	bl	401570 <dcgettext@plt>
  401bfc:	mov	x1, x19
  401c00:	bl	4012f0 <fputs@plt>
  401c04:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401c08:	add	x1, x1, #0x62d
  401c0c:	mov	w2, #0x5                   	// #5
  401c10:	mov	x0, xzr
  401c14:	bl	401570 <dcgettext@plt>
  401c18:	mov	x1, x19
  401c1c:	bl	4012f0 <fputs@plt>
  401c20:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401c24:	add	x1, x1, #0x655
  401c28:	mov	w2, #0x5                   	// #5
  401c2c:	mov	x0, xzr
  401c30:	bl	401570 <dcgettext@plt>
  401c34:	mov	x1, x19
  401c38:	bl	4012f0 <fputs@plt>
  401c3c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401c40:	add	x1, x1, #0x6c2
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	mov	x0, xzr
  401c4c:	bl	401570 <dcgettext@plt>
  401c50:	mov	x1, x19
  401c54:	bl	4012f0 <fputs@plt>
  401c58:	mov	w0, #0xa                   	// #10
  401c5c:	mov	x1, x19
  401c60:	bl	401360 <fputc@plt>
  401c64:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401c68:	add	x1, x1, #0x71d
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	mov	x0, xzr
  401c74:	bl	401570 <dcgettext@plt>
  401c78:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401c7c:	mov	x19, x0
  401c80:	add	x1, x1, #0x73e
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	mov	x0, xzr
  401c8c:	bl	401570 <dcgettext@plt>
  401c90:	mov	x4, x0
  401c94:	adrp	x0, 404000 <ferror@plt+0x29f0>
  401c98:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401c9c:	adrp	x3, 404000 <ferror@plt+0x29f0>
  401ca0:	add	x0, x0, #0x700
  401ca4:	add	x1, x1, #0x711
  401ca8:	add	x3, x3, #0x72f
  401cac:	mov	x2, x19
  401cb0:	bl	4015a0 <printf@plt>
  401cb4:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401cb8:	add	x1, x1, #0x74e
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	mov	x0, xzr
  401cc4:	bl	401570 <dcgettext@plt>
  401cc8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401ccc:	add	x1, x1, #0x769
  401cd0:	bl	4015a0 <printf@plt>
  401cd4:	mov	w0, wzr
  401cd8:	bl	401300 <exit@plt>
  401cdc:	sub	sp, sp, #0x50
  401ce0:	stp	x22, x21, [sp, #48]
  401ce4:	mov	w21, w1
  401ce8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401cec:	stp	x20, x19, [sp, #64]
  401cf0:	mov	w20, w2
  401cf4:	mov	w19, w0
  401cf8:	add	x1, x1, #0x775
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	mov	x0, xzr
  401d04:	stp	x29, x30, [sp, #16]
  401d08:	str	x23, [sp, #32]
  401d0c:	add	x29, sp, #0x10
  401d10:	bl	401570 <dcgettext@plt>
  401d14:	bl	4015a0 <printf@plt>
  401d18:	adrp	x22, 415000 <ferror@plt+0x139f0>
  401d1c:	ldr	x0, [x22, #488]
  401d20:	bl	401520 <fflush@plt>
  401d24:	mov	w0, w19
  401d28:	bl	402178 <ferror@plt+0xb68>
  401d2c:	cmp	w21, w20
  401d30:	str	w21, [sp, #8]
  401d34:	b.ls	401d7c <ferror@plt+0x76c>  // b.plast
  401d38:	mov	w0, w19
  401d3c:	bl	4021dc <ferror@plt+0xbcc>
  401d40:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401d44:	add	x1, x1, #0x79e
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	mov	x0, xzr
  401d50:	bl	401570 <dcgettext@plt>
  401d54:	mov	x1, x0
  401d58:	adrp	x0, 404000 <ferror@plt+0x29f0>
  401d5c:	add	x0, x0, #0x791
  401d60:	bl	4015a0 <printf@plt>
  401d64:	ldp	x20, x19, [sp, #64]
  401d68:	ldp	x22, x21, [sp, #48]
  401d6c:	ldr	x23, [sp, #32]
  401d70:	ldp	x29, x30, [sp, #16]
  401d74:	add	sp, sp, #0x50
  401d78:	ret
  401d7c:	adrp	x21, 404000 <ferror@plt+0x29f0>
  401d80:	adrp	x23, 415000 <ferror@plt+0x139f0>
  401d84:	add	x21, x21, #0x785
  401d88:	b	401d9c <ferror@plt+0x78c>
  401d8c:	add	w8, w1, #0x1
  401d90:	cmp	w8, w20
  401d94:	str	w8, [sp, #8]
  401d98:	b.hi	401d38 <ferror@plt+0x728>  // b.pmore
  401d9c:	ldr	w8, [x23, #520]
  401da0:	ldr	w1, [sp, #8]
  401da4:	str	wzr, [sp, #4]
  401da8:	cbz	w8, 401d8c <ferror@plt+0x77c>
  401dac:	mov	w2, wzr
  401db0:	mov	x0, x21
  401db4:	bl	4015a0 <printf@plt>
  401db8:	ldr	x0, [x22, #488]
  401dbc:	bl	401520 <fflush@plt>
  401dc0:	mov	x1, sp
  401dc4:	mov	w0, w19
  401dc8:	bl	4021a8 <ferror@plt+0xb98>
  401dcc:	ldp	w8, w1, [sp, #4]
  401dd0:	ldr	w9, [x23, #520]
  401dd4:	add	w2, w8, #0x1
  401dd8:	cmp	w2, w9
  401ddc:	str	w2, [sp, #4]
  401de0:	b.cc	401db0 <ferror@plt+0x7a0>  // b.lo, b.ul, b.last
  401de4:	b	401d8c <ferror@plt+0x77c>
  401de8:	sub	sp, sp, #0x80
  401dec:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401df0:	ldr	w8, [x8, #516]
  401df4:	stp	x20, x19, [sp, #112]
  401df8:	stp	x24, x23, [sp, #80]
  401dfc:	mov	w23, w0
  401e00:	lsl	w8, w8, #9
  401e04:	sxtw	x20, w8
  401e08:	mov	x0, x20
  401e0c:	stp	x29, x30, [sp, #32]
  401e10:	stp	x28, x27, [sp, #48]
  401e14:	stp	x26, x25, [sp, #64]
  401e18:	stp	x22, x21, [sp, #96]
  401e1c:	add	x29, sp, #0x20
  401e20:	mov	w25, w3
  401e24:	mov	w21, w2
  401e28:	mov	w19, w1
  401e2c:	bl	40220c <ferror@plt+0xbfc>
  401e30:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401e34:	mov	x24, x0
  401e38:	add	x1, x1, #0x7d4
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	mov	x0, xzr
  401e44:	bl	401570 <dcgettext@plt>
  401e48:	bl	4015a0 <printf@plt>
  401e4c:	adrp	x27, 415000 <ferror@plt+0x139f0>
  401e50:	ldr	x0, [x27, #488]
  401e54:	bl	401520 <fflush@plt>
  401e58:	add	x1, sp, #0x10
  401e5c:	mov	w0, w23
  401e60:	stp	wzr, w19, [sp, #20]
  401e64:	bl	402248 <ferror@plt+0xc38>
  401e68:	cmp	w19, w21
  401e6c:	str	w21, [sp, #12]
  401e70:	str	w19, [sp, #24]
  401e74:	b.ls	401eb8 <ferror@plt+0x8a8>  // b.plast
  401e78:	mov	x0, x24
  401e7c:	bl	4014d0 <free@plt>
  401e80:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401e84:	add	x1, x1, #0x79e
  401e88:	mov	w2, #0x5                   	// #5
  401e8c:	mov	x0, xzr
  401e90:	bl	401570 <dcgettext@plt>
  401e94:	bl	4015a0 <printf@plt>
  401e98:	ldp	x20, x19, [sp, #112]
  401e9c:	ldp	x22, x21, [sp, #96]
  401ea0:	ldp	x24, x23, [sp, #80]
  401ea4:	ldp	x26, x25, [sp, #64]
  401ea8:	ldp	x28, x27, [sp, #48]
  401eac:	ldp	x29, x30, [sp, #32]
  401eb0:	add	sp, sp, #0x80
  401eb4:	ret
  401eb8:	and	x28, x20, #0xffffffff
  401ebc:	adrp	x22, 415000 <ferror@plt+0x139f0>
  401ec0:	b	401ed8 <ferror@plt+0x8c8>
  401ec4:	ldr	w9, [sp, #12]
  401ec8:	add	w8, w1, #0x1
  401ecc:	str	w8, [sp, #24]
  401ed0:	cmp	w8, w9
  401ed4:	b.hi	401e78 <ferror@plt+0x868>  // b.pmore
  401ed8:	ldr	w8, [x22, #520]
  401edc:	ldr	w1, [sp, #24]
  401ee0:	str	wzr, [sp, #20]
  401ee4:	cbnz	w8, 401f28 <ferror@plt+0x918>
  401ee8:	b	401ec4 <ferror@plt+0x8b4>
  401eec:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	mov	x0, xzr
  401ef8:	add	x1, x1, #0x829
  401efc:	bl	401570 <dcgettext@plt>
  401f00:	ldp	w2, w1, [sp, #20]
  401f04:	bl	4015a0 <printf@plt>
  401f08:	ldr	x0, [x27, #488]
  401f0c:	bl	401520 <fflush@plt>
  401f10:	ldp	w8, w1, [sp, #20]
  401f14:	ldr	w9, [x22, #520]
  401f18:	add	w8, w8, #0x1
  401f1c:	cmp	w8, w9
  401f20:	str	w8, [sp, #20]
  401f24:	b.cs	401ec4 <ferror@plt+0x8b4>  // b.hs, b.nlast
  401f28:	adrp	x0, 404000 <ferror@plt+0x29f0>
  401f2c:	add	x0, x0, #0x7e3
  401f30:	bl	4015a0 <printf@plt>
  401f34:	ldr	x0, [x27, #488]
  401f38:	bl	401520 <fflush@plt>
  401f3c:	mov	w21, w25
  401f40:	mov	w0, w23
  401f44:	mov	x1, x24
  401f48:	mov	x2, x20
  401f4c:	bl	401540 <read@plt>
  401f50:	mov	x26, x0
  401f54:	cmp	w20, w26
  401f58:	b.eq	401f94 <ferror@plt+0x984>  // b.none
  401f5c:	cbz	w21, 401ff8 <ferror@plt+0x9e8>
  401f60:	mov	w0, w23
  401f64:	bl	402178 <ferror@plt+0xb68>
  401f68:	add	x1, sp, #0x10
  401f6c:	mov	w0, w23
  401f70:	bl	4021a8 <ferror@plt+0xb98>
  401f74:	mov	w0, w23
  401f78:	bl	4021dc <ferror@plt+0xbcc>
  401f7c:	add	x1, sp, #0x10
  401f80:	mov	w0, w23
  401f84:	bl	402248 <ferror@plt+0xc38>
  401f88:	subs	w21, w21, #0x1
  401f8c:	b.ne	401f40 <ferror@plt+0x930>  // b.any
  401f90:	b	401ff8 <ferror@plt+0x9e8>
  401f94:	cmp	w20, #0x1
  401f98:	mov	x26, x28
  401f9c:	mov	x19, x24
  401fa0:	b.ge	401fb4 <ferror@plt+0x9a4>  // b.tcont
  401fa4:	b	401f10 <ferror@plt+0x900>
  401fa8:	subs	x26, x26, #0x1
  401fac:	add	x19, x19, #0x1
  401fb0:	b.eq	401f10 <ferror@plt+0x900>  // b.none
  401fb4:	ldrb	w8, [x19]
  401fb8:	cmp	w8, #0xf6
  401fbc:	b.eq	401fa8 <ferror@plt+0x998>  // b.none
  401fc0:	cbz	w21, 401eec <ferror@plt+0x8dc>
  401fc4:	mov	w0, w23
  401fc8:	bl	402178 <ferror@plt+0xb68>
  401fcc:	add	x1, sp, #0x10
  401fd0:	mov	w0, w23
  401fd4:	bl	4021a8 <ferror@plt+0xb98>
  401fd8:	mov	w0, w23
  401fdc:	bl	4021dc <ferror@plt+0xbcc>
  401fe0:	add	x1, sp, #0x10
  401fe4:	mov	w0, w23
  401fe8:	bl	402248 <ferror@plt+0xc38>
  401fec:	subs	w21, w21, #0x1
  401ff0:	b.ne	401fa8 <ferror@plt+0x998>  // b.any
  401ff4:	b	401eec <ferror@plt+0x8dc>
  401ff8:	tbz	w26, #31, 402014 <ferror@plt+0xa04>
  401ffc:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402000:	add	x1, x1, #0x7ea
  402004:	mov	w2, #0x5                   	// #5
  402008:	mov	x0, xzr
  40200c:	bl	401570 <dcgettext@plt>
  402010:	bl	401320 <perror@plt>
  402014:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402018:	ldr	x21, [x8, #464]
  40201c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402020:	add	x1, x1, #0x7f1
  402024:	mov	w2, #0x5                   	// #5
  402028:	mov	x0, xzr
  40202c:	bl	401570 <dcgettext@plt>
  402030:	ldp	w3, w2, [sp, #20]
  402034:	mov	x1, x0
  402038:	mov	x0, x21
  40203c:	mov	w4, w20
  402040:	mov	w5, w26
  402044:	bl	4015d0 <fprintf@plt>
  402048:	mov	x0, x24
  40204c:	bl	4014d0 <free@plt>
  402050:	mov	w0, #0x1                   	// #1
  402054:	bl	401300 <exit@plt>
  402058:	stp	x29, x30, [sp, #-32]!
  40205c:	stp	x20, x19, [sp, #16]
  402060:	mov	x29, sp
  402064:	mov	w19, w0
  402068:	bl	4013b0 <fsync@plt>
  40206c:	mov	w20, w0
  402070:	mov	w0, w19
  402074:	bl	401430 <close@plt>
  402078:	orr	w8, w0, w20
  40207c:	ldp	x20, x19, [sp, #16]
  402080:	cmp	w8, #0x0
  402084:	csetm	w0, ne  // ne = any
  402088:	ldp	x29, x30, [sp], #32
  40208c:	ret
  402090:	stp	x29, x30, [sp, #-32]!
  402094:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402098:	ldr	x0, [x8, #488]
  40209c:	str	x19, [sp, #16]
  4020a0:	mov	x29, sp
  4020a4:	bl	40210c <ferror@plt+0xafc>
  4020a8:	cbz	w0, 4020bc <ferror@plt+0xaac>
  4020ac:	bl	4015b0 <__errno_location@plt>
  4020b0:	ldr	w8, [x0]
  4020b4:	cmp	w8, #0x20
  4020b8:	b.ne	4020d8 <ferror@plt+0xac8>  // b.any
  4020bc:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4020c0:	ldr	x0, [x8, #464]
  4020c4:	bl	40210c <ferror@plt+0xafc>
  4020c8:	cbnz	w0, 4020f8 <ferror@plt+0xae8>
  4020cc:	ldr	x19, [sp, #16]
  4020d0:	ldp	x29, x30, [sp], #32
  4020d4:	ret
  4020d8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  4020dc:	add	x1, x1, #0x593
  4020e0:	mov	w2, #0x5                   	// #5
  4020e4:	mov	x0, xzr
  4020e8:	mov	w19, w8
  4020ec:	bl	401570 <dcgettext@plt>
  4020f0:	cbnz	w19, 402100 <ferror@plt+0xaf0>
  4020f4:	bl	401530 <warnx@plt>
  4020f8:	mov	w0, #0x1                   	// #1
  4020fc:	bl	4012c0 <_exit@plt>
  402100:	bl	4014a0 <warn@plt>
  402104:	mov	w0, #0x1                   	// #1
  402108:	bl	4012c0 <_exit@plt>
  40210c:	stp	x29, x30, [sp, #-32]!
  402110:	stp	x20, x19, [sp, #16]
  402114:	mov	x29, sp
  402118:	mov	x20, x0
  40211c:	bl	4015b0 <__errno_location@plt>
  402120:	mov	x19, x0
  402124:	str	wzr, [x0]
  402128:	mov	x0, x20
  40212c:	bl	401610 <ferror@plt>
  402130:	cbnz	w0, 402140 <ferror@plt+0xb30>
  402134:	mov	x0, x20
  402138:	bl	401520 <fflush@plt>
  40213c:	cbz	w0, 402158 <ferror@plt+0xb48>
  402140:	ldr	w8, [x19]
  402144:	cmp	w8, #0x9
  402148:	csetm	w0, ne  // ne = any
  40214c:	ldp	x20, x19, [sp, #16]
  402150:	ldp	x29, x30, [sp], #32
  402154:	ret
  402158:	mov	x0, x20
  40215c:	bl	4013a0 <fileno@plt>
  402160:	tbnz	w0, #31, 402140 <ferror@plt+0xb30>
  402164:	bl	401310 <dup@plt>
  402168:	tbnz	w0, #31, 402140 <ferror@plt+0xb30>
  40216c:	bl	401430 <close@plt>
  402170:	cbnz	w0, 402140 <ferror@plt+0xb30>
  402174:	b	40214c <ferror@plt+0xb3c>
  402178:	stp	x29, x30, [sp, #-16]!
  40217c:	mov	w1, #0x247                 	// #583
  402180:	mov	x2, xzr
  402184:	mov	x29, sp
  402188:	bl	4015f0 <ioctl@plt>
  40218c:	tbnz	w0, #31, 402198 <ferror@plt+0xb88>
  402190:	ldp	x29, x30, [sp], #16
  402194:	ret
  402198:	adrp	x1, 404000 <ferror@plt+0x29f0>
  40219c:	add	x1, x1, #0x7a4
  4021a0:	mov	w0, #0x1                   	// #1
  4021a4:	bl	4015e0 <err@plt>
  4021a8:	stp	x29, x30, [sp, #-16]!
  4021ac:	mov	x2, x1
  4021b0:	mov	w1, #0x248                 	// #584
  4021b4:	movk	w1, #0x400c, lsl #16
  4021b8:	mov	x29, sp
  4021bc:	bl	4015f0 <ioctl@plt>
  4021c0:	tbnz	w0, #31, 4021cc <ferror@plt+0xbbc>
  4021c4:	ldp	x29, x30, [sp], #16
  4021c8:	ret
  4021cc:	adrp	x1, 404000 <ferror@plt+0x29f0>
  4021d0:	add	x1, x1, #0x7b4
  4021d4:	mov	w0, #0x1                   	// #1
  4021d8:	bl	4015e0 <err@plt>
  4021dc:	stp	x29, x30, [sp, #-16]!
  4021e0:	mov	w1, #0x249                 	// #585
  4021e4:	mov	x2, xzr
  4021e8:	mov	x29, sp
  4021ec:	bl	4015f0 <ioctl@plt>
  4021f0:	tbnz	w0, #31, 4021fc <ferror@plt+0xbec>
  4021f4:	ldp	x29, x30, [sp], #16
  4021f8:	ret
  4021fc:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402200:	add	x1, x1, #0x7c4
  402204:	mov	w0, #0x1                   	// #1
  402208:	bl	4015e0 <err@plt>
  40220c:	stp	x29, x30, [sp, #-32]!
  402210:	str	x19, [sp, #16]
  402214:	mov	x29, sp
  402218:	mov	x19, x0
  40221c:	bl	4013c0 <malloc@plt>
  402220:	cbz	x19, 402228 <ferror@plt+0xc18>
  402224:	cbz	x0, 402234 <ferror@plt+0xc24>
  402228:	ldr	x19, [sp, #16]
  40222c:	ldp	x29, x30, [sp], #32
  402230:	ret
  402234:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402238:	add	x1, x1, #0x856
  40223c:	mov	w0, #0x1                   	// #1
  402240:	mov	x2, x19
  402244:	bl	4015e0 <err@plt>
  402248:	stp	x29, x30, [sp, #-16]!
  40224c:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402250:	add	x8, x8, #0x204
  402254:	ldp	w10, w9, [x1, #4]
  402258:	ldp	w8, w11, [x8]
  40225c:	mov	w2, wzr
  402260:	mov	x29, sp
  402264:	madd	x9, x11, x9, x10
  402268:	mul	x8, x8, x9
  40226c:	lsl	x1, x8, #9
  402270:	bl	401370 <lseek@plt>
  402274:	ldp	x29, x30, [sp], #16
  402278:	ret
  40227c:	sub	sp, sp, #0x90
  402280:	mov	x1, sp
  402284:	stp	x29, x30, [sp, #128]
  402288:	add	x29, sp, #0x80
  40228c:	bl	404220 <ferror@plt+0x2c10>
  402290:	ldr	w8, [sp, #16]
  402294:	cmp	w0, #0x0
  402298:	ldp	x29, x30, [sp, #128]
  40229c:	cset	w9, eq  // eq = none
  4022a0:	and	w8, w8, #0xf000
  4022a4:	cmp	w8, #0x6, lsl #12
  4022a8:	cset	w8, eq  // eq = none
  4022ac:	and	w0, w9, w8
  4022b0:	add	sp, sp, #0x90
  4022b4:	ret
  4022b8:	stp	x29, x30, [sp, #-64]!
  4022bc:	mov	w1, #0x400                 	// #1024
  4022c0:	str	x23, [sp, #16]
  4022c4:	stp	x22, x21, [sp, #32]
  4022c8:	stp	x20, x19, [sp, #48]
  4022cc:	mov	x29, sp
  4022d0:	mov	w19, w0
  4022d4:	mov	w20, #0x400                 	// #1024
  4022d8:	bl	402378 <ferror@plt+0xd68>
  4022dc:	cbz	x0, 402318 <ferror@plt+0xd08>
  4022e0:	mov	w21, #0x400                 	// #1024
  4022e4:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  4022e8:	cmn	x21, #0x1
  4022ec:	b.eq	402360 <ferror@plt+0xd50>  // b.none
  4022f0:	lsl	x8, x21, #1
  4022f4:	cmp	x21, x23
  4022f8:	csinv	x20, x8, xzr, ls  // ls = plast
  4022fc:	mov	w0, w19
  402300:	mov	x1, x20
  402304:	bl	402378 <ferror@plt+0xd68>
  402308:	mov	x22, x21
  40230c:	mov	x21, x20
  402310:	cbnz	x0, 4022e8 <ferror@plt+0xcd8>
  402314:	b	402340 <ferror@plt+0xd30>
  402318:	mov	x22, xzr
  40231c:	b	402340 <ferror@plt+0xd30>
  402320:	add	x8, x22, x20
  402324:	lsr	x21, x8, #1
  402328:	mov	w0, w19
  40232c:	mov	x1, x21
  402330:	bl	402378 <ferror@plt+0xd68>
  402334:	cmp	x0, #0x0
  402338:	csel	x20, x21, x20, eq  // eq = none
  40233c:	csel	x22, x22, x21, eq  // eq = none
  402340:	sub	x8, x20, #0x1
  402344:	cmp	x22, x8
  402348:	b.cc	402320 <ferror@plt+0xd10>  // b.lo, b.ul, b.last
  40234c:	mov	w0, w19
  402350:	mov	x1, xzr
  402354:	bl	402378 <ferror@plt+0xd68>
  402358:	add	x0, x22, #0x1
  40235c:	b	402364 <ferror@plt+0xd54>
  402360:	mov	x0, #0xffffffffffffffff    	// #-1
  402364:	ldp	x20, x19, [sp, #48]
  402368:	ldp	x22, x21, [sp, #32]
  40236c:	ldr	x23, [sp, #16]
  402370:	ldp	x29, x30, [sp], #64
  402374:	ret
  402378:	stp	x29, x30, [sp, #-32]!
  40237c:	mov	w2, wzr
  402380:	str	x19, [sp, #16]
  402384:	mov	x29, sp
  402388:	mov	w19, w0
  40238c:	bl	401370 <lseek@plt>
  402390:	tbnz	x0, #63, 4023b0 <ferror@plt+0xda0>
  402394:	add	x1, x29, #0x1c
  402398:	mov	w2, #0x1                   	// #1
  40239c:	mov	w0, w19
  4023a0:	bl	401540 <read@plt>
  4023a4:	cmp	x0, #0x0
  4023a8:	cset	w0, gt
  4023ac:	b	4023b4 <ferror@plt+0xda4>
  4023b0:	mov	x0, xzr
  4023b4:	ldr	x19, [sp, #16]
  4023b8:	ldp	x29, x30, [sp], #32
  4023bc:	ret
  4023c0:	sub	sp, sp, #0xa0
  4023c4:	stp	x20, x19, [sp, #144]
  4023c8:	mov	x19, x1
  4023cc:	mov	w1, #0x1272                	// #4722
  4023d0:	movk	w1, #0x8008, lsl #16
  4023d4:	mov	x2, x19
  4023d8:	stp	x29, x30, [sp, #128]
  4023dc:	add	x29, sp, #0x80
  4023e0:	mov	w20, w0
  4023e4:	bl	4015f0 <ioctl@plt>
  4023e8:	tbnz	w0, #31, 4023f4 <ferror@plt+0xde4>
  4023ec:	mov	w0, wzr
  4023f0:	b	402438 <ferror@plt+0xe28>
  4023f4:	mov	x2, sp
  4023f8:	mov	w1, #0x1260                	// #4704
  4023fc:	mov	w0, w20
  402400:	bl	4015f0 <ioctl@plt>
  402404:	tbnz	w0, #31, 402410 <ferror@plt+0xe00>
  402408:	ldr	x8, [sp]
  40240c:	b	40242c <ferror@plt+0xe1c>
  402410:	mov	w1, #0x204                 	// #516
  402414:	mov	x2, sp
  402418:	movk	w1, #0x8020, lsl #16
  40241c:	mov	w0, w20
  402420:	bl	4015f0 <ioctl@plt>
  402424:	tbnz	w0, #31, 402448 <ferror@plt+0xe38>
  402428:	ldr	w8, [sp]
  40242c:	mov	w0, wzr
  402430:	lsl	x8, x8, #9
  402434:	str	x8, [x19]
  402438:	ldp	x20, x19, [sp, #144]
  40243c:	ldp	x29, x30, [sp, #128]
  402440:	add	sp, sp, #0xa0
  402444:	ret
  402448:	mov	x1, sp
  40244c:	mov	w0, w20
  402450:	bl	404220 <ferror@plt+0x2c10>
  402454:	cbnz	w0, 40247c <ferror@plt+0xe6c>
  402458:	ldr	w8, [sp, #16]
  40245c:	and	w8, w8, #0xf000
  402460:	cmp	w8, #0x8, lsl #12
  402464:	b.ne	40247c <ferror@plt+0xe6c>  // b.any
  402468:	ldr	x9, [sp, #48]
  40246c:	mov	w0, wzr
  402470:	mov	w8, wzr
  402474:	str	x9, [x19]
  402478:	b	402490 <ferror@plt+0xe80>
  40247c:	ldr	w8, [sp, #16]
  402480:	and	w8, w8, #0xf000
  402484:	cmp	w8, #0x6, lsl #12
  402488:	cset	w8, eq  // eq = none
  40248c:	csetm	w0, ne  // ne = any
  402490:	cbz	w8, 402438 <ferror@plt+0xe28>
  402494:	mov	w0, w20
  402498:	bl	4022b8 <ferror@plt+0xca8>
  40249c:	mov	x8, x0
  4024a0:	mov	w0, wzr
  4024a4:	b	402434 <ferror@plt+0xe24>
  4024a8:	stp	x29, x30, [sp, #-32]!
  4024ac:	mov	x29, sp
  4024b0:	str	x19, [sp, #16]
  4024b4:	mov	x19, x1
  4024b8:	add	x1, x29, #0x18
  4024bc:	bl	4023c0 <ferror@plt+0xdb0>
  4024c0:	cbz	w0, 4024cc <ferror@plt+0xebc>
  4024c4:	mov	w0, #0xffffffff            	// #-1
  4024c8:	b	4024d8 <ferror@plt+0xec8>
  4024cc:	ldr	x8, [x29, #24]
  4024d0:	lsr	x8, x8, #9
  4024d4:	str	x8, [x19]
  4024d8:	ldr	x19, [sp, #16]
  4024dc:	ldp	x29, x30, [sp], #32
  4024e0:	ret
  4024e4:	stp	x29, x30, [sp, #-16]!
  4024e8:	mov	x2, x1
  4024ec:	mov	w1, #0x1268                	// #4712
  4024f0:	mov	x29, sp
  4024f4:	bl	4015f0 <ioctl@plt>
  4024f8:	asr	w0, w0, #31
  4024fc:	ldp	x29, x30, [sp], #16
  402500:	ret
  402504:	sub	sp, sp, #0x20
  402508:	str	x1, [sp, #8]
  40250c:	add	x2, sp, #0x8
  402510:	mov	w1, #0x127b                	// #4731
  402514:	stp	x29, x30, [sp, #16]
  402518:	add	x29, sp, #0x10
  40251c:	bl	4015f0 <ioctl@plt>
  402520:	ldp	x29, x30, [sp, #16]
  402524:	asr	w0, w0, #31
  402528:	add	sp, sp, #0x20
  40252c:	ret
  402530:	sub	sp, sp, #0x20
  402534:	stp	x29, x30, [sp, #16]
  402538:	add	x29, sp, #0x10
  40253c:	sub	x2, x29, #0x4
  402540:	mov	w1, #0x127a                	// #4730
  402544:	bl	4015f0 <ioctl@plt>
  402548:	ldur	w8, [x29, #-4]
  40254c:	cmp	w0, #0x0
  402550:	ldp	x29, x30, [sp, #16]
  402554:	cset	w9, ge  // ge = tcont
  402558:	cmp	w8, #0x0
  40255c:	cset	w8, ne  // ne = any
  402560:	and	w0, w9, w8
  402564:	add	sp, sp, #0x20
  402568:	ret
  40256c:	stp	x29, x30, [sp, #-48]!
  402570:	stp	x20, x19, [sp, #32]
  402574:	ldr	w8, [x0, #16]
  402578:	mov	x20, x1
  40257c:	orr	w9, w2, #0x80
  402580:	str	x21, [sp, #16]
  402584:	and	w8, w8, #0xf000
  402588:	cmp	w8, #0x6, lsl #12
  40258c:	mov	x21, x0
  402590:	csel	w1, w9, w2, eq  // eq = none
  402594:	mov	x0, x20
  402598:	mov	x29, sp
  40259c:	bl	4013d0 <open@plt>
  4025a0:	mov	w19, w0
  4025a4:	tbnz	w0, #31, 40260c <ferror@plt+0xffc>
  4025a8:	mov	w0, w19
  4025ac:	mov	x1, x21
  4025b0:	bl	402620 <ferror@plt+0x1010>
  4025b4:	cbz	w0, 4025f4 <ferror@plt+0xfe4>
  4025b8:	ldr	w8, [x21, #16]
  4025bc:	and	w8, w8, #0xf000
  4025c0:	cmp	w8, #0x6, lsl #12
  4025c4:	b.ne	40260c <ferror@plt+0xffc>  // b.any
  4025c8:	mov	w0, w19
  4025cc:	bl	402530 <ferror@plt+0xf20>
  4025d0:	cbz	w0, 40260c <ferror@plt+0xffc>
  4025d4:	adrp	x1, 404000 <ferror@plt+0x29f0>
  4025d8:	add	x1, x1, #0x8f0
  4025dc:	mov	w2, #0x5                   	// #5
  4025e0:	mov	x0, xzr
  4025e4:	bl	401570 <dcgettext@plt>
  4025e8:	mov	x1, x20
  4025ec:	bl	401530 <warnx@plt>
  4025f0:	b	40260c <ferror@plt+0xffc>
  4025f4:	mov	w0, w19
  4025f8:	bl	401430 <close@plt>
  4025fc:	bl	4015b0 <__errno_location@plt>
  402600:	mov	w8, #0x4d                  	// #77
  402604:	str	w8, [x0]
  402608:	mov	w19, #0xffffffff            	// #-1
  40260c:	mov	w0, w19
  402610:	ldp	x20, x19, [sp, #32]
  402614:	ldr	x21, [sp, #16]
  402618:	ldp	x29, x30, [sp], #48
  40261c:	ret
  402620:	sub	sp, sp, #0xa0
  402624:	str	x19, [sp, #144]
  402628:	mov	x19, x1
  40262c:	mov	x1, sp
  402630:	stp	x29, x30, [sp, #128]
  402634:	add	x29, sp, #0x80
  402638:	bl	404220 <ferror@plt+0x2c10>
  40263c:	tbnz	w0, #31, 402664 <ferror@plt+0x1054>
  402640:	ldr	x8, [sp]
  402644:	ldr	x9, [x19]
  402648:	cmp	x8, x9
  40264c:	b.ne	402664 <ferror@plt+0x1054>  // b.any
  402650:	ldr	x8, [sp, #8]
  402654:	ldr	x9, [x19, #8]
  402658:	cmp	x8, x9
  40265c:	cset	w0, eq  // eq = none
  402660:	b	402668 <ferror@plt+0x1058>
  402664:	mov	w0, wzr
  402668:	ldr	x19, [sp, #144]
  40266c:	ldp	x29, x30, [sp, #128]
  402670:	add	sp, sp, #0xa0
  402674:	ret
  402678:	stp	x29, x30, [sp, #-16]!
  40267c:	mov	w1, #0x5331                	// #21297
  402680:	mov	x2, xzr
  402684:	mov	x29, sp
  402688:	bl	4015f0 <ioctl@plt>
  40268c:	bic	w0, w0, w0, asr #31
  402690:	ldp	x29, x30, [sp], #16
  402694:	ret
  402698:	sub	sp, sp, #0x30
  40269c:	stp	x20, x19, [sp, #32]
  4026a0:	mov	x19, x2
  4026a4:	mov	x20, x1
  4026a8:	mov	x2, sp
  4026ac:	mov	w1, #0x301                 	// #769
  4026b0:	stp	x29, x30, [sp, #16]
  4026b4:	add	x29, sp, #0x10
  4026b8:	bl	4015f0 <ioctl@plt>
  4026bc:	cbz	w0, 4026c8 <ferror@plt+0x10b8>
  4026c0:	mov	w0, #0xffffffff            	// #-1
  4026c4:	b	4026d8 <ferror@plt+0x10c8>
  4026c8:	ldrb	w8, [sp]
  4026cc:	str	w8, [x20]
  4026d0:	ldrb	w8, [sp, #1]
  4026d4:	str	w8, [x19]
  4026d8:	ldp	x20, x19, [sp, #32]
  4026dc:	ldp	x29, x30, [sp, #16]
  4026e0:	add	sp, sp, #0x30
  4026e4:	ret
  4026e8:	cmp	w0, #0x7f
  4026ec:	b.hi	402774 <ferror@plt+0x1164>  // b.pmore
  4026f0:	adrp	x9, 404000 <ferror@plt+0x29f0>
  4026f4:	mov	w8, w0
  4026f8:	add	x9, x9, #0x870
  4026fc:	adr	x10, 402714 <ferror@plt+0x1104>
  402700:	ldrb	w11, [x9, x8]
  402704:	add	x10, x10, x11, lsl #2
  402708:	adrp	x0, 404000 <ferror@plt+0x29f0>
  40270c:	add	x0, x0, #0x931
  402710:	br	x10
  402714:	adrp	x0, 404000 <ferror@plt+0x29f0>
  402718:	add	x0, x0, #0x90a
  40271c:	ret
  402720:	adrp	x0, 404000 <ferror@plt+0x29f0>
  402724:	add	x0, x0, #0x90f
  402728:	ret
  40272c:	adrp	x0, 404000 <ferror@plt+0x29f0>
  402730:	add	x0, x0, #0x917
  402734:	ret
  402738:	adrp	x0, 404000 <ferror@plt+0x29f0>
  40273c:	add	x0, x0, #0x921
  402740:	ret
  402744:	adrp	x0, 404000 <ferror@plt+0x29f0>
  402748:	add	x0, x0, #0x39d
  40274c:	ret
  402750:	adrp	x0, 404000 <ferror@plt+0x29f0>
  402754:	add	x0, x0, #0x926
  402758:	ret
  40275c:	adrp	x0, 404000 <ferror@plt+0x29f0>
  402760:	add	x0, x0, #0x92e
  402764:	ret
  402768:	adrp	x0, 404000 <ferror@plt+0x29f0>
  40276c:	add	x0, x0, #0x93e
  402770:	ret
  402774:	mov	x0, xzr
  402778:	ret
  40277c:	adrp	x0, 404000 <ferror@plt+0x29f0>
  402780:	add	x0, x0, #0x943
  402784:	ret
  402788:	adrp	x0, 404000 <ferror@plt+0x29f0>
  40278c:	add	x0, x0, #0x948
  402790:	ret
  402794:	adrp	x0, 404000 <ferror@plt+0x29f0>
  402798:	add	x0, x0, #0x952
  40279c:	ret
  4027a0:	adrp	x0, 404000 <ferror@plt+0x29f0>
  4027a4:	add	x0, x0, #0x956
  4027a8:	ret
  4027ac:	adrp	x0, 404000 <ferror@plt+0x29f0>
  4027b0:	add	x0, x0, #0x95a
  4027b4:	ret
  4027b8:	adrp	x0, 404000 <ferror@plt+0x29f0>
  4027bc:	add	x0, x0, #0x936
  4027c0:	ret
  4027c4:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4027c8:	str	w0, [x8, #456]
  4027cc:	ret
  4027d0:	sub	sp, sp, #0x80
  4027d4:	stp	x29, x30, [sp, #32]
  4027d8:	stp	x28, x27, [sp, #48]
  4027dc:	stp	x26, x25, [sp, #64]
  4027e0:	stp	x24, x23, [sp, #80]
  4027e4:	stp	x22, x21, [sp, #96]
  4027e8:	stp	x20, x19, [sp, #112]
  4027ec:	add	x29, sp, #0x20
  4027f0:	str	xzr, [x1]
  4027f4:	cbz	x0, 402830 <ferror@plt+0x1220>
  4027f8:	ldrb	w8, [x0]
  4027fc:	mov	x21, x0
  402800:	cbz	w8, 402830 <ferror@plt+0x1220>
  402804:	mov	x20, x2
  402808:	mov	x19, x1
  40280c:	bl	4014b0 <__ctype_b_loc@plt>
  402810:	ldr	x8, [x0]
  402814:	mov	x23, x0
  402818:	mov	x9, x21
  40281c:	ldrb	w10, [x9], #1
  402820:	ldrh	w11, [x8, x10, lsl #1]
  402824:	tbnz	w11, #13, 40281c <ferror@plt+0x120c>
  402828:	cmp	w10, #0x2d
  40282c:	b.ne	402848 <ferror@plt+0x1238>  // b.any
  402830:	mov	w21, #0xffffffea            	// #-22
  402834:	tbz	w21, #31, 402a74 <ferror@plt+0x1464>
  402838:	neg	w19, w21
  40283c:	bl	4015b0 <__errno_location@plt>
  402840:	str	w19, [x0]
  402844:	b	402a74 <ferror@plt+0x1464>
  402848:	bl	4015b0 <__errno_location@plt>
  40284c:	mov	x25, x0
  402850:	str	wzr, [x0]
  402854:	sub	x1, x29, #0x8
  402858:	mov	x0, x21
  40285c:	mov	w2, wzr
  402860:	stur	xzr, [x29, #-8]
  402864:	bl	401450 <strtoumax@plt>
  402868:	ldur	x24, [x29, #-8]
  40286c:	str	x0, [sp, #16]
  402870:	cmp	x24, x21
  402874:	b.eq	40288c <ferror@plt+0x127c>  // b.none
  402878:	add	x8, x0, #0x1
  40287c:	cmp	x8, #0x1
  402880:	b.hi	4028a4 <ferror@plt+0x1294>  // b.pmore
  402884:	ldr	w8, [x25]
  402888:	cbz	w8, 4028a4 <ferror@plt+0x1294>
  40288c:	ldr	w8, [x25]
  402890:	mov	w9, #0xffffffea            	// #-22
  402894:	cmp	w8, #0x0
  402898:	csneg	w21, w9, w8, eq  // eq = none
  40289c:	tbz	w21, #31, 402a74 <ferror@plt+0x1464>
  4028a0:	b	402838 <ferror@plt+0x1228>
  4028a4:	cbz	x24, 402a64 <ferror@plt+0x1454>
  4028a8:	ldrb	w8, [x24]
  4028ac:	cbz	w8, 402a64 <ferror@plt+0x1454>
  4028b0:	mov	w28, wzr
  4028b4:	mov	w21, wzr
  4028b8:	mov	x22, xzr
  4028bc:	b	4028d4 <ferror@plt+0x12c4>
  4028c0:	mov	x27, xzr
  4028c4:	cbz	x22, 40295c <ferror@plt+0x134c>
  4028c8:	mov	w21, #0xffffffea            	// #-22
  4028cc:	mov	w8, wzr
  4028d0:	tbz	wzr, #0, 402a70 <ferror@plt+0x1460>
  4028d4:	ldrb	w8, [x24, #1]
  4028d8:	cmp	w8, #0x61
  4028dc:	b.le	40291c <ferror@plt+0x130c>
  4028e0:	cmp	w8, #0x62
  4028e4:	b.eq	402924 <ferror@plt+0x1314>  // b.none
  4028e8:	cmp	w8, #0x69
  4028ec:	b.ne	402930 <ferror@plt+0x1320>  // b.any
  4028f0:	ldrb	w9, [x24, #2]
  4028f4:	orr	w9, w9, #0x20
  4028f8:	cmp	w9, #0x62
  4028fc:	b.ne	402908 <ferror@plt+0x12f8>  // b.any
  402900:	ldrb	w9, [x24, #3]
  402904:	cbz	w9, 402a98 <ferror@plt+0x1488>
  402908:	cmp	w8, #0x42
  40290c:	b.eq	402924 <ferror@plt+0x1314>  // b.none
  402910:	cmp	w8, #0x62
  402914:	b.ne	40292c <ferror@plt+0x131c>  // b.any
  402918:	b	402924 <ferror@plt+0x1314>
  40291c:	cmp	w8, #0x42
  402920:	b.ne	40292c <ferror@plt+0x131c>  // b.any
  402924:	ldrb	w9, [x24, #2]
  402928:	cbz	w9, 402aa0 <ferror@plt+0x1490>
  40292c:	cbz	w8, 402a98 <ferror@plt+0x1488>
  402930:	bl	401390 <localeconv@plt>
  402934:	cbz	x0, 402944 <ferror@plt+0x1334>
  402938:	ldr	x26, [x0]
  40293c:	cbnz	x26, 40294c <ferror@plt+0x133c>
  402940:	b	4028c0 <ferror@plt+0x12b0>
  402944:	mov	x26, xzr
  402948:	cbz	x26, 4028c0 <ferror@plt+0x12b0>
  40294c:	mov	x0, x26
  402950:	bl	4012e0 <strlen@plt>
  402954:	mov	x27, x0
  402958:	cbnz	x22, 4028c8 <ferror@plt+0x12b8>
  40295c:	mov	w8, wzr
  402960:	cbz	x26, 4029dc <ferror@plt+0x13cc>
  402964:	ldrb	w9, [x24]
  402968:	cbz	w9, 4029e8 <ferror@plt+0x13d8>
  40296c:	mov	x0, x26
  402970:	mov	x1, x24
  402974:	mov	x2, x27
  402978:	bl	4013e0 <strncmp@plt>
  40297c:	cbnz	w0, 4028c8 <ferror@plt+0x12b8>
  402980:	add	x24, x24, x27
  402984:	ldrb	w8, [x24]
  402988:	cmp	w8, #0x30
  40298c:	b.ne	4029a0 <ferror@plt+0x1390>  // b.any
  402990:	ldrb	w8, [x24, #1]!
  402994:	add	w28, w28, #0x1
  402998:	cmp	w8, #0x30
  40299c:	b.eq	402990 <ferror@plt+0x1380>  // b.none
  4029a0:	ldr	x9, [x23]
  4029a4:	sxtb	x8, w8
  4029a8:	ldrh	w8, [x9, x8, lsl #1]
  4029ac:	tbnz	w8, #11, 4029f4 <ferror@plt+0x13e4>
  4029b0:	mov	x22, xzr
  4029b4:	stur	x24, [x29, #-8]
  4029b8:	cbz	x22, 4029cc <ferror@plt+0x13bc>
  4029bc:	ldur	x8, [x29, #-8]
  4029c0:	cbz	x8, 402a4c <ferror@plt+0x143c>
  4029c4:	ldrb	w8, [x8]
  4029c8:	cbz	w8, 402a58 <ferror@plt+0x1448>
  4029cc:	ldur	x24, [x29, #-8]
  4029d0:	mov	w8, #0x1                   	// #1
  4029d4:	tbnz	w8, #0, 4028d4 <ferror@plt+0x12c4>
  4029d8:	b	402a70 <ferror@plt+0x1460>
  4029dc:	mov	w21, #0xffffffea            	// #-22
  4029e0:	tbnz	w8, #0, 4028d4 <ferror@plt+0x12c4>
  4029e4:	b	402a70 <ferror@plt+0x1460>
  4029e8:	mov	w21, #0xffffffea            	// #-22
  4029ec:	tbnz	w8, #0, 4028d4 <ferror@plt+0x12c4>
  4029f0:	b	402a70 <ferror@plt+0x1460>
  4029f4:	sub	x1, x29, #0x8
  4029f8:	mov	x0, x24
  4029fc:	mov	w2, wzr
  402a00:	str	wzr, [x25]
  402a04:	stur	xzr, [x29, #-8]
  402a08:	bl	401450 <strtoumax@plt>
  402a0c:	ldur	x8, [x29, #-8]
  402a10:	mov	x22, x0
  402a14:	cmp	x8, x24
  402a18:	b.eq	402a30 <ferror@plt+0x1420>  // b.none
  402a1c:	add	x8, x22, #0x1
  402a20:	cmp	x8, #0x1
  402a24:	b.hi	4029b8 <ferror@plt+0x13a8>  // b.pmore
  402a28:	ldr	w8, [x25]
  402a2c:	cbz	w8, 4029b8 <ferror@plt+0x13a8>
  402a30:	ldr	w9, [x25]
  402a34:	mov	w10, #0xffffffea            	// #-22
  402a38:	mov	w8, wzr
  402a3c:	cmp	w9, #0x0
  402a40:	csneg	w21, w10, w9, eq  // eq = none
  402a44:	tbnz	w8, #0, 4028d4 <ferror@plt+0x12c4>
  402a48:	b	402a70 <ferror@plt+0x1460>
  402a4c:	mov	w21, #0xffffffea            	// #-22
  402a50:	tbnz	w8, #0, 4028d4 <ferror@plt+0x12c4>
  402a54:	b	402a70 <ferror@plt+0x1460>
  402a58:	mov	w21, #0xffffffea            	// #-22
  402a5c:	tbnz	w8, #0, 4028d4 <ferror@plt+0x12c4>
  402a60:	b	402a70 <ferror@plt+0x1460>
  402a64:	mov	w21, wzr
  402a68:	ldr	x8, [sp, #16]
  402a6c:	str	x8, [x19]
  402a70:	tbnz	w21, #31, 402838 <ferror@plt+0x1228>
  402a74:	mov	w0, w21
  402a78:	ldp	x20, x19, [sp, #112]
  402a7c:	ldp	x22, x21, [sp, #96]
  402a80:	ldp	x24, x23, [sp, #80]
  402a84:	ldp	x26, x25, [sp, #64]
  402a88:	ldp	x28, x27, [sp, #48]
  402a8c:	ldp	x29, x30, [sp, #32]
  402a90:	add	sp, sp, #0x80
  402a94:	ret
  402a98:	mov	w23, #0x400                 	// #1024
  402a9c:	b	402aa4 <ferror@plt+0x1494>
  402aa0:	mov	w23, #0x3e8                 	// #1000
  402aa4:	ldrsb	w24, [x24]
  402aa8:	adrp	x21, 404000 <ferror@plt+0x29f0>
  402aac:	add	x21, x21, #0x96d
  402ab0:	mov	w2, #0x9                   	// #9
  402ab4:	mov	x0, x21
  402ab8:	mov	w1, w24
  402abc:	bl	401550 <memchr@plt>
  402ac0:	cbnz	x0, 402ae0 <ferror@plt+0x14d0>
  402ac4:	adrp	x21, 404000 <ferror@plt+0x29f0>
  402ac8:	add	x21, x21, #0x976
  402acc:	mov	w2, #0x9                   	// #9
  402ad0:	mov	x0, x21
  402ad4:	mov	w1, w24
  402ad8:	bl	401550 <memchr@plt>
  402adc:	cbz	x0, 402830 <ferror@plt+0x1220>
  402ae0:	sub	w8, w0, w21
  402ae4:	add	w24, w8, #0x1
  402ae8:	add	x0, sp, #0x10
  402aec:	mov	w1, w23
  402af0:	mov	w2, w24
  402af4:	bl	402bb4 <ferror@plt+0x15a4>
  402af8:	mov	w21, w0
  402afc:	cbz	x20, 402b04 <ferror@plt+0x14f4>
  402b00:	str	w24, [x20]
  402b04:	cbz	x22, 402a68 <ferror@plt+0x1458>
  402b08:	cbz	w24, 402a68 <ferror@plt+0x1458>
  402b0c:	mov	w8, #0x1                   	// #1
  402b10:	add	x0, sp, #0x8
  402b14:	mov	w1, w23
  402b18:	mov	w2, w24
  402b1c:	str	x8, [sp, #8]
  402b20:	bl	402bb4 <ferror@plt+0x15a4>
  402b24:	mov	w8, #0xa                   	// #10
  402b28:	cmp	x22, #0xb
  402b2c:	b.cc	402b40 <ferror@plt+0x1530>  // b.lo, b.ul, b.last
  402b30:	add	x8, x8, x8, lsl #2
  402b34:	lsl	x8, x8, #1
  402b38:	cmp	x8, x22
  402b3c:	b.cc	402b30 <ferror@plt+0x1520>  // b.lo, b.ul, b.last
  402b40:	cmp	w28, #0x1
  402b44:	b.lt	402b58 <ferror@plt+0x1548>  // b.tstop
  402b48:	add	x8, x8, x8, lsl #2
  402b4c:	subs	w28, w28, #0x1
  402b50:	lsl	x8, x8, #1
  402b54:	b.ne	402b48 <ferror@plt+0x1538>  // b.any
  402b58:	ldp	x10, x9, [sp, #8]
  402b5c:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  402b60:	mov	w13, #0x1                   	// #1
  402b64:	movk	x11, #0xcccd
  402b68:	mov	w12, #0xa                   	// #10
  402b6c:	b	402b80 <ferror@plt+0x1570>
  402b70:	cmp	x22, #0x9
  402b74:	mov	x22, x14
  402b78:	mov	x13, x15
  402b7c:	b.ls	402bac <ferror@plt+0x159c>  // b.plast
  402b80:	umulh	x14, x22, x11
  402b84:	lsr	x14, x14, #3
  402b88:	add	x15, x13, x13, lsl #2
  402b8c:	msub	x16, x14, x12, x22
  402b90:	lsl	x15, x15, #1
  402b94:	cbz	x16, 402b70 <ferror@plt+0x1560>
  402b98:	udiv	x13, x8, x13
  402b9c:	udiv	x13, x13, x16
  402ba0:	udiv	x13, x10, x13
  402ba4:	add	x9, x9, x13
  402ba8:	b	402b70 <ferror@plt+0x1560>
  402bac:	str	x9, [sp, #16]
  402bb0:	b	402a68 <ferror@plt+0x1458>
  402bb4:	cbz	w2, 402bdc <ferror@plt+0x15cc>
  402bb8:	sxtw	x8, w1
  402bbc:	ldr	x9, [x0]
  402bc0:	umulh	x10, x8, x9
  402bc4:	cmp	xzr, x10
  402bc8:	b.ne	402be4 <ferror@plt+0x15d4>  // b.any
  402bcc:	sub	w2, w2, #0x1
  402bd0:	mul	x9, x9, x8
  402bd4:	str	x9, [x0]
  402bd8:	cbnz	w2, 402bbc <ferror@plt+0x15ac>
  402bdc:	mov	w0, wzr
  402be0:	ret
  402be4:	mov	w0, #0xffffffde            	// #-34
  402be8:	ret
  402bec:	stp	x29, x30, [sp, #-16]!
  402bf0:	mov	x2, xzr
  402bf4:	mov	x29, sp
  402bf8:	bl	4027d0 <ferror@plt+0x11c0>
  402bfc:	ldp	x29, x30, [sp], #16
  402c00:	ret
  402c04:	stp	x29, x30, [sp, #-48]!
  402c08:	stp	x22, x21, [sp, #16]
  402c0c:	stp	x20, x19, [sp, #32]
  402c10:	mov	x20, x1
  402c14:	mov	x19, x0
  402c18:	mov	x21, x0
  402c1c:	mov	x29, sp
  402c20:	cbz	x0, 402c50 <ferror@plt+0x1640>
  402c24:	ldrb	w22, [x19]
  402c28:	mov	x21, x19
  402c2c:	cbz	w22, 402c50 <ferror@plt+0x1640>
  402c30:	mov	x21, x19
  402c34:	bl	4014b0 <__ctype_b_loc@plt>
  402c38:	ldr	x8, [x0]
  402c3c:	and	x9, x22, #0xff
  402c40:	ldrh	w8, [x8, x9, lsl #1]
  402c44:	tbz	w8, #11, 402c50 <ferror@plt+0x1640>
  402c48:	ldrb	w22, [x21, #1]!
  402c4c:	cbnz	w22, 402c34 <ferror@plt+0x1624>
  402c50:	cbz	x20, 402c58 <ferror@plt+0x1648>
  402c54:	str	x21, [x20]
  402c58:	cmp	x21, x19
  402c5c:	b.ls	402c70 <ferror@plt+0x1660>  // b.plast
  402c60:	ldrb	w8, [x21]
  402c64:	cmp	w8, #0x0
  402c68:	cset	w0, eq  // eq = none
  402c6c:	b	402c74 <ferror@plt+0x1664>
  402c70:	mov	w0, wzr
  402c74:	ldp	x20, x19, [sp, #32]
  402c78:	ldp	x22, x21, [sp, #16]
  402c7c:	ldp	x29, x30, [sp], #48
  402c80:	ret
  402c84:	stp	x29, x30, [sp, #-48]!
  402c88:	stp	x22, x21, [sp, #16]
  402c8c:	stp	x20, x19, [sp, #32]
  402c90:	mov	x20, x1
  402c94:	mov	x19, x0
  402c98:	mov	x21, x0
  402c9c:	mov	x29, sp
  402ca0:	cbz	x0, 402cd0 <ferror@plt+0x16c0>
  402ca4:	ldrb	w22, [x19]
  402ca8:	mov	x21, x19
  402cac:	cbz	w22, 402cd0 <ferror@plt+0x16c0>
  402cb0:	mov	x21, x19
  402cb4:	bl	4014b0 <__ctype_b_loc@plt>
  402cb8:	ldr	x8, [x0]
  402cbc:	and	x9, x22, #0xff
  402cc0:	ldrh	w8, [x8, x9, lsl #1]
  402cc4:	tbz	w8, #12, 402cd0 <ferror@plt+0x16c0>
  402cc8:	ldrb	w22, [x21, #1]!
  402ccc:	cbnz	w22, 402cb4 <ferror@plt+0x16a4>
  402cd0:	cbz	x20, 402cd8 <ferror@plt+0x16c8>
  402cd4:	str	x21, [x20]
  402cd8:	cmp	x21, x19
  402cdc:	b.ls	402cf0 <ferror@plt+0x16e0>  // b.plast
  402ce0:	ldrb	w8, [x21]
  402ce4:	cmp	w8, #0x0
  402ce8:	cset	w0, eq  // eq = none
  402cec:	b	402cf4 <ferror@plt+0x16e4>
  402cf0:	mov	w0, wzr
  402cf4:	ldp	x20, x19, [sp, #32]
  402cf8:	ldp	x22, x21, [sp, #16]
  402cfc:	ldp	x29, x30, [sp], #48
  402d00:	ret
  402d04:	sub	sp, sp, #0x100
  402d08:	stp	x29, x30, [sp, #208]
  402d0c:	add	x29, sp, #0xd0
  402d10:	mov	x8, #0xffffffffffffffd0    	// #-48
  402d14:	mov	x9, sp
  402d18:	sub	x10, x29, #0x50
  402d1c:	stp	x22, x21, [sp, #224]
  402d20:	stp	x20, x19, [sp, #240]
  402d24:	mov	x20, x1
  402d28:	mov	x19, x0
  402d2c:	movk	x8, #0xff80, lsl #32
  402d30:	add	x11, x29, #0x30
  402d34:	add	x9, x9, #0x80
  402d38:	add	x22, x10, #0x30
  402d3c:	stp	x2, x3, [x29, #-80]
  402d40:	stp	x4, x5, [x29, #-64]
  402d44:	stp	x6, x7, [x29, #-48]
  402d48:	stp	q1, q2, [sp, #16]
  402d4c:	stp	q3, q4, [sp, #48]
  402d50:	str	q0, [sp]
  402d54:	stp	q5, q6, [sp, #80]
  402d58:	str	q7, [sp, #112]
  402d5c:	stp	x9, x8, [x29, #-16]
  402d60:	stp	x11, x22, [x29, #-32]
  402d64:	ldursw	x8, [x29, #-8]
  402d68:	tbz	w8, #31, 402d7c <ferror@plt+0x176c>
  402d6c:	add	w9, w8, #0x8
  402d70:	cmp	w9, #0x0
  402d74:	stur	w9, [x29, #-8]
  402d78:	b.le	402ddc <ferror@plt+0x17cc>
  402d7c:	ldur	x8, [x29, #-32]
  402d80:	add	x9, x8, #0x8
  402d84:	stur	x9, [x29, #-32]
  402d88:	ldr	x1, [x8]
  402d8c:	cbz	x1, 402df8 <ferror@plt+0x17e8>
  402d90:	ldursw	x8, [x29, #-8]
  402d94:	tbz	w8, #31, 402da8 <ferror@plt+0x1798>
  402d98:	add	w9, w8, #0x8
  402d9c:	cmp	w9, #0x0
  402da0:	stur	w9, [x29, #-8]
  402da4:	b.le	402dec <ferror@plt+0x17dc>
  402da8:	ldur	x8, [x29, #-32]
  402dac:	add	x9, x8, #0x8
  402db0:	stur	x9, [x29, #-32]
  402db4:	ldr	x21, [x8]
  402db8:	cbz	x21, 402df8 <ferror@plt+0x17e8>
  402dbc:	mov	x0, x19
  402dc0:	bl	401490 <strcmp@plt>
  402dc4:	cbz	w0, 402e14 <ferror@plt+0x1804>
  402dc8:	mov	x0, x19
  402dcc:	mov	x1, x21
  402dd0:	bl	401490 <strcmp@plt>
  402dd4:	cbnz	w0, 402d64 <ferror@plt+0x1754>
  402dd8:	b	402e18 <ferror@plt+0x1808>
  402ddc:	add	x8, x22, x8
  402de0:	ldr	x1, [x8]
  402de4:	cbnz	x1, 402d90 <ferror@plt+0x1780>
  402de8:	b	402df8 <ferror@plt+0x17e8>
  402dec:	add	x8, x22, x8
  402df0:	ldr	x21, [x8]
  402df4:	cbnz	x21, 402dbc <ferror@plt+0x17ac>
  402df8:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402dfc:	ldr	w0, [x8, #456]
  402e00:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402e04:	add	x1, x1, #0x97f
  402e08:	mov	x2, x20
  402e0c:	mov	x3, x19
  402e10:	bl	401580 <errx@plt>
  402e14:	mov	w0, #0x1                   	// #1
  402e18:	ldp	x20, x19, [sp, #240]
  402e1c:	ldp	x22, x21, [sp, #224]
  402e20:	ldp	x29, x30, [sp, #208]
  402e24:	add	sp, sp, #0x100
  402e28:	ret
  402e2c:	cbz	x1, 402e50 <ferror@plt+0x1840>
  402e30:	sxtb	w8, w2
  402e34:	ldrsb	w9, [x0]
  402e38:	cbz	w9, 402e50 <ferror@plt+0x1840>
  402e3c:	cmp	w8, w9
  402e40:	b.eq	402e54 <ferror@plt+0x1844>  // b.none
  402e44:	sub	x1, x1, #0x1
  402e48:	add	x0, x0, #0x1
  402e4c:	cbnz	x1, 402e34 <ferror@plt+0x1824>
  402e50:	mov	x0, xzr
  402e54:	ret
  402e58:	stp	x29, x30, [sp, #-32]!
  402e5c:	stp	x20, x19, [sp, #16]
  402e60:	mov	x29, sp
  402e64:	mov	x20, x1
  402e68:	mov	x19, x0
  402e6c:	bl	402eac <ferror@plt+0x189c>
  402e70:	cmp	w0, w0, sxth
  402e74:	b.ne	402e84 <ferror@plt+0x1874>  // b.any
  402e78:	ldp	x20, x19, [sp, #16]
  402e7c:	ldp	x29, x30, [sp], #32
  402e80:	ret
  402e84:	bl	4015b0 <__errno_location@plt>
  402e88:	mov	w8, #0x22                  	// #34
  402e8c:	str	w8, [x0]
  402e90:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402e94:	ldr	w0, [x8, #456]
  402e98:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402e9c:	add	x1, x1, #0x97f
  402ea0:	mov	x2, x20
  402ea4:	mov	x3, x19
  402ea8:	bl	4015e0 <err@plt>
  402eac:	stp	x29, x30, [sp, #-32]!
  402eb0:	stp	x20, x19, [sp, #16]
  402eb4:	mov	x29, sp
  402eb8:	mov	x20, x1
  402ebc:	mov	x19, x0
  402ec0:	bl	402f84 <ferror@plt+0x1974>
  402ec4:	cmp	x0, w0, sxtw
  402ec8:	b.ne	402ed8 <ferror@plt+0x18c8>  // b.any
  402ecc:	ldp	x20, x19, [sp, #16]
  402ed0:	ldp	x29, x30, [sp], #32
  402ed4:	ret
  402ed8:	bl	4015b0 <__errno_location@plt>
  402edc:	mov	w8, #0x22                  	// #34
  402ee0:	str	w8, [x0]
  402ee4:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402ee8:	ldr	w0, [x8, #456]
  402eec:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402ef0:	add	x1, x1, #0x97f
  402ef4:	mov	x2, x20
  402ef8:	mov	x3, x19
  402efc:	bl	4015e0 <err@plt>
  402f00:	stp	x29, x30, [sp, #-16]!
  402f04:	mov	w2, #0xa                   	// #10
  402f08:	mov	x29, sp
  402f0c:	bl	402f18 <ferror@plt+0x1908>
  402f10:	ldp	x29, x30, [sp], #16
  402f14:	ret
  402f18:	stp	x29, x30, [sp, #-32]!
  402f1c:	stp	x20, x19, [sp, #16]
  402f20:	mov	x29, sp
  402f24:	mov	x20, x1
  402f28:	mov	x19, x0
  402f2c:	bl	40303c <ferror@plt+0x1a2c>
  402f30:	cmp	w0, #0x10, lsl #12
  402f34:	b.cs	402f44 <ferror@plt+0x1934>  // b.hs, b.nlast
  402f38:	ldp	x20, x19, [sp, #16]
  402f3c:	ldp	x29, x30, [sp], #32
  402f40:	ret
  402f44:	bl	4015b0 <__errno_location@plt>
  402f48:	mov	w8, #0x22                  	// #34
  402f4c:	str	w8, [x0]
  402f50:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402f54:	ldr	w0, [x8, #456]
  402f58:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402f5c:	add	x1, x1, #0x97f
  402f60:	mov	x2, x20
  402f64:	mov	x3, x19
  402f68:	bl	4015e0 <err@plt>
  402f6c:	stp	x29, x30, [sp, #-16]!
  402f70:	mov	w2, #0x10                  	// #16
  402f74:	mov	x29, sp
  402f78:	bl	402f18 <ferror@plt+0x1908>
  402f7c:	ldp	x29, x30, [sp], #16
  402f80:	ret
  402f84:	stp	x29, x30, [sp, #-48]!
  402f88:	mov	x29, sp
  402f8c:	str	x21, [sp, #16]
  402f90:	stp	x20, x19, [sp, #32]
  402f94:	mov	x20, x1
  402f98:	mov	x19, x0
  402f9c:	str	xzr, [x29, #24]
  402fa0:	bl	4015b0 <__errno_location@plt>
  402fa4:	mov	x21, x0
  402fa8:	str	wzr, [x0]
  402fac:	cbz	x19, 402ff8 <ferror@plt+0x19e8>
  402fb0:	ldrb	w8, [x19]
  402fb4:	cbz	w8, 402ff8 <ferror@plt+0x19e8>
  402fb8:	add	x1, x29, #0x18
  402fbc:	mov	w2, #0xa                   	// #10
  402fc0:	mov	x0, x19
  402fc4:	bl	401330 <strtoimax@plt>
  402fc8:	ldr	w8, [x21]
  402fcc:	cbnz	w8, 402ff8 <ferror@plt+0x19e8>
  402fd0:	ldr	x8, [x29, #24]
  402fd4:	cmp	x8, x19
  402fd8:	b.eq	402ff8 <ferror@plt+0x19e8>  // b.none
  402fdc:	cbz	x8, 402fe8 <ferror@plt+0x19d8>
  402fe0:	ldrb	w8, [x8]
  402fe4:	cbnz	w8, 402ff8 <ferror@plt+0x19e8>
  402fe8:	ldp	x20, x19, [sp, #32]
  402fec:	ldr	x21, [sp, #16]
  402ff0:	ldp	x29, x30, [sp], #48
  402ff4:	ret
  402ff8:	ldr	w8, [x21]
  402ffc:	adrp	x9, 415000 <ferror@plt+0x139f0>
  403000:	ldr	w0, [x9, #456]
  403004:	adrp	x1, 404000 <ferror@plt+0x29f0>
  403008:	add	x1, x1, #0x97f
  40300c:	mov	x2, x20
  403010:	mov	x3, x19
  403014:	cmp	w8, #0x22
  403018:	b.ne	403020 <ferror@plt+0x1a10>  // b.any
  40301c:	bl	4015e0 <err@plt>
  403020:	bl	401580 <errx@plt>
  403024:	stp	x29, x30, [sp, #-16]!
  403028:	mov	w2, #0xa                   	// #10
  40302c:	mov	x29, sp
  403030:	bl	40303c <ferror@plt+0x1a2c>
  403034:	ldp	x29, x30, [sp], #16
  403038:	ret
  40303c:	stp	x29, x30, [sp, #-32]!
  403040:	stp	x20, x19, [sp, #16]
  403044:	mov	x29, sp
  403048:	mov	x20, x1
  40304c:	mov	x19, x0
  403050:	bl	4030c0 <ferror@plt+0x1ab0>
  403054:	lsr	x8, x0, #32
  403058:	cbnz	x8, 403068 <ferror@plt+0x1a58>
  40305c:	ldp	x20, x19, [sp, #16]
  403060:	ldp	x29, x30, [sp], #32
  403064:	ret
  403068:	bl	4015b0 <__errno_location@plt>
  40306c:	mov	w8, #0x22                  	// #34
  403070:	str	w8, [x0]
  403074:	adrp	x8, 415000 <ferror@plt+0x139f0>
  403078:	ldr	w0, [x8, #456]
  40307c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  403080:	add	x1, x1, #0x97f
  403084:	mov	x2, x20
  403088:	mov	x3, x19
  40308c:	bl	4015e0 <err@plt>
  403090:	stp	x29, x30, [sp, #-16]!
  403094:	mov	w2, #0x10                  	// #16
  403098:	mov	x29, sp
  40309c:	bl	40303c <ferror@plt+0x1a2c>
  4030a0:	ldp	x29, x30, [sp], #16
  4030a4:	ret
  4030a8:	stp	x29, x30, [sp, #-16]!
  4030ac:	mov	w2, #0xa                   	// #10
  4030b0:	mov	x29, sp
  4030b4:	bl	4030c0 <ferror@plt+0x1ab0>
  4030b8:	ldp	x29, x30, [sp], #16
  4030bc:	ret
  4030c0:	sub	sp, sp, #0x40
  4030c4:	stp	x29, x30, [sp, #16]
  4030c8:	stp	x22, x21, [sp, #32]
  4030cc:	stp	x20, x19, [sp, #48]
  4030d0:	add	x29, sp, #0x10
  4030d4:	mov	w22, w2
  4030d8:	mov	x20, x1
  4030dc:	mov	x19, x0
  4030e0:	str	xzr, [sp, #8]
  4030e4:	bl	4015b0 <__errno_location@plt>
  4030e8:	mov	x21, x0
  4030ec:	str	wzr, [x0]
  4030f0:	cbz	x19, 403140 <ferror@plt+0x1b30>
  4030f4:	ldrb	w8, [x19]
  4030f8:	cbz	w8, 403140 <ferror@plt+0x1b30>
  4030fc:	add	x1, sp, #0x8
  403100:	mov	x0, x19
  403104:	mov	w2, w22
  403108:	bl	401450 <strtoumax@plt>
  40310c:	ldr	w8, [x21]
  403110:	cbnz	w8, 403140 <ferror@plt+0x1b30>
  403114:	ldr	x8, [sp, #8]
  403118:	cmp	x8, x19
  40311c:	b.eq	403140 <ferror@plt+0x1b30>  // b.none
  403120:	cbz	x8, 40312c <ferror@plt+0x1b1c>
  403124:	ldrb	w8, [x8]
  403128:	cbnz	w8, 403140 <ferror@plt+0x1b30>
  40312c:	ldp	x20, x19, [sp, #48]
  403130:	ldp	x22, x21, [sp, #32]
  403134:	ldp	x29, x30, [sp, #16]
  403138:	add	sp, sp, #0x40
  40313c:	ret
  403140:	ldr	w8, [x21]
  403144:	adrp	x9, 415000 <ferror@plt+0x139f0>
  403148:	ldr	w0, [x9, #456]
  40314c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  403150:	add	x1, x1, #0x97f
  403154:	mov	x2, x20
  403158:	mov	x3, x19
  40315c:	cmp	w8, #0x22
  403160:	b.ne	403168 <ferror@plt+0x1b58>  // b.any
  403164:	bl	4015e0 <err@plt>
  403168:	bl	401580 <errx@plt>
  40316c:	stp	x29, x30, [sp, #-16]!
  403170:	mov	w2, #0x10                  	// #16
  403174:	mov	x29, sp
  403178:	bl	4030c0 <ferror@plt+0x1ab0>
  40317c:	ldp	x29, x30, [sp], #16
  403180:	ret
  403184:	stp	x29, x30, [sp, #-48]!
  403188:	mov	x29, sp
  40318c:	str	x21, [sp, #16]
  403190:	stp	x20, x19, [sp, #32]
  403194:	mov	x20, x1
  403198:	mov	x19, x0
  40319c:	str	xzr, [x29, #24]
  4031a0:	bl	4015b0 <__errno_location@plt>
  4031a4:	mov	x21, x0
  4031a8:	str	wzr, [x0]
  4031ac:	cbz	x19, 4031f4 <ferror@plt+0x1be4>
  4031b0:	ldrb	w8, [x19]
  4031b4:	cbz	w8, 4031f4 <ferror@plt+0x1be4>
  4031b8:	add	x1, x29, #0x18
  4031bc:	mov	x0, x19
  4031c0:	bl	401340 <strtod@plt>
  4031c4:	ldr	w8, [x21]
  4031c8:	cbnz	w8, 4031f4 <ferror@plt+0x1be4>
  4031cc:	ldr	x8, [x29, #24]
  4031d0:	cmp	x8, x19
  4031d4:	b.eq	4031f4 <ferror@plt+0x1be4>  // b.none
  4031d8:	cbz	x8, 4031e4 <ferror@plt+0x1bd4>
  4031dc:	ldrb	w8, [x8]
  4031e0:	cbnz	w8, 4031f4 <ferror@plt+0x1be4>
  4031e4:	ldp	x20, x19, [sp, #32]
  4031e8:	ldr	x21, [sp, #16]
  4031ec:	ldp	x29, x30, [sp], #48
  4031f0:	ret
  4031f4:	ldr	w8, [x21]
  4031f8:	adrp	x9, 415000 <ferror@plt+0x139f0>
  4031fc:	ldr	w0, [x9, #456]
  403200:	adrp	x1, 404000 <ferror@plt+0x29f0>
  403204:	add	x1, x1, #0x97f
  403208:	mov	x2, x20
  40320c:	mov	x3, x19
  403210:	cmp	w8, #0x22
  403214:	b.ne	40321c <ferror@plt+0x1c0c>  // b.any
  403218:	bl	4015e0 <err@plt>
  40321c:	bl	401580 <errx@plt>
  403220:	stp	x29, x30, [sp, #-48]!
  403224:	mov	x29, sp
  403228:	str	x21, [sp, #16]
  40322c:	stp	x20, x19, [sp, #32]
  403230:	mov	x20, x1
  403234:	mov	x19, x0
  403238:	str	xzr, [x29, #24]
  40323c:	bl	4015b0 <__errno_location@plt>
  403240:	mov	x21, x0
  403244:	str	wzr, [x0]
  403248:	cbz	x19, 403294 <ferror@plt+0x1c84>
  40324c:	ldrb	w8, [x19]
  403250:	cbz	w8, 403294 <ferror@plt+0x1c84>
  403254:	add	x1, x29, #0x18
  403258:	mov	w2, #0xa                   	// #10
  40325c:	mov	x0, x19
  403260:	bl	4014c0 <strtol@plt>
  403264:	ldr	w8, [x21]
  403268:	cbnz	w8, 403294 <ferror@plt+0x1c84>
  40326c:	ldr	x8, [x29, #24]
  403270:	cmp	x8, x19
  403274:	b.eq	403294 <ferror@plt+0x1c84>  // b.none
  403278:	cbz	x8, 403284 <ferror@plt+0x1c74>
  40327c:	ldrb	w8, [x8]
  403280:	cbnz	w8, 403294 <ferror@plt+0x1c84>
  403284:	ldp	x20, x19, [sp, #32]
  403288:	ldr	x21, [sp, #16]
  40328c:	ldp	x29, x30, [sp], #48
  403290:	ret
  403294:	ldr	w8, [x21]
  403298:	adrp	x9, 415000 <ferror@plt+0x139f0>
  40329c:	ldr	w0, [x9, #456]
  4032a0:	adrp	x1, 404000 <ferror@plt+0x29f0>
  4032a4:	add	x1, x1, #0x97f
  4032a8:	mov	x2, x20
  4032ac:	mov	x3, x19
  4032b0:	cmp	w8, #0x22
  4032b4:	b.ne	4032bc <ferror@plt+0x1cac>  // b.any
  4032b8:	bl	4015e0 <err@plt>
  4032bc:	bl	401580 <errx@plt>
  4032c0:	stp	x29, x30, [sp, #-48]!
  4032c4:	mov	x29, sp
  4032c8:	str	x21, [sp, #16]
  4032cc:	stp	x20, x19, [sp, #32]
  4032d0:	mov	x20, x1
  4032d4:	mov	x19, x0
  4032d8:	str	xzr, [x29, #24]
  4032dc:	bl	4015b0 <__errno_location@plt>
  4032e0:	mov	x21, x0
  4032e4:	str	wzr, [x0]
  4032e8:	cbz	x19, 403334 <ferror@plt+0x1d24>
  4032ec:	ldrb	w8, [x19]
  4032f0:	cbz	w8, 403334 <ferror@plt+0x1d24>
  4032f4:	add	x1, x29, #0x18
  4032f8:	mov	w2, #0xa                   	// #10
  4032fc:	mov	x0, x19
  403300:	bl	4012d0 <strtoul@plt>
  403304:	ldr	w8, [x21]
  403308:	cbnz	w8, 403334 <ferror@plt+0x1d24>
  40330c:	ldr	x8, [x29, #24]
  403310:	cmp	x8, x19
  403314:	b.eq	403334 <ferror@plt+0x1d24>  // b.none
  403318:	cbz	x8, 403324 <ferror@plt+0x1d14>
  40331c:	ldrb	w8, [x8]
  403320:	cbnz	w8, 403334 <ferror@plt+0x1d24>
  403324:	ldp	x20, x19, [sp, #32]
  403328:	ldr	x21, [sp, #16]
  40332c:	ldp	x29, x30, [sp], #48
  403330:	ret
  403334:	ldr	w8, [x21]
  403338:	adrp	x9, 415000 <ferror@plt+0x139f0>
  40333c:	ldr	w0, [x9, #456]
  403340:	adrp	x1, 404000 <ferror@plt+0x29f0>
  403344:	add	x1, x1, #0x97f
  403348:	mov	x2, x20
  40334c:	mov	x3, x19
  403350:	cmp	w8, #0x22
  403354:	b.ne	40335c <ferror@plt+0x1d4c>  // b.any
  403358:	bl	4015e0 <err@plt>
  40335c:	bl	401580 <errx@plt>
  403360:	sub	sp, sp, #0x30
  403364:	stp	x20, x19, [sp, #32]
  403368:	mov	x20, x1
  40336c:	add	x1, sp, #0x8
  403370:	stp	x29, x30, [sp, #16]
  403374:	add	x29, sp, #0x10
  403378:	mov	x19, x0
  40337c:	bl	402bec <ferror@plt+0x15dc>
  403380:	cbnz	w0, 403398 <ferror@plt+0x1d88>
  403384:	ldr	x0, [sp, #8]
  403388:	ldp	x20, x19, [sp, #32]
  40338c:	ldp	x29, x30, [sp, #16]
  403390:	add	sp, sp, #0x30
  403394:	ret
  403398:	bl	4015b0 <__errno_location@plt>
  40339c:	adrp	x9, 415000 <ferror@plt+0x139f0>
  4033a0:	ldr	w8, [x0]
  4033a4:	ldr	w0, [x9, #456]
  4033a8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  4033ac:	add	x1, x1, #0x97f
  4033b0:	mov	x2, x20
  4033b4:	mov	x3, x19
  4033b8:	cbnz	w8, 4033c0 <ferror@plt+0x1db0>
  4033bc:	bl	401580 <errx@plt>
  4033c0:	bl	4015e0 <err@plt>
  4033c4:	stp	x29, x30, [sp, #-32]!
  4033c8:	str	x19, [sp, #16]
  4033cc:	mov	x19, x1
  4033d0:	mov	x1, x2
  4033d4:	mov	x29, sp
  4033d8:	bl	403184 <ferror@plt+0x1b74>
  4033dc:	fcvtzs	x8, d0
  4033e0:	mov	x9, #0x848000000000        	// #145685290680320
  4033e4:	movk	x9, #0x412e, lsl #48
  4033e8:	scvtf	d1, x8
  4033ec:	fmov	d2, x9
  4033f0:	fsub	d0, d0, d1
  4033f4:	fmul	d0, d0, d2
  4033f8:	fcvtzs	x9, d0
  4033fc:	stp	x8, x9, [x19]
  403400:	ldr	x19, [sp, #16]
  403404:	ldp	x29, x30, [sp], #32
  403408:	ret
  40340c:	and	w8, w0, #0xf000
  403410:	sub	w8, w8, #0x1, lsl #12
  403414:	lsr	w9, w8, #12
  403418:	cmp	w9, #0xb
  40341c:	mov	w8, wzr
  403420:	b.hi	403474 <ferror@plt+0x1e64>  // b.pmore
  403424:	adrp	x10, 404000 <ferror@plt+0x29f0>
  403428:	add	x10, x10, #0x961
  40342c:	adr	x11, 403440 <ferror@plt+0x1e30>
  403430:	ldrb	w12, [x10, x9]
  403434:	add	x11, x11, x12, lsl #2
  403438:	mov	w9, #0x64                  	// #100
  40343c:	br	x11
  403440:	mov	w9, #0x70                  	// #112
  403444:	b	40346c <ferror@plt+0x1e5c>
  403448:	mov	w9, #0x63                  	// #99
  40344c:	b	40346c <ferror@plt+0x1e5c>
  403450:	mov	w9, #0x62                  	// #98
  403454:	b	40346c <ferror@plt+0x1e5c>
  403458:	mov	w9, #0x6c                  	// #108
  40345c:	b	40346c <ferror@plt+0x1e5c>
  403460:	mov	w9, #0x73                  	// #115
  403464:	b	40346c <ferror@plt+0x1e5c>
  403468:	mov	w9, #0x2d                  	// #45
  40346c:	mov	w8, #0x1                   	// #1
  403470:	strb	w9, [x1]
  403474:	tst	w0, #0x100
  403478:	mov	w9, #0x72                  	// #114
  40347c:	mov	w10, #0x2d                  	// #45
  403480:	add	x11, x1, x8
  403484:	mov	w12, #0x77                  	// #119
  403488:	csel	w17, w10, w9, eq  // eq = none
  40348c:	tst	w0, #0x80
  403490:	mov	w14, #0x53                  	// #83
  403494:	mov	w15, #0x73                  	// #115
  403498:	mov	w16, #0x78                  	// #120
  40349c:	strb	w17, [x11]
  4034a0:	csel	w17, w10, w12, eq  // eq = none
  4034a4:	tst	w0, #0x40
  4034a8:	orr	x13, x8, #0x2
  4034ac:	strb	w17, [x11, #1]
  4034b0:	csel	w11, w15, w14, ne  // ne = any
  4034b4:	csel	w17, w16, w10, ne  // ne = any
  4034b8:	tst	w0, #0x800
  4034bc:	csel	w11, w17, w11, eq  // eq = none
  4034c0:	add	x13, x13, x1
  4034c4:	tst	w0, #0x20
  4034c8:	strb	w11, [x13]
  4034cc:	csel	w11, w10, w9, eq  // eq = none
  4034d0:	tst	w0, #0x10
  4034d4:	strb	w11, [x13, #1]
  4034d8:	csel	w11, w10, w12, eq  // eq = none
  4034dc:	tst	w0, #0x8
  4034e0:	csel	w14, w15, w14, ne  // ne = any
  4034e4:	csel	w15, w16, w10, ne  // ne = any
  4034e8:	tst	w0, #0x400
  4034ec:	orr	x8, x8, #0x6
  4034f0:	csel	w14, w15, w14, eq  // eq = none
  4034f4:	tst	w0, #0x4
  4034f8:	add	x8, x8, x1
  4034fc:	csel	w9, w10, w9, eq  // eq = none
  403500:	tst	w0, #0x2
  403504:	mov	w17, #0x54                  	// #84
  403508:	strb	w11, [x13, #2]
  40350c:	mov	w11, #0x74                  	// #116
  403510:	strb	w14, [x13, #3]
  403514:	strb	w9, [x8]
  403518:	csel	w9, w10, w12, eq  // eq = none
  40351c:	tst	w0, #0x1
  403520:	strb	w9, [x8, #1]
  403524:	csel	w9, w11, w17, ne  // ne = any
  403528:	csel	w10, w16, w10, ne  // ne = any
  40352c:	tst	w0, #0x200
  403530:	csel	w9, w10, w9, eq  // eq = none
  403534:	mov	x0, x1
  403538:	strb	w9, [x8, #2]
  40353c:	strb	wzr, [x8, #3]
  403540:	ret
  403544:	sub	sp, sp, #0x60
  403548:	stp	x22, x21, [sp, #64]
  40354c:	stp	x20, x19, [sp, #80]
  403550:	mov	x21, x1
  403554:	mov	w20, w0
  403558:	add	x22, sp, #0x8
  40355c:	stp	x29, x30, [sp, #48]
  403560:	add	x29, sp, #0x30
  403564:	tbz	w0, #1, 403574 <ferror@plt+0x1f64>
  403568:	orr	x22, x22, #0x1
  40356c:	mov	w8, #0x20                  	// #32
  403570:	strb	w8, [sp, #8]
  403574:	mov	x0, x21
  403578:	bl	403714 <ferror@plt+0x2104>
  40357c:	cbz	w0, 4035a0 <ferror@plt+0x1f90>
  403580:	mov	w8, #0x6667                	// #26215
  403584:	movk	w8, #0x6666, lsl #16
  403588:	smull	x8, w0, w8
  40358c:	lsr	x9, x8, #63
  403590:	asr	x8, x8, #34
  403594:	add	w8, w8, w9
  403598:	sxtw	x9, w8
  40359c:	b	4035a4 <ferror@plt+0x1f94>
  4035a0:	mov	x9, xzr
  4035a4:	adrp	x8, 404000 <ferror@plt+0x29f0>
  4035a8:	add	x8, x8, #0x988
  4035ac:	ldrb	w11, [x8, x9]
  4035b0:	mov	x10, #0xffffffffffffffff    	// #-1
  4035b4:	lsl	x8, x10, x0
  4035b8:	bic	x8, x21, x8
  4035bc:	cmp	w0, #0x0
  4035c0:	mov	x10, x22
  4035c4:	lsr	x19, x21, x0
  4035c8:	csel	x8, x8, xzr, ne  // ne = any
  4035cc:	strb	w11, [x10], #1
  4035d0:	tbz	w20, #0, 4035e4 <ferror@plt+0x1fd4>
  4035d4:	cbz	x9, 4035e4 <ferror@plt+0x1fd4>
  4035d8:	mov	w9, #0x4269                	// #17001
  4035dc:	add	x10, x22, #0x3
  4035e0:	sturh	w9, [x22, #1]
  4035e4:	strb	wzr, [x10]
  4035e8:	cbz	x8, 403630 <ferror@plt+0x2020>
  4035ec:	sub	w9, w0, #0xa
  4035f0:	lsr	x8, x8, x9
  4035f4:	tbnz	w20, #2, 40363c <ferror@plt+0x202c>
  4035f8:	mov	x10, #0xf5c3                	// #62915
  4035fc:	movk	x10, #0x5c28, lsl #16
  403600:	add	x9, x8, #0x32
  403604:	movk	x10, #0xc28f, lsl #32
  403608:	movk	x10, #0x28f5, lsl #48
  40360c:	sub	x8, x8, #0x3b6
  403610:	lsr	x9, x9, #2
  403614:	cmp	x8, #0x64
  403618:	umulh	x8, x9, x10
  40361c:	lsr	x8, x8, #2
  403620:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  403624:	cinc	w19, w19, cc  // cc = lo, ul, last
  403628:	cbnz	x20, 40366c <ferror@plt+0x205c>
  40362c:	b	4036dc <ferror@plt+0x20cc>
  403630:	mov	x20, xzr
  403634:	cbnz	x20, 40366c <ferror@plt+0x205c>
  403638:	b	4036dc <ferror@plt+0x20cc>
  40363c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403640:	add	x8, x8, #0x5
  403644:	movk	x9, #0xcccd
  403648:	umulh	x10, x8, x9
  40364c:	lsr	x20, x10, #3
  403650:	mul	x9, x20, x9
  403654:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403658:	ror	x9, x9, #1
  40365c:	movk	x10, #0x1999, lsl #48
  403660:	cmp	x9, x10
  403664:	b.ls	4036bc <ferror@plt+0x20ac>  // b.plast
  403668:	cbz	x20, 4036dc <ferror@plt+0x20cc>
  40366c:	bl	401390 <localeconv@plt>
  403670:	cbz	x0, 403680 <ferror@plt+0x2070>
  403674:	ldr	x4, [x0]
  403678:	cbnz	x4, 403688 <ferror@plt+0x2078>
  40367c:	b	403690 <ferror@plt+0x2080>
  403680:	mov	x4, xzr
  403684:	cbz	x4, 403690 <ferror@plt+0x2080>
  403688:	ldrb	w8, [x4]
  40368c:	cbnz	w8, 403698 <ferror@plt+0x2088>
  403690:	adrp	x4, 404000 <ferror@plt+0x29f0>
  403694:	add	x4, x4, #0x990
  403698:	adrp	x2, 404000 <ferror@plt+0x29f0>
  40369c:	add	x2, x2, #0x992
  4036a0:	add	x0, sp, #0x10
  4036a4:	add	x6, sp, #0x8
  4036a8:	mov	w1, #0x20                  	// #32
  4036ac:	mov	w3, w19
  4036b0:	mov	x5, x20
  4036b4:	bl	401380 <snprintf@plt>
  4036b8:	b	4036f8 <ferror@plt+0x20e8>
  4036bc:	mov	x9, #0xf5c3                	// #62915
  4036c0:	movk	x9, #0x5c28, lsl #16
  4036c4:	movk	x9, #0xc28f, lsl #32
  4036c8:	lsr	x8, x8, #2
  4036cc:	movk	x9, #0x28f5, lsl #48
  4036d0:	umulh	x8, x8, x9
  4036d4:	lsr	x20, x8, #2
  4036d8:	cbnz	x20, 40366c <ferror@plt+0x205c>
  4036dc:	adrp	x2, 404000 <ferror@plt+0x29f0>
  4036e0:	add	x2, x2, #0x99c
  4036e4:	add	x0, sp, #0x10
  4036e8:	add	x4, sp, #0x8
  4036ec:	mov	w1, #0x20                  	// #32
  4036f0:	mov	w3, w19
  4036f4:	bl	401380 <snprintf@plt>
  4036f8:	add	x0, sp, #0x10
  4036fc:	bl	401420 <strdup@plt>
  403700:	ldp	x20, x19, [sp, #80]
  403704:	ldp	x22, x21, [sp, #64]
  403708:	ldp	x29, x30, [sp, #48]
  40370c:	add	sp, sp, #0x60
  403710:	ret
  403714:	mov	w8, #0xa                   	// #10
  403718:	lsr	x9, x0, x8
  40371c:	cbz	x9, 403730 <ferror@plt+0x2120>
  403720:	cmp	x8, #0x33
  403724:	add	x8, x8, #0xa
  403728:	b.cc	403718 <ferror@plt+0x2108>  // b.lo, b.ul, b.last
  40372c:	mov	w8, #0x46                  	// #70
  403730:	sub	w0, w8, #0xa
  403734:	ret
  403738:	stp	x29, x30, [sp, #-80]!
  40373c:	stp	x26, x25, [sp, #16]
  403740:	stp	x24, x23, [sp, #32]
  403744:	stp	x22, x21, [sp, #48]
  403748:	stp	x20, x19, [sp, #64]
  40374c:	mov	x29, sp
  403750:	cbz	x0, 403834 <ferror@plt+0x2224>
  403754:	mov	x20, x3
  403758:	mov	w19, #0xffffffff            	// #-1
  40375c:	cbz	x3, 403850 <ferror@plt+0x2240>
  403760:	mov	x21, x2
  403764:	cbz	x2, 403850 <ferror@plt+0x2240>
  403768:	mov	x22, x1
  40376c:	cbz	x1, 403850 <ferror@plt+0x2240>
  403770:	ldrb	w8, [x0]
  403774:	cbz	w8, 403850 <ferror@plt+0x2240>
  403778:	ldrb	w8, [x0]
  40377c:	cbz	w8, 40383c <ferror@plt+0x222c>
  403780:	mov	x24, xzr
  403784:	mov	x23, xzr
  403788:	add	x25, x0, #0x1
  40378c:	b	403798 <ferror@plt+0x2188>
  403790:	ldrb	w8, [x25], #1
  403794:	cbz	w8, 40384c <ferror@plt+0x223c>
  403798:	cmp	x24, x21
  40379c:	b.cs	40380c <ferror@plt+0x21fc>  // b.hs, b.nlast
  4037a0:	ldrb	w10, [x25]
  4037a4:	sub	x9, x25, #0x1
  4037a8:	cmp	x23, #0x0
  4037ac:	and	w8, w8, #0xff
  4037b0:	csel	x23, x9, x23, eq  // eq = none
  4037b4:	cmp	w8, #0x2c
  4037b8:	csel	x8, x9, xzr, eq  // eq = none
  4037bc:	cmp	w10, #0x0
  4037c0:	csel	x26, x25, x8, eq  // eq = none
  4037c4:	mov	w8, #0x4                   	// #4
  4037c8:	cbz	x23, 403814 <ferror@plt+0x2204>
  4037cc:	cbz	x26, 403814 <ferror@plt+0x2204>
  4037d0:	subs	x1, x26, x23
  4037d4:	b.ls	403824 <ferror@plt+0x2214>  // b.plast
  4037d8:	mov	x0, x23
  4037dc:	blr	x20
  4037e0:	cmn	w0, #0x1
  4037e4:	b.eq	403824 <ferror@plt+0x2214>  // b.none
  4037e8:	str	w0, [x22, x24, lsl #2]
  4037ec:	ldrb	w8, [x26]
  4037f0:	mov	x23, xzr
  4037f4:	add	x24, x24, #0x1
  4037f8:	cmp	w8, #0x0
  4037fc:	cset	w8, eq  // eq = none
  403800:	lsl	w8, w8, #1
  403804:	cbnz	w8, 403818 <ferror@plt+0x2208>
  403808:	b	403790 <ferror@plt+0x2180>
  40380c:	mov	w19, #0xfffffffe            	// #-2
  403810:	mov	w8, #0x1                   	// #1
  403814:	cbz	w8, 403790 <ferror@plt+0x2180>
  403818:	cmp	w8, #0x4
  40381c:	b.eq	403790 <ferror@plt+0x2180>  // b.none
  403820:	b	403844 <ferror@plt+0x2234>
  403824:	mov	w19, #0xffffffff            	// #-1
  403828:	mov	w8, #0x1                   	// #1
  40382c:	cbnz	w8, 403818 <ferror@plt+0x2208>
  403830:	b	403790 <ferror@plt+0x2180>
  403834:	mov	w19, #0xffffffff            	// #-1
  403838:	b	403850 <ferror@plt+0x2240>
  40383c:	mov	x24, xzr
  403840:	b	40384c <ferror@plt+0x223c>
  403844:	cmp	w8, #0x2
  403848:	b.ne	403850 <ferror@plt+0x2240>  // b.any
  40384c:	mov	w19, w24
  403850:	mov	w0, w19
  403854:	ldp	x20, x19, [sp, #64]
  403858:	ldp	x22, x21, [sp, #48]
  40385c:	ldp	x24, x23, [sp, #32]
  403860:	ldp	x26, x25, [sp, #16]
  403864:	ldp	x29, x30, [sp], #80
  403868:	ret
  40386c:	stp	x29, x30, [sp, #-32]!
  403870:	str	x19, [sp, #16]
  403874:	mov	x29, sp
  403878:	cbz	x0, 40389c <ferror@plt+0x228c>
  40387c:	mov	x19, x3
  403880:	mov	w8, #0xffffffff            	// #-1
  403884:	cbz	x3, 4038a0 <ferror@plt+0x2290>
  403888:	ldrb	w9, [x0]
  40388c:	cbz	w9, 4038a0 <ferror@plt+0x2290>
  403890:	ldr	x8, [x19]
  403894:	cmp	x8, x2
  403898:	b.ls	4038b0 <ferror@plt+0x22a0>  // b.plast
  40389c:	mov	w8, #0xffffffff            	// #-1
  4038a0:	ldr	x19, [sp, #16]
  4038a4:	mov	w0, w8
  4038a8:	ldp	x29, x30, [sp], #32
  4038ac:	ret
  4038b0:	cmp	w9, #0x2b
  4038b4:	b.ne	4038c0 <ferror@plt+0x22b0>  // b.any
  4038b8:	add	x0, x0, #0x1
  4038bc:	b	4038c4 <ferror@plt+0x22b4>
  4038c0:	str	xzr, [x19]
  4038c4:	ldr	x8, [x19]
  4038c8:	mov	x3, x4
  4038cc:	add	x1, x1, x8, lsl #2
  4038d0:	sub	x2, x2, x8
  4038d4:	bl	403738 <ferror@plt+0x2128>
  4038d8:	mov	w8, w0
  4038dc:	cmp	w0, #0x1
  4038e0:	b.lt	4038a0 <ferror@plt+0x2290>  // b.tstop
  4038e4:	ldr	x9, [x19]
  4038e8:	add	x9, x9, w8, sxtw
  4038ec:	str	x9, [x19]
  4038f0:	b	4038a0 <ferror@plt+0x2290>
  4038f4:	stp	x29, x30, [sp, #-80]!
  4038f8:	stp	x22, x21, [sp, #48]
  4038fc:	mov	w21, #0xffffffea            	// #-22
  403900:	str	x25, [sp, #16]
  403904:	stp	x24, x23, [sp, #32]
  403908:	stp	x20, x19, [sp, #64]
  40390c:	mov	x29, sp
  403910:	cbz	x1, 4039fc <ferror@plt+0x23ec>
  403914:	cbz	x0, 4039fc <ferror@plt+0x23ec>
  403918:	mov	x19, x2
  40391c:	cbz	x2, 4039fc <ferror@plt+0x23ec>
  403920:	ldrb	w8, [x0]
  403924:	cbz	w8, 4039f8 <ferror@plt+0x23e8>
  403928:	mov	x20, x1
  40392c:	mov	x22, xzr
  403930:	add	x23, x0, #0x1
  403934:	mov	w24, #0x1                   	// #1
  403938:	b	403944 <ferror@plt+0x2334>
  40393c:	ldrb	w8, [x23], #1
  403940:	cbz	w8, 4039f8 <ferror@plt+0x23e8>
  403944:	mov	x9, x23
  403948:	ldrb	w10, [x9], #-1
  40394c:	cmp	x22, #0x0
  403950:	and	w8, w8, #0xff
  403954:	csel	x22, x9, x22, eq  // eq = none
  403958:	cmp	w8, #0x2c
  40395c:	csel	x8, x9, xzr, eq  // eq = none
  403960:	cmp	w10, #0x0
  403964:	csel	x25, x23, x8, eq  // eq = none
  403968:	mov	w8, #0x4                   	// #4
  40396c:	cbz	x22, 4039d0 <ferror@plt+0x23c0>
  403970:	cbz	x25, 4039d0 <ferror@plt+0x23c0>
  403974:	subs	x1, x25, x22
  403978:	b.ls	4039c8 <ferror@plt+0x23b8>  // b.plast
  40397c:	mov	x0, x22
  403980:	blr	x19
  403984:	tbnz	w0, #31, 4039e0 <ferror@plt+0x23d0>
  403988:	add	w8, w0, #0x7
  40398c:	cmp	w0, #0x0
  403990:	csel	w8, w8, w0, lt  // lt = tstop
  403994:	sbfx	x8, x8, #3, #29
  403998:	ldrb	w9, [x20, x8]
  40399c:	and	w10, w0, #0x7
  4039a0:	lsl	w10, w24, w10
  4039a4:	mov	x22, xzr
  4039a8:	orr	w9, w9, w10
  4039ac:	strb	w9, [x20, x8]
  4039b0:	ldrb	w8, [x25]
  4039b4:	cmp	w8, #0x0
  4039b8:	cset	w8, eq  // eq = none
  4039bc:	lsl	w8, w8, #1
  4039c0:	cbnz	w8, 4039d4 <ferror@plt+0x23c4>
  4039c4:	b	40393c <ferror@plt+0x232c>
  4039c8:	mov	w21, #0xffffffff            	// #-1
  4039cc:	mov	w8, #0x1                   	// #1
  4039d0:	cbz	w8, 40393c <ferror@plt+0x232c>
  4039d4:	cmp	w8, #0x4
  4039d8:	b.eq	40393c <ferror@plt+0x232c>  // b.none
  4039dc:	b	4039f0 <ferror@plt+0x23e0>
  4039e0:	mov	w8, #0x1                   	// #1
  4039e4:	mov	w21, w0
  4039e8:	cbnz	w8, 4039d4 <ferror@plt+0x23c4>
  4039ec:	b	40393c <ferror@plt+0x232c>
  4039f0:	cmp	w8, #0x2
  4039f4:	b.ne	4039fc <ferror@plt+0x23ec>  // b.any
  4039f8:	mov	w21, wzr
  4039fc:	mov	w0, w21
  403a00:	ldp	x20, x19, [sp, #64]
  403a04:	ldp	x22, x21, [sp, #48]
  403a08:	ldp	x24, x23, [sp, #32]
  403a0c:	ldr	x25, [sp, #16]
  403a10:	ldp	x29, x30, [sp], #80
  403a14:	ret
  403a18:	stp	x29, x30, [sp, #-64]!
  403a1c:	stp	x22, x21, [sp, #32]
  403a20:	mov	w21, #0xffffffea            	// #-22
  403a24:	stp	x24, x23, [sp, #16]
  403a28:	stp	x20, x19, [sp, #48]
  403a2c:	mov	x29, sp
  403a30:	cbz	x1, 403b00 <ferror@plt+0x24f0>
  403a34:	cbz	x0, 403b00 <ferror@plt+0x24f0>
  403a38:	mov	x19, x2
  403a3c:	cbz	x2, 403b00 <ferror@plt+0x24f0>
  403a40:	ldrb	w8, [x0]
  403a44:	cbz	w8, 403afc <ferror@plt+0x24ec>
  403a48:	mov	x20, x1
  403a4c:	mov	x22, xzr
  403a50:	add	x23, x0, #0x1
  403a54:	b	403a60 <ferror@plt+0x2450>
  403a58:	ldrb	w8, [x23], #1
  403a5c:	cbz	w8, 403afc <ferror@plt+0x24ec>
  403a60:	mov	x9, x23
  403a64:	ldrb	w10, [x9], #-1
  403a68:	cmp	x22, #0x0
  403a6c:	and	w8, w8, #0xff
  403a70:	csel	x22, x9, x22, eq  // eq = none
  403a74:	cmp	w8, #0x2c
  403a78:	csel	x8, x9, xzr, eq  // eq = none
  403a7c:	cmp	w10, #0x0
  403a80:	csel	x24, x23, x8, eq  // eq = none
  403a84:	mov	w8, #0x4                   	// #4
  403a88:	cbz	x22, 403ad4 <ferror@plt+0x24c4>
  403a8c:	cbz	x24, 403ad4 <ferror@plt+0x24c4>
  403a90:	subs	x1, x24, x22
  403a94:	b.ls	403acc <ferror@plt+0x24bc>  // b.plast
  403a98:	mov	x0, x22
  403a9c:	blr	x19
  403aa0:	tbnz	x0, #63, 403ae4 <ferror@plt+0x24d4>
  403aa4:	ldr	x8, [x20]
  403aa8:	mov	x22, xzr
  403aac:	orr	x8, x8, x0
  403ab0:	str	x8, [x20]
  403ab4:	ldrb	w8, [x24]
  403ab8:	cmp	w8, #0x0
  403abc:	cset	w8, eq  // eq = none
  403ac0:	lsl	w8, w8, #1
  403ac4:	cbnz	w8, 403ad8 <ferror@plt+0x24c8>
  403ac8:	b	403a58 <ferror@plt+0x2448>
  403acc:	mov	w21, #0xffffffff            	// #-1
  403ad0:	mov	w8, #0x1                   	// #1
  403ad4:	cbz	w8, 403a58 <ferror@plt+0x2448>
  403ad8:	cmp	w8, #0x4
  403adc:	b.eq	403a58 <ferror@plt+0x2448>  // b.none
  403ae0:	b	403af4 <ferror@plt+0x24e4>
  403ae4:	mov	w8, #0x1                   	// #1
  403ae8:	mov	w21, w0
  403aec:	cbnz	w8, 403ad8 <ferror@plt+0x24c8>
  403af0:	b	403a58 <ferror@plt+0x2448>
  403af4:	cmp	w8, #0x2
  403af8:	b.ne	403b00 <ferror@plt+0x24f0>  // b.any
  403afc:	mov	w21, wzr
  403b00:	mov	w0, w21
  403b04:	ldp	x20, x19, [sp, #48]
  403b08:	ldp	x22, x21, [sp, #32]
  403b0c:	ldp	x24, x23, [sp, #16]
  403b10:	ldp	x29, x30, [sp], #64
  403b14:	ret
  403b18:	stp	x29, x30, [sp, #-64]!
  403b1c:	mov	x29, sp
  403b20:	str	x23, [sp, #16]
  403b24:	stp	x22, x21, [sp, #32]
  403b28:	stp	x20, x19, [sp, #48]
  403b2c:	str	xzr, [x29, #24]
  403b30:	cbz	x0, 403c20 <ferror@plt+0x2610>
  403b34:	mov	w21, w3
  403b38:	mov	x19, x2
  403b3c:	mov	x23, x1
  403b40:	mov	x22, x0
  403b44:	str	w3, [x1]
  403b48:	str	w3, [x2]
  403b4c:	bl	4015b0 <__errno_location@plt>
  403b50:	str	wzr, [x0]
  403b54:	ldrb	w8, [x22]
  403b58:	mov	x20, x0
  403b5c:	cmp	w8, #0x3a
  403b60:	b.ne	403ba8 <ferror@plt+0x2598>  // b.any
  403b64:	add	x21, x22, #0x1
  403b68:	add	x1, x29, #0x18
  403b6c:	mov	w2, #0xa                   	// #10
  403b70:	mov	x0, x21
  403b74:	bl	4014c0 <strtol@plt>
  403b78:	str	w0, [x19]
  403b7c:	ldr	w8, [x20]
  403b80:	mov	w0, #0xffffffff            	// #-1
  403b84:	cbnz	w8, 403c20 <ferror@plt+0x2610>
  403b88:	ldr	x8, [x29, #24]
  403b8c:	cbz	x8, 403c20 <ferror@plt+0x2610>
  403b90:	cmp	x8, x21
  403b94:	mov	w0, #0xffffffff            	// #-1
  403b98:	b.eq	403c20 <ferror@plt+0x2610>  // b.none
  403b9c:	ldrb	w8, [x8]
  403ba0:	cbz	w8, 403c1c <ferror@plt+0x260c>
  403ba4:	b	403c20 <ferror@plt+0x2610>
  403ba8:	add	x1, x29, #0x18
  403bac:	mov	w2, #0xa                   	// #10
  403bb0:	mov	x0, x22
  403bb4:	bl	4014c0 <strtol@plt>
  403bb8:	str	w0, [x23]
  403bbc:	str	w0, [x19]
  403bc0:	ldr	x8, [x29, #24]
  403bc4:	mov	w0, #0xffffffff            	// #-1
  403bc8:	cmp	x8, x22
  403bcc:	b.eq	403c20 <ferror@plt+0x2610>  // b.none
  403bd0:	ldr	w9, [x20]
  403bd4:	cbnz	w9, 403c20 <ferror@plt+0x2610>
  403bd8:	cbz	x8, 403c20 <ferror@plt+0x2610>
  403bdc:	ldrb	w9, [x8]
  403be0:	cmp	w9, #0x2d
  403be4:	b.eq	403c08 <ferror@plt+0x25f8>  // b.none
  403be8:	cmp	w9, #0x3a
  403bec:	b.ne	403c1c <ferror@plt+0x260c>  // b.any
  403bf0:	ldrb	w10, [x8, #1]
  403bf4:	cbz	w10, 403c18 <ferror@plt+0x2608>
  403bf8:	cmp	w9, #0x3a
  403bfc:	b.eq	403c08 <ferror@plt+0x25f8>  // b.none
  403c00:	cmp	w9, #0x2d
  403c04:	b.ne	403c1c <ferror@plt+0x260c>  // b.any
  403c08:	add	x21, x8, #0x1
  403c0c:	str	xzr, [x29, #24]
  403c10:	str	wzr, [x20]
  403c14:	b	403b68 <ferror@plt+0x2558>
  403c18:	str	w21, [x19]
  403c1c:	mov	w0, wzr
  403c20:	ldp	x20, x19, [sp, #48]
  403c24:	ldp	x22, x21, [sp, #32]
  403c28:	ldr	x23, [sp, #16]
  403c2c:	ldp	x29, x30, [sp], #64
  403c30:	ret
  403c34:	sub	sp, sp, #0x50
  403c38:	stp	x20, x19, [sp, #64]
  403c3c:	mov	x20, x1
  403c40:	mov	x19, x0
  403c44:	stp	x29, x30, [sp, #16]
  403c48:	stp	x24, x23, [sp, #32]
  403c4c:	stp	x22, x21, [sp, #48]
  403c50:	add	x29, sp, #0x10
  403c54:	mov	w0, wzr
  403c58:	cbz	x20, 403d24 <ferror@plt+0x2714>
  403c5c:	cbz	x19, 403d24 <ferror@plt+0x2714>
  403c60:	add	x1, sp, #0x8
  403c64:	mov	x0, x19
  403c68:	bl	403d3c <ferror@plt+0x272c>
  403c6c:	mov	x21, x0
  403c70:	mov	x1, sp
  403c74:	mov	x0, x20
  403c78:	bl	403d3c <ferror@plt+0x272c>
  403c7c:	ldp	x24, x22, [sp]
  403c80:	adds	x8, x24, x22
  403c84:	b.eq	403cb0 <ferror@plt+0x26a0>  // b.none
  403c88:	mov	x23, x0
  403c8c:	cmp	x8, #0x1
  403c90:	b.ne	403cd8 <ferror@plt+0x26c8>  // b.any
  403c94:	cbz	x21, 403cbc <ferror@plt+0x26ac>
  403c98:	ldrb	w8, [x21]
  403c9c:	cmp	w8, #0x2f
  403ca0:	b.ne	403cbc <ferror@plt+0x26ac>  // b.any
  403ca4:	mov	w0, #0x1                   	// #1
  403ca8:	cbnz	w0, 403d18 <ferror@plt+0x2708>
  403cac:	b	403c54 <ferror@plt+0x2644>
  403cb0:	mov	w0, #0x1                   	// #1
  403cb4:	cbnz	w0, 403d18 <ferror@plt+0x2708>
  403cb8:	b	403c54 <ferror@plt+0x2644>
  403cbc:	cbz	x23, 403cd8 <ferror@plt+0x26c8>
  403cc0:	ldrb	w8, [x23]
  403cc4:	cmp	w8, #0x2f
  403cc8:	b.ne	403cd8 <ferror@plt+0x26c8>  // b.any
  403ccc:	mov	w0, #0x1                   	// #1
  403cd0:	cbnz	w0, 403d18 <ferror@plt+0x2708>
  403cd4:	b	403c54 <ferror@plt+0x2644>
  403cd8:	mov	w0, #0x3                   	// #3
  403cdc:	cbz	x21, 403d04 <ferror@plt+0x26f4>
  403ce0:	cbz	x23, 403d04 <ferror@plt+0x26f4>
  403ce4:	cmp	x22, x24
  403ce8:	b.ne	403d04 <ferror@plt+0x26f4>  // b.any
  403cec:	mov	x0, x21
  403cf0:	mov	x1, x23
  403cf4:	mov	x2, x22
  403cf8:	bl	4013e0 <strncmp@plt>
  403cfc:	cbz	w0, 403d0c <ferror@plt+0x26fc>
  403d00:	mov	w0, #0x3                   	// #3
  403d04:	cbnz	w0, 403d18 <ferror@plt+0x2708>
  403d08:	b	403c54 <ferror@plt+0x2644>
  403d0c:	add	x19, x21, x22
  403d10:	add	x20, x23, x24
  403d14:	cbz	w0, 403c54 <ferror@plt+0x2644>
  403d18:	cmp	w0, #0x3
  403d1c:	b.ne	403d24 <ferror@plt+0x2714>  // b.any
  403d20:	mov	w0, wzr
  403d24:	ldp	x20, x19, [sp, #64]
  403d28:	ldp	x22, x21, [sp, #48]
  403d2c:	ldp	x24, x23, [sp, #32]
  403d30:	ldp	x29, x30, [sp, #16]
  403d34:	add	sp, sp, #0x50
  403d38:	ret
  403d3c:	mov	x8, x0
  403d40:	str	xzr, [x1]
  403d44:	mov	x0, x8
  403d48:	cbz	x8, 403d90 <ferror@plt+0x2780>
  403d4c:	ldrb	w9, [x0]
  403d50:	cmp	w9, #0x2f
  403d54:	b.ne	403d68 <ferror@plt+0x2758>  // b.any
  403d58:	mov	x8, x0
  403d5c:	ldrb	w10, [x8, #1]!
  403d60:	cmp	w10, #0x2f
  403d64:	b.eq	403d44 <ferror@plt+0x2734>  // b.none
  403d68:	cbz	w9, 403d8c <ferror@plt+0x277c>
  403d6c:	mov	w8, #0x1                   	// #1
  403d70:	str	x8, [x1]
  403d74:	ldrb	w9, [x0, x8]
  403d78:	cbz	w9, 403d90 <ferror@plt+0x2780>
  403d7c:	cmp	w9, #0x2f
  403d80:	b.eq	403d90 <ferror@plt+0x2780>  // b.none
  403d84:	add	x8, x8, #0x1
  403d88:	b	403d70 <ferror@plt+0x2760>
  403d8c:	mov	x0, xzr
  403d90:	ret
  403d94:	stp	x29, x30, [sp, #-64]!
  403d98:	orr	x8, x0, x1
  403d9c:	stp	x24, x23, [sp, #16]
  403da0:	stp	x22, x21, [sp, #32]
  403da4:	stp	x20, x19, [sp, #48]
  403da8:	mov	x29, sp
  403dac:	cbz	x8, 403de0 <ferror@plt+0x27d0>
  403db0:	mov	x19, x1
  403db4:	mov	x22, x0
  403db8:	mov	x20, x2
  403dbc:	cbz	x0, 403df4 <ferror@plt+0x27e4>
  403dc0:	cbz	x19, 403e08 <ferror@plt+0x27f8>
  403dc4:	mov	x0, x22
  403dc8:	bl	4012e0 <strlen@plt>
  403dcc:	mvn	x8, x0
  403dd0:	cmp	x8, x20
  403dd4:	b.cs	403e10 <ferror@plt+0x2800>  // b.hs, b.nlast
  403dd8:	mov	x21, xzr
  403ddc:	b	403e4c <ferror@plt+0x283c>
  403de0:	adrp	x0, 404000 <ferror@plt+0x29f0>
  403de4:	add	x0, x0, #0x790
  403de8:	bl	401420 <strdup@plt>
  403dec:	mov	x21, x0
  403df0:	b	403e4c <ferror@plt+0x283c>
  403df4:	mov	x0, x19
  403df8:	mov	x1, x20
  403dfc:	bl	4014f0 <strndup@plt>
  403e00:	mov	x21, x0
  403e04:	b	403e4c <ferror@plt+0x283c>
  403e08:	mov	x0, x22
  403e0c:	b	403de8 <ferror@plt+0x27d8>
  403e10:	add	x24, x0, x20
  403e14:	mov	x23, x0
  403e18:	add	x0, x24, #0x1
  403e1c:	bl	4013c0 <malloc@plt>
  403e20:	mov	x21, x0
  403e24:	cbz	x0, 403e4c <ferror@plt+0x283c>
  403e28:	mov	x0, x21
  403e2c:	mov	x1, x22
  403e30:	mov	x2, x23
  403e34:	bl	4012b0 <memcpy@plt>
  403e38:	add	x0, x21, x23
  403e3c:	mov	x1, x19
  403e40:	mov	x2, x20
  403e44:	bl	4012b0 <memcpy@plt>
  403e48:	strb	wzr, [x21, x24]
  403e4c:	mov	x0, x21
  403e50:	ldp	x20, x19, [sp, #48]
  403e54:	ldp	x22, x21, [sp, #32]
  403e58:	ldp	x24, x23, [sp, #16]
  403e5c:	ldp	x29, x30, [sp], #64
  403e60:	ret
  403e64:	stp	x29, x30, [sp, #-32]!
  403e68:	stp	x20, x19, [sp, #16]
  403e6c:	mov	x19, x1
  403e70:	mov	x20, x0
  403e74:	mov	x29, sp
  403e78:	cbz	x1, 403e8c <ferror@plt+0x287c>
  403e7c:	mov	x0, x19
  403e80:	bl	4012e0 <strlen@plt>
  403e84:	mov	x2, x0
  403e88:	b	403e90 <ferror@plt+0x2880>
  403e8c:	mov	x2, xzr
  403e90:	mov	x0, x20
  403e94:	mov	x1, x19
  403e98:	bl	403d94 <ferror@plt+0x2784>
  403e9c:	ldp	x20, x19, [sp, #16]
  403ea0:	ldp	x29, x30, [sp], #32
  403ea4:	ret
  403ea8:	sub	sp, sp, #0x120
  403eac:	stp	x29, x30, [sp, #256]
  403eb0:	add	x29, sp, #0x100
  403eb4:	add	x9, sp, #0x80
  403eb8:	mov	x10, sp
  403ebc:	mov	x11, #0xffffffffffffffd0    	// #-48
  403ec0:	add	x8, x29, #0x20
  403ec4:	movk	x11, #0xff80, lsl #32
  403ec8:	add	x9, x9, #0x30
  403ecc:	add	x10, x10, #0x80
  403ed0:	stp	x8, x9, [x29, #-32]
  403ed4:	stp	x10, x11, [x29, #-16]
  403ed8:	stp	q1, q2, [sp, #16]
  403edc:	str	q0, [sp]
  403ee0:	ldp	q0, q1, [x29, #-32]
  403ee4:	stp	x28, x19, [sp, #272]
  403ee8:	mov	x19, x0
  403eec:	stp	x2, x3, [sp, #128]
  403ef0:	sub	x0, x29, #0x28
  403ef4:	sub	x2, x29, #0x50
  403ef8:	stp	x4, x5, [sp, #144]
  403efc:	stp	x6, x7, [sp, #160]
  403f00:	stp	q3, q4, [sp, #48]
  403f04:	stp	q5, q6, [sp, #80]
  403f08:	str	q7, [sp, #112]
  403f0c:	stp	q0, q1, [x29, #-80]
  403f10:	bl	4014e0 <vasprintf@plt>
  403f14:	tbnz	w0, #31, 403f3c <ferror@plt+0x292c>
  403f18:	ldur	x1, [x29, #-40]
  403f1c:	sxtw	x2, w0
  403f20:	mov	x0, x19
  403f24:	bl	403d94 <ferror@plt+0x2784>
  403f28:	ldur	x8, [x29, #-40]
  403f2c:	mov	x19, x0
  403f30:	mov	x0, x8
  403f34:	bl	4014d0 <free@plt>
  403f38:	b	403f40 <ferror@plt+0x2930>
  403f3c:	mov	x19, xzr
  403f40:	mov	x0, x19
  403f44:	ldp	x28, x19, [sp, #272]
  403f48:	ldp	x29, x30, [sp, #256]
  403f4c:	add	sp, sp, #0x120
  403f50:	ret
  403f54:	stp	x29, x30, [sp, #-80]!
  403f58:	stp	x24, x23, [sp, #32]
  403f5c:	stp	x22, x21, [sp, #48]
  403f60:	stp	x20, x19, [sp, #64]
  403f64:	ldr	x19, [x0]
  403f68:	str	x25, [sp, #16]
  403f6c:	mov	x29, sp
  403f70:	ldrb	w8, [x19]
  403f74:	cbz	w8, 404074 <ferror@plt+0x2a64>
  403f78:	mov	x20, x0
  403f7c:	mov	x22, x1
  403f80:	mov	x0, x19
  403f84:	mov	x1, x2
  403f88:	mov	w23, w3
  403f8c:	mov	x21, x2
  403f90:	bl	401500 <strspn@plt>
  403f94:	add	x19, x19, x0
  403f98:	ldrb	w8, [x19]
  403f9c:	cbz	x8, 404070 <ferror@plt+0x2a60>
  403fa0:	cbz	w23, 404028 <ferror@plt+0x2a18>
  403fa4:	cmp	w8, #0x3f
  403fa8:	b.hi	404040 <ferror@plt+0x2a30>  // b.pmore
  403fac:	mov	w9, #0x1                   	// #1
  403fb0:	lsl	x8, x9, x8
  403fb4:	mov	x9, #0x1                   	// #1
  403fb8:	movk	x9, #0x84, lsl #32
  403fbc:	and	x8, x8, x9
  403fc0:	cbz	x8, 404040 <ferror@plt+0x2a30>
  403fc4:	mov	x23, x19
  403fc8:	ldrb	w25, [x23], #1
  403fcc:	add	x1, x29, #0x1c
  403fd0:	strb	wzr, [x29, #29]
  403fd4:	mov	x0, x23
  403fd8:	strb	w25, [x29, #28]
  403fdc:	bl	4040ac <ferror@plt+0x2a9c>
  403fe0:	str	x0, [x22]
  403fe4:	add	x8, x0, x19
  403fe8:	ldrb	w9, [x8, #1]
  403fec:	mov	w8, wzr
  403ff0:	cbz	w9, 404098 <ferror@plt+0x2a88>
  403ff4:	cmp	w9, w25
  403ff8:	b.ne	404098 <ferror@plt+0x2a88>  // b.any
  403ffc:	add	x8, x0, x19
  404000:	ldrsb	w1, [x8, #2]
  404004:	mov	x24, x0
  404008:	cbz	w1, 404018 <ferror@plt+0x2a08>
  40400c:	mov	x0, x21
  404010:	bl	401510 <strchr@plt>
  404014:	cbz	x0, 404094 <ferror@plt+0x2a84>
  404018:	add	x8, x19, x24
  40401c:	add	x19, x8, #0x2
  404020:	mov	w8, #0x1                   	// #1
  404024:	b	40409c <ferror@plt+0x2a8c>
  404028:	mov	x0, x19
  40402c:	mov	x1, x21
  404030:	bl	401590 <strcspn@plt>
  404034:	str	x0, [x22]
  404038:	add	x22, x19, x0
  40403c:	b	404068 <ferror@plt+0x2a58>
  404040:	mov	x0, x19
  404044:	mov	x1, x21
  404048:	bl	4040ac <ferror@plt+0x2a9c>
  40404c:	str	x0, [x22]
  404050:	add	x22, x19, x0
  404054:	ldrsb	w1, [x22]
  404058:	cbz	w1, 404068 <ferror@plt+0x2a58>
  40405c:	mov	x0, x21
  404060:	bl	401510 <strchr@plt>
  404064:	cbz	x0, 404070 <ferror@plt+0x2a60>
  404068:	str	x22, [x20]
  40406c:	b	404078 <ferror@plt+0x2a68>
  404070:	str	x19, [x20]
  404074:	mov	x19, xzr
  404078:	mov	x0, x19
  40407c:	ldp	x20, x19, [sp, #64]
  404080:	ldp	x22, x21, [sp, #48]
  404084:	ldp	x24, x23, [sp, #32]
  404088:	ldr	x25, [sp, #16]
  40408c:	ldp	x29, x30, [sp], #80
  404090:	ret
  404094:	mov	w8, wzr
  404098:	mov	x23, x19
  40409c:	str	x19, [x20]
  4040a0:	mov	x19, x23
  4040a4:	tbz	w8, #0, 404074 <ferror@plt+0x2a64>
  4040a8:	b	404078 <ferror@plt+0x2a68>
  4040ac:	stp	x29, x30, [sp, #-48]!
  4040b0:	stp	x22, x21, [sp, #16]
  4040b4:	stp	x20, x19, [sp, #32]
  4040b8:	ldrb	w8, [x0]
  4040bc:	mov	x29, sp
  4040c0:	cbz	w8, 404110 <ferror@plt+0x2b00>
  4040c4:	mov	x19, x1
  4040c8:	mov	x22, xzr
  4040cc:	mov	w20, wzr
  4040d0:	add	x21, x0, #0x1
  4040d4:	b	4040f8 <ferror@plt+0x2ae8>
  4040d8:	sxtb	w1, w8
  4040dc:	mov	x0, x19
  4040e0:	bl	401510 <strchr@plt>
  4040e4:	cbnz	x0, 40411c <ferror@plt+0x2b0c>
  4040e8:	mov	w20, wzr
  4040ec:	ldrb	w8, [x21, x22]
  4040f0:	add	x22, x22, #0x1
  4040f4:	cbz	w8, 40411c <ferror@plt+0x2b0c>
  4040f8:	cbnz	w20, 4040e8 <ferror@plt+0x2ad8>
  4040fc:	and	w9, w8, #0xff
  404100:	cmp	w9, #0x5c
  404104:	b.ne	4040d8 <ferror@plt+0x2ac8>  // b.any
  404108:	mov	w20, #0x1                   	// #1
  40410c:	b	4040ec <ferror@plt+0x2adc>
  404110:	mov	w20, wzr
  404114:	mov	w22, wzr
  404118:	b	40411c <ferror@plt+0x2b0c>
  40411c:	sub	w8, w22, w20
  404120:	ldp	x20, x19, [sp, #32]
  404124:	ldp	x22, x21, [sp, #16]
  404128:	sxtw	x0, w8
  40412c:	ldp	x29, x30, [sp], #48
  404130:	ret
  404134:	stp	x29, x30, [sp, #-32]!
  404138:	str	x19, [sp, #16]
  40413c:	mov	x19, x0
  404140:	mov	x29, sp
  404144:	mov	x0, x19
  404148:	bl	401410 <fgetc@plt>
  40414c:	cmn	w0, #0x1
  404150:	b.eq	404164 <ferror@plt+0x2b54>  // b.none
  404154:	cmp	w0, #0xa
  404158:	b.ne	404144 <ferror@plt+0x2b34>  // b.any
  40415c:	mov	w0, wzr
  404160:	b	404168 <ferror@plt+0x2b58>
  404164:	mov	w0, #0x1                   	// #1
  404168:	ldr	x19, [sp, #16]
  40416c:	ldp	x29, x30, [sp], #32
  404170:	ret
  404174:	nop
  404178:	stp	x29, x30, [sp, #-64]!
  40417c:	mov	x29, sp
  404180:	stp	x19, x20, [sp, #16]
  404184:	adrp	x20, 414000 <ferror@plt+0x129f0>
  404188:	add	x20, x20, #0xdf0
  40418c:	stp	x21, x22, [sp, #32]
  404190:	adrp	x21, 414000 <ferror@plt+0x129f0>
  404194:	add	x21, x21, #0xde8
  404198:	sub	x20, x20, x21
  40419c:	mov	w22, w0
  4041a0:	stp	x23, x24, [sp, #48]
  4041a4:	mov	x23, x1
  4041a8:	mov	x24, x2
  4041ac:	bl	401270 <memcpy@plt-0x40>
  4041b0:	cmp	xzr, x20, asr #3
  4041b4:	b.eq	4041e0 <ferror@plt+0x2bd0>  // b.none
  4041b8:	asr	x20, x20, #3
  4041bc:	mov	x19, #0x0                   	// #0
  4041c0:	ldr	x3, [x21, x19, lsl #3]
  4041c4:	mov	x2, x24
  4041c8:	add	x19, x19, #0x1
  4041cc:	mov	x1, x23
  4041d0:	mov	w0, w22
  4041d4:	blr	x3
  4041d8:	cmp	x20, x19
  4041dc:	b.ne	4041c0 <ferror@plt+0x2bb0>  // b.any
  4041e0:	ldp	x19, x20, [sp, #16]
  4041e4:	ldp	x21, x22, [sp, #32]
  4041e8:	ldp	x23, x24, [sp, #48]
  4041ec:	ldp	x29, x30, [sp], #64
  4041f0:	ret
  4041f4:	nop
  4041f8:	ret
  4041fc:	nop
  404200:	adrp	x2, 415000 <ferror@plt+0x139f0>
  404204:	mov	x1, #0x0                   	// #0
  404208:	ldr	x2, [x2, #448]
  40420c:	b	401350 <__cxa_atexit@plt>
  404210:	mov	x2, x1
  404214:	mov	x1, x0
  404218:	mov	w0, #0x0                   	// #0
  40421c:	b	4015c0 <__xstat@plt>
  404220:	mov	x2, x1
  404224:	mov	w1, w0
  404228:	mov	w0, #0x0                   	// #0
  40422c:	b	401560 <__fxstat@plt>

Disassembly of section .fini:

0000000000404230 <.fini>:
  404230:	stp	x29, x30, [sp, #-16]!
  404234:	mov	x29, sp
  404238:	ldp	x29, x30, [sp], #16
  40423c:	ret
