INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/vote/vote.srcs/sources_1/new/v_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biaojue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/vote/vote.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
