
SAME70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002910  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00402910  00402910  00012910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000bb4  20400000  00402918  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000b0  20400bb4  004034cc  00020bb4  2**2
                  ALLOC
  4 .stack        00002004  20400c64  0040357c  00020bb4  2**0
                  ALLOC
  5 .heap         00000200  20402c68  00405580  00020bb4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020bb4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020be2  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000ac14  00000000  00000000  00020c3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001510  00000000  00000000  0002b84f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000034e2  00000000  00000000  0002cd5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000608  00000000  00000000  00030241  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000578  00000000  00000000  00030849  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001c24f  00000000  00000000  00030dc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006b50  00000000  00000000  0004d010  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000894d0  00000000  00000000  00053b60  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001cc8  00000000  00000000  000dd030  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	68 2c 40 20 39 0c 40 00 e9 0c 40 00 e9 0c 40 00     h,@ 9.@...@...@.
  400010:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e9 0c 40 00 e9 0c 40 00 00 00 00 00 e9 0c 40 00     ..@...@.......@.
  40003c:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  40004c:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  40005c:	e9 0c 40 00 e9 0c 40 00 00 00 00 00 f1 07 40 00     ..@...@.......@.
  40006c:	09 08 40 00 21 08 40 00 e9 0c 40 00 e9 0c 40 00     ..@.!.@...@...@.
  40007c:	e9 0c 40 00 39 08 40 00 51 08 40 00 e9 0c 40 00     ..@.9.@.Q.@...@.
  40008c:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  40009c:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  4000ac:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  4000bc:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  4000cc:	e9 0c 40 00 00 00 00 00 e9 0c 40 00 00 00 00 00     ..@.......@.....
  4000dc:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  4000ec:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  4000fc:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  40010c:	e9 0c 40 00 e9 0c 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ......@...@...@.
  40012c:	e9 0c 40 00 e9 0c 40 00 00 00 00 00 e9 0c 40 00     ..@...@.......@.
  40013c:	e9 0c 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400bb4 	.word	0x20400bb4
  40015c:	00000000 	.word	0x00000000
  400160:	00402918 	.word	0x00402918

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00402918 	.word	0x00402918
  4001a0:	20400bb8 	.word	0x20400bb8
  4001a4:	00402918 	.word	0x00402918
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400969 	.word	0x00400969
  40022c:	004009d5 	.word	0x004009d5
  400230:	00400a45 	.word	0x00400a45

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	004009a1 	.word	0x004009a1
  4002a0:	00400abd 	.word	0x00400abd

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400ad9 	.word	0x00400ad9
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400af5 	.word	0x00400af5
  400418:	00400b11 	.word	0x00400b11

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00400e59 	.word	0x00400e59
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400869 	.word	0x00400869
  40051c:	004008e5 	.word	0x004008e5
  400520:	00400cf1 	.word	0x00400cf1
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  400554:	b480      	push	{r7}
  400556:	b085      	sub	sp, #20
  400558:	af00      	add	r7, sp, #0
  40055a:	60f8      	str	r0, [r7, #12]
  40055c:	60b9      	str	r1, [r7, #8]
  40055e:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400560:	68fb      	ldr	r3, [r7, #12]
  400562:	68ba      	ldr	r2, [r7, #8]
  400564:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400568:	687b      	ldr	r3, [r7, #4]
  40056a:	005b      	lsls	r3, r3, #1
  40056c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400570:	fbb2 f3f3 	udiv	r3, r2, r3
  400574:	3b01      	subs	r3, #1
  400576:	f3c3 020d 	ubfx	r2, r3, #0, #14
  40057a:	68fb      	ldr	r3, [r7, #12]
  40057c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  400580:	bf00      	nop
  400582:	3714      	adds	r7, #20
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b083      	sub	sp, #12
  400590:	af00      	add	r7, sp, #0
  400592:	6078      	str	r0, [r7, #4]
  400594:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400596:	687b      	ldr	r3, [r7, #4]
  400598:	683a      	ldr	r2, [r7, #0]
  40059a:	631a      	str	r2, [r3, #48]	; 0x30
}
  40059c:	bf00      	nop
  40059e:	370c      	adds	r7, #12
  4005a0:	46bd      	mov	sp, r7
  4005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005a6:	4770      	bx	lr

004005a8 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  4005a8:	b480      	push	{r7}
  4005aa:	b083      	sub	sp, #12
  4005ac:	af00      	add	r7, sp, #0
  4005ae:	6078      	str	r0, [r7, #4]
  4005b0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  4005b2:	687b      	ldr	r3, [r7, #4]
  4005b4:	683a      	ldr	r2, [r7, #0]
  4005b6:	635a      	str	r2, [r3, #52]	; 0x34
}
  4005b8:	bf00      	nop
  4005ba:	370c      	adds	r7, #12
  4005bc:	46bd      	mov	sp, r7
  4005be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005c2:	4770      	bx	lr

004005c4 <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4005c4:	b480      	push	{r7}
  4005c6:	b087      	sub	sp, #28
  4005c8:	af00      	add	r7, sp, #0
  4005ca:	60f8      	str	r0, [r7, #12]
  4005cc:	60b9      	str	r1, [r7, #8]
  4005ce:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  4005d0:	68bb      	ldr	r3, [r7, #8]
  4005d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005d6:	d003      	beq.n	4005e0 <pio_get+0x1c>
  4005d8:	68bb      	ldr	r3, [r7, #8]
  4005da:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005de:	d103      	bne.n	4005e8 <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  4005e0:	68fb      	ldr	r3, [r7, #12]
  4005e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4005e4:	617b      	str	r3, [r7, #20]
  4005e6:	e002      	b.n	4005ee <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  4005e8:	68fb      	ldr	r3, [r7, #12]
  4005ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4005ec:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  4005ee:	697a      	ldr	r2, [r7, #20]
  4005f0:	687b      	ldr	r3, [r7, #4]
  4005f2:	4013      	ands	r3, r2
  4005f4:	2b00      	cmp	r3, #0
  4005f6:	d101      	bne.n	4005fc <pio_get+0x38>
		return 0;
  4005f8:	2300      	movs	r3, #0
  4005fa:	e000      	b.n	4005fe <pio_get+0x3a>
	} else {
		return 1;
  4005fc:	2301      	movs	r3, #1
	}
}
  4005fe:	4618      	mov	r0, r3
  400600:	371c      	adds	r7, #28
  400602:	46bd      	mov	sp, r7
  400604:	f85d 7b04 	ldr.w	r7, [sp], #4
  400608:	4770      	bx	lr
	...

0040060c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40060c:	b580      	push	{r7, lr}
  40060e:	b084      	sub	sp, #16
  400610:	af00      	add	r7, sp, #0
  400612:	60f8      	str	r0, [r7, #12]
  400614:	60b9      	str	r1, [r7, #8]
  400616:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400618:	68b9      	ldr	r1, [r7, #8]
  40061a:	68f8      	ldr	r0, [r7, #12]
  40061c:	4b19      	ldr	r3, [pc, #100]	; (400684 <pio_set_input+0x78>)
  40061e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400620:	687b      	ldr	r3, [r7, #4]
  400622:	f003 0301 	and.w	r3, r3, #1
  400626:	461a      	mov	r2, r3
  400628:	68b9      	ldr	r1, [r7, #8]
  40062a:	68f8      	ldr	r0, [r7, #12]
  40062c:	4b16      	ldr	r3, [pc, #88]	; (400688 <pio_set_input+0x7c>)
  40062e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400630:	687b      	ldr	r3, [r7, #4]
  400632:	f003 030a 	and.w	r3, r3, #10
  400636:	2b00      	cmp	r3, #0
  400638:	d003      	beq.n	400642 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40063a:	68fb      	ldr	r3, [r7, #12]
  40063c:	68ba      	ldr	r2, [r7, #8]
  40063e:	621a      	str	r2, [r3, #32]
  400640:	e002      	b.n	400648 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	68ba      	ldr	r2, [r7, #8]
  400646:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400648:	687b      	ldr	r3, [r7, #4]
  40064a:	f003 0302 	and.w	r3, r3, #2
  40064e:	2b00      	cmp	r3, #0
  400650:	d004      	beq.n	40065c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400652:	68fb      	ldr	r3, [r7, #12]
  400654:	68ba      	ldr	r2, [r7, #8]
  400656:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40065a:	e008      	b.n	40066e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40065c:	687b      	ldr	r3, [r7, #4]
  40065e:	f003 0308 	and.w	r3, r3, #8
  400662:	2b00      	cmp	r3, #0
  400664:	d003      	beq.n	40066e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	68ba      	ldr	r2, [r7, #8]
  40066a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40066e:	68fb      	ldr	r3, [r7, #12]
  400670:	68ba      	ldr	r2, [r7, #8]
  400672:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400674:	68fb      	ldr	r3, [r7, #12]
  400676:	68ba      	ldr	r2, [r7, #8]
  400678:	601a      	str	r2, [r3, #0]
}
  40067a:	bf00      	nop
  40067c:	3710      	adds	r7, #16
  40067e:	46bd      	mov	sp, r7
  400680:	bd80      	pop	{r7, pc}
  400682:	bf00      	nop
  400684:	004006f1 	.word	0x004006f1
  400688:	00400529 	.word	0x00400529

0040068c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40068c:	b580      	push	{r7, lr}
  40068e:	b084      	sub	sp, #16
  400690:	af00      	add	r7, sp, #0
  400692:	60f8      	str	r0, [r7, #12]
  400694:	60b9      	str	r1, [r7, #8]
  400696:	607a      	str	r2, [r7, #4]
  400698:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40069a:	68b9      	ldr	r1, [r7, #8]
  40069c:	68f8      	ldr	r0, [r7, #12]
  40069e:	4b12      	ldr	r3, [pc, #72]	; (4006e8 <pio_set_output+0x5c>)
  4006a0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4006a2:	69ba      	ldr	r2, [r7, #24]
  4006a4:	68b9      	ldr	r1, [r7, #8]
  4006a6:	68f8      	ldr	r0, [r7, #12]
  4006a8:	4b10      	ldr	r3, [pc, #64]	; (4006ec <pio_set_output+0x60>)
  4006aa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4006ac:	683b      	ldr	r3, [r7, #0]
  4006ae:	2b00      	cmp	r3, #0
  4006b0:	d003      	beq.n	4006ba <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4006b2:	68fb      	ldr	r3, [r7, #12]
  4006b4:	68ba      	ldr	r2, [r7, #8]
  4006b6:	651a      	str	r2, [r3, #80]	; 0x50
  4006b8:	e002      	b.n	4006c0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	68ba      	ldr	r2, [r7, #8]
  4006be:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4006c0:	687b      	ldr	r3, [r7, #4]
  4006c2:	2b00      	cmp	r3, #0
  4006c4:	d003      	beq.n	4006ce <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4006c6:	68fb      	ldr	r3, [r7, #12]
  4006c8:	68ba      	ldr	r2, [r7, #8]
  4006ca:	631a      	str	r2, [r3, #48]	; 0x30
  4006cc:	e002      	b.n	4006d4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	68ba      	ldr	r2, [r7, #8]
  4006d2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4006d4:	68fb      	ldr	r3, [r7, #12]
  4006d6:	68ba      	ldr	r2, [r7, #8]
  4006d8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4006da:	68fb      	ldr	r3, [r7, #12]
  4006dc:	68ba      	ldr	r2, [r7, #8]
  4006de:	601a      	str	r2, [r3, #0]
}
  4006e0:	bf00      	nop
  4006e2:	3710      	adds	r7, #16
  4006e4:	46bd      	mov	sp, r7
  4006e6:	bd80      	pop	{r7, pc}
  4006e8:	004006f1 	.word	0x004006f1
  4006ec:	00400529 	.word	0x00400529

004006f0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4006f0:	b480      	push	{r7}
  4006f2:	b083      	sub	sp, #12
  4006f4:	af00      	add	r7, sp, #0
  4006f6:	6078      	str	r0, [r7, #4]
  4006f8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4006fa:	687b      	ldr	r3, [r7, #4]
  4006fc:	683a      	ldr	r2, [r7, #0]
  4006fe:	645a      	str	r2, [r3, #68]	; 0x44
}
  400700:	bf00      	nop
  400702:	370c      	adds	r7, #12
  400704:	46bd      	mov	sp, r7
  400706:	f85d 7b04 	ldr.w	r7, [sp], #4
  40070a:	4770      	bx	lr

0040070c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40070c:	b480      	push	{r7}
  40070e:	b083      	sub	sp, #12
  400710:	af00      	add	r7, sp, #0
  400712:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400714:	687b      	ldr	r3, [r7, #4]
  400716:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400718:	4618      	mov	r0, r3
  40071a:	370c      	adds	r7, #12
  40071c:	46bd      	mov	sp, r7
  40071e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400722:	4770      	bx	lr

00400724 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400724:	b480      	push	{r7}
  400726:	b083      	sub	sp, #12
  400728:	af00      	add	r7, sp, #0
  40072a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40072c:	687b      	ldr	r3, [r7, #4]
  40072e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400730:	4618      	mov	r0, r3
  400732:	370c      	adds	r7, #12
  400734:	46bd      	mov	sp, r7
  400736:	f85d 7b04 	ldr.w	r7, [sp], #4
  40073a:	4770      	bx	lr

0040073c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40073c:	b580      	push	{r7, lr}
  40073e:	b084      	sub	sp, #16
  400740:	af00      	add	r7, sp, #0
  400742:	6078      	str	r0, [r7, #4]
  400744:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400746:	6878      	ldr	r0, [r7, #4]
  400748:	4b26      	ldr	r3, [pc, #152]	; (4007e4 <pio_handler_process+0xa8>)
  40074a:	4798      	blx	r3
  40074c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40074e:	6878      	ldr	r0, [r7, #4]
  400750:	4b25      	ldr	r3, [pc, #148]	; (4007e8 <pio_handler_process+0xac>)
  400752:	4798      	blx	r3
  400754:	4602      	mov	r2, r0
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	4013      	ands	r3, r2
  40075a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40075c:	68fb      	ldr	r3, [r7, #12]
  40075e:	2b00      	cmp	r3, #0
  400760:	d03c      	beq.n	4007dc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400762:	2300      	movs	r3, #0
  400764:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400766:	e034      	b.n	4007d2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400768:	4a20      	ldr	r2, [pc, #128]	; (4007ec <pio_handler_process+0xb0>)
  40076a:	68bb      	ldr	r3, [r7, #8]
  40076c:	011b      	lsls	r3, r3, #4
  40076e:	4413      	add	r3, r2
  400770:	681a      	ldr	r2, [r3, #0]
  400772:	683b      	ldr	r3, [r7, #0]
  400774:	429a      	cmp	r2, r3
  400776:	d126      	bne.n	4007c6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400778:	4a1c      	ldr	r2, [pc, #112]	; (4007ec <pio_handler_process+0xb0>)
  40077a:	68bb      	ldr	r3, [r7, #8]
  40077c:	011b      	lsls	r3, r3, #4
  40077e:	4413      	add	r3, r2
  400780:	3304      	adds	r3, #4
  400782:	681a      	ldr	r2, [r3, #0]
  400784:	68fb      	ldr	r3, [r7, #12]
  400786:	4013      	ands	r3, r2
  400788:	2b00      	cmp	r3, #0
  40078a:	d01c      	beq.n	4007c6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40078c:	4a17      	ldr	r2, [pc, #92]	; (4007ec <pio_handler_process+0xb0>)
  40078e:	68bb      	ldr	r3, [r7, #8]
  400790:	011b      	lsls	r3, r3, #4
  400792:	4413      	add	r3, r2
  400794:	330c      	adds	r3, #12
  400796:	681b      	ldr	r3, [r3, #0]
  400798:	4914      	ldr	r1, [pc, #80]	; (4007ec <pio_handler_process+0xb0>)
  40079a:	68ba      	ldr	r2, [r7, #8]
  40079c:	0112      	lsls	r2, r2, #4
  40079e:	440a      	add	r2, r1
  4007a0:	6810      	ldr	r0, [r2, #0]
  4007a2:	4912      	ldr	r1, [pc, #72]	; (4007ec <pio_handler_process+0xb0>)
  4007a4:	68ba      	ldr	r2, [r7, #8]
  4007a6:	0112      	lsls	r2, r2, #4
  4007a8:	440a      	add	r2, r1
  4007aa:	3204      	adds	r2, #4
  4007ac:	6812      	ldr	r2, [r2, #0]
  4007ae:	4611      	mov	r1, r2
  4007b0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4007b2:	4a0e      	ldr	r2, [pc, #56]	; (4007ec <pio_handler_process+0xb0>)
  4007b4:	68bb      	ldr	r3, [r7, #8]
  4007b6:	011b      	lsls	r3, r3, #4
  4007b8:	4413      	add	r3, r2
  4007ba:	3304      	adds	r3, #4
  4007bc:	681b      	ldr	r3, [r3, #0]
  4007be:	43db      	mvns	r3, r3
  4007c0:	68fa      	ldr	r2, [r7, #12]
  4007c2:	4013      	ands	r3, r2
  4007c4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4007c6:	68bb      	ldr	r3, [r7, #8]
  4007c8:	3301      	adds	r3, #1
  4007ca:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4007cc:	68bb      	ldr	r3, [r7, #8]
  4007ce:	2b06      	cmp	r3, #6
  4007d0:	d803      	bhi.n	4007da <pio_handler_process+0x9e>
		while (status != 0) {
  4007d2:	68fb      	ldr	r3, [r7, #12]
  4007d4:	2b00      	cmp	r3, #0
  4007d6:	d1c7      	bne.n	400768 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4007d8:	e000      	b.n	4007dc <pio_handler_process+0xa0>
				break;
  4007da:	bf00      	nop
}
  4007dc:	bf00      	nop
  4007de:	3710      	adds	r7, #16
  4007e0:	46bd      	mov	sp, r7
  4007e2:	bd80      	pop	{r7, pc}
  4007e4:	0040070d 	.word	0x0040070d
  4007e8:	00400725 	.word	0x00400725
  4007ec:	20400bd0 	.word	0x20400bd0

004007f0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4007f0:	b580      	push	{r7, lr}
  4007f2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4007f4:	210a      	movs	r1, #10
  4007f6:	4802      	ldr	r0, [pc, #8]	; (400800 <PIOA_Handler+0x10>)
  4007f8:	4b02      	ldr	r3, [pc, #8]	; (400804 <PIOA_Handler+0x14>)
  4007fa:	4798      	blx	r3
}
  4007fc:	bf00      	nop
  4007fe:	bd80      	pop	{r7, pc}
  400800:	400e0e00 	.word	0x400e0e00
  400804:	0040073d 	.word	0x0040073d

00400808 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400808:	b580      	push	{r7, lr}
  40080a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  40080c:	210b      	movs	r1, #11
  40080e:	4802      	ldr	r0, [pc, #8]	; (400818 <PIOB_Handler+0x10>)
  400810:	4b02      	ldr	r3, [pc, #8]	; (40081c <PIOB_Handler+0x14>)
  400812:	4798      	blx	r3
}
  400814:	bf00      	nop
  400816:	bd80      	pop	{r7, pc}
  400818:	400e1000 	.word	0x400e1000
  40081c:	0040073d 	.word	0x0040073d

00400820 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400820:	b580      	push	{r7, lr}
  400822:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400824:	210c      	movs	r1, #12
  400826:	4802      	ldr	r0, [pc, #8]	; (400830 <PIOC_Handler+0x10>)
  400828:	4b02      	ldr	r3, [pc, #8]	; (400834 <PIOC_Handler+0x14>)
  40082a:	4798      	blx	r3
}
  40082c:	bf00      	nop
  40082e:	bd80      	pop	{r7, pc}
  400830:	400e1200 	.word	0x400e1200
  400834:	0040073d 	.word	0x0040073d

00400838 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400838:	b580      	push	{r7, lr}
  40083a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  40083c:	2110      	movs	r1, #16
  40083e:	4802      	ldr	r0, [pc, #8]	; (400848 <PIOD_Handler+0x10>)
  400840:	4b02      	ldr	r3, [pc, #8]	; (40084c <PIOD_Handler+0x14>)
  400842:	4798      	blx	r3
}
  400844:	bf00      	nop
  400846:	bd80      	pop	{r7, pc}
  400848:	400e1400 	.word	0x400e1400
  40084c:	0040073d 	.word	0x0040073d

00400850 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400850:	b580      	push	{r7, lr}
  400852:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400854:	2111      	movs	r1, #17
  400856:	4802      	ldr	r0, [pc, #8]	; (400860 <PIOE_Handler+0x10>)
  400858:	4b02      	ldr	r3, [pc, #8]	; (400864 <PIOE_Handler+0x14>)
  40085a:	4798      	blx	r3
}
  40085c:	bf00      	nop
  40085e:	bd80      	pop	{r7, pc}
  400860:	400e1600 	.word	0x400e1600
  400864:	0040073d 	.word	0x0040073d

00400868 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400868:	b480      	push	{r7}
  40086a:	b083      	sub	sp, #12
  40086c:	af00      	add	r7, sp, #0
  40086e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400870:	687b      	ldr	r3, [r7, #4]
  400872:	3b01      	subs	r3, #1
  400874:	2b03      	cmp	r3, #3
  400876:	d81a      	bhi.n	4008ae <pmc_mck_set_division+0x46>
  400878:	a201      	add	r2, pc, #4	; (adr r2, 400880 <pmc_mck_set_division+0x18>)
  40087a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40087e:	bf00      	nop
  400880:	00400891 	.word	0x00400891
  400884:	00400897 	.word	0x00400897
  400888:	0040089f 	.word	0x0040089f
  40088c:	004008a7 	.word	0x004008a7
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400890:	2300      	movs	r3, #0
  400892:	607b      	str	r3, [r7, #4]
			break;
  400894:	e00e      	b.n	4008b4 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400896:	f44f 7380 	mov.w	r3, #256	; 0x100
  40089a:	607b      	str	r3, [r7, #4]
			break;
  40089c:	e00a      	b.n	4008b4 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40089e:	f44f 7340 	mov.w	r3, #768	; 0x300
  4008a2:	607b      	str	r3, [r7, #4]
			break;
  4008a4:	e006      	b.n	4008b4 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4008a6:	f44f 7300 	mov.w	r3, #512	; 0x200
  4008aa:	607b      	str	r3, [r7, #4]
			break;
  4008ac:	e002      	b.n	4008b4 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4008ae:	2300      	movs	r3, #0
  4008b0:	607b      	str	r3, [r7, #4]
			break;
  4008b2:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4008b4:	490a      	ldr	r1, [pc, #40]	; (4008e0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4008b6:	4b0a      	ldr	r3, [pc, #40]	; (4008e0 <pmc_mck_set_division+0x78>)
  4008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4008be:	687b      	ldr	r3, [r7, #4]
  4008c0:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4008c2:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4008c4:	bf00      	nop
  4008c6:	4b06      	ldr	r3, [pc, #24]	; (4008e0 <pmc_mck_set_division+0x78>)
  4008c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4008ca:	f003 0308 	and.w	r3, r3, #8
  4008ce:	2b00      	cmp	r3, #0
  4008d0:	d0f9      	beq.n	4008c6 <pmc_mck_set_division+0x5e>
}
  4008d2:	bf00      	nop
  4008d4:	370c      	adds	r7, #12
  4008d6:	46bd      	mov	sp, r7
  4008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008dc:	4770      	bx	lr
  4008de:	bf00      	nop
  4008e0:	400e0600 	.word	0x400e0600

004008e4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4008e4:	b480      	push	{r7}
  4008e6:	b085      	sub	sp, #20
  4008e8:	af00      	add	r7, sp, #0
  4008ea:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4008ec:	491d      	ldr	r1, [pc, #116]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  4008ee:	4b1d      	ldr	r3, [pc, #116]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  4008f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4008f6:	687b      	ldr	r3, [r7, #4]
  4008f8:	4313      	orrs	r3, r2
  4008fa:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400900:	60fb      	str	r3, [r7, #12]
  400902:	e007      	b.n	400914 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400904:	68fb      	ldr	r3, [r7, #12]
  400906:	2b00      	cmp	r3, #0
  400908:	d101      	bne.n	40090e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40090a:	2301      	movs	r3, #1
  40090c:	e023      	b.n	400956 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40090e:	68fb      	ldr	r3, [r7, #12]
  400910:	3b01      	subs	r3, #1
  400912:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400914:	4b13      	ldr	r3, [pc, #76]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  400916:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400918:	f003 0308 	and.w	r3, r3, #8
  40091c:	2b00      	cmp	r3, #0
  40091e:	d0f1      	beq.n	400904 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400920:	4a10      	ldr	r2, [pc, #64]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  400922:	4b10      	ldr	r3, [pc, #64]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  400924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400926:	f023 0303 	bic.w	r3, r3, #3
  40092a:	f043 0302 	orr.w	r3, r3, #2
  40092e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400930:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400934:	60fb      	str	r3, [r7, #12]
  400936:	e007      	b.n	400948 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400938:	68fb      	ldr	r3, [r7, #12]
  40093a:	2b00      	cmp	r3, #0
  40093c:	d101      	bne.n	400942 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40093e:	2301      	movs	r3, #1
  400940:	e009      	b.n	400956 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400942:	68fb      	ldr	r3, [r7, #12]
  400944:	3b01      	subs	r3, #1
  400946:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400948:	4b06      	ldr	r3, [pc, #24]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  40094a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40094c:	f003 0308 	and.w	r3, r3, #8
  400950:	2b00      	cmp	r3, #0
  400952:	d0f1      	beq.n	400938 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400954:	2300      	movs	r3, #0
}
  400956:	4618      	mov	r0, r3
  400958:	3714      	adds	r7, #20
  40095a:	46bd      	mov	sp, r7
  40095c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400960:	4770      	bx	lr
  400962:	bf00      	nop
  400964:	400e0600 	.word	0x400e0600

00400968 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400968:	b480      	push	{r7}
  40096a:	b083      	sub	sp, #12
  40096c:	af00      	add	r7, sp, #0
  40096e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400970:	687b      	ldr	r3, [r7, #4]
  400972:	2b01      	cmp	r3, #1
  400974:	d105      	bne.n	400982 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400976:	4907      	ldr	r1, [pc, #28]	; (400994 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400978:	4b06      	ldr	r3, [pc, #24]	; (400994 <pmc_switch_sclk_to_32kxtal+0x2c>)
  40097a:	689a      	ldr	r2, [r3, #8]
  40097c:	4b06      	ldr	r3, [pc, #24]	; (400998 <pmc_switch_sclk_to_32kxtal+0x30>)
  40097e:	4313      	orrs	r3, r2
  400980:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400982:	4b04      	ldr	r3, [pc, #16]	; (400994 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400984:	4a05      	ldr	r2, [pc, #20]	; (40099c <pmc_switch_sclk_to_32kxtal+0x34>)
  400986:	601a      	str	r2, [r3, #0]
}
  400988:	bf00      	nop
  40098a:	370c      	adds	r7, #12
  40098c:	46bd      	mov	sp, r7
  40098e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400992:	4770      	bx	lr
  400994:	400e1810 	.word	0x400e1810
  400998:	a5100000 	.word	0xa5100000
  40099c:	a5000008 	.word	0xa5000008

004009a0 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4009a0:	b480      	push	{r7}
  4009a2:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4009a4:	4b09      	ldr	r3, [pc, #36]	; (4009cc <pmc_osc_is_ready_32kxtal+0x2c>)
  4009a6:	695b      	ldr	r3, [r3, #20]
  4009a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4009ac:	2b00      	cmp	r3, #0
  4009ae:	d007      	beq.n	4009c0 <pmc_osc_is_ready_32kxtal+0x20>
  4009b0:	4b07      	ldr	r3, [pc, #28]	; (4009d0 <pmc_osc_is_ready_32kxtal+0x30>)
  4009b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4009b8:	2b00      	cmp	r3, #0
  4009ba:	d001      	beq.n	4009c0 <pmc_osc_is_ready_32kxtal+0x20>
  4009bc:	2301      	movs	r3, #1
  4009be:	e000      	b.n	4009c2 <pmc_osc_is_ready_32kxtal+0x22>
  4009c0:	2300      	movs	r3, #0
}
  4009c2:	4618      	mov	r0, r3
  4009c4:	46bd      	mov	sp, r7
  4009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009ca:	4770      	bx	lr
  4009cc:	400e1810 	.word	0x400e1810
  4009d0:	400e0600 	.word	0x400e0600

004009d4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4009d4:	b480      	push	{r7}
  4009d6:	b083      	sub	sp, #12
  4009d8:	af00      	add	r7, sp, #0
  4009da:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4009dc:	4915      	ldr	r1, [pc, #84]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  4009de:	4b15      	ldr	r3, [pc, #84]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  4009e0:	6a1a      	ldr	r2, [r3, #32]
  4009e2:	4b15      	ldr	r3, [pc, #84]	; (400a38 <pmc_switch_mainck_to_fastrc+0x64>)
  4009e4:	4313      	orrs	r3, r2
  4009e6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4009e8:	bf00      	nop
  4009ea:	4b12      	ldr	r3, [pc, #72]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  4009ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4009f2:	2b00      	cmp	r3, #0
  4009f4:	d0f9      	beq.n	4009ea <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4009f6:	490f      	ldr	r1, [pc, #60]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  4009f8:	4b0e      	ldr	r3, [pc, #56]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  4009fa:	6a1a      	ldr	r2, [r3, #32]
  4009fc:	4b0f      	ldr	r3, [pc, #60]	; (400a3c <pmc_switch_mainck_to_fastrc+0x68>)
  4009fe:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400a00:	687a      	ldr	r2, [r7, #4]
  400a02:	4313      	orrs	r3, r2
  400a04:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400a08:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400a0a:	bf00      	nop
  400a0c:	4b09      	ldr	r3, [pc, #36]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  400a0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400a14:	2b00      	cmp	r3, #0
  400a16:	d0f9      	beq.n	400a0c <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400a18:	4906      	ldr	r1, [pc, #24]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  400a1a:	4b06      	ldr	r3, [pc, #24]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  400a1c:	6a1a      	ldr	r2, [r3, #32]
  400a1e:	4b08      	ldr	r3, [pc, #32]	; (400a40 <pmc_switch_mainck_to_fastrc+0x6c>)
  400a20:	4013      	ands	r3, r2
  400a22:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400a26:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400a28:	bf00      	nop
  400a2a:	370c      	adds	r7, #12
  400a2c:	46bd      	mov	sp, r7
  400a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a32:	4770      	bx	lr
  400a34:	400e0600 	.word	0x400e0600
  400a38:	00370008 	.word	0x00370008
  400a3c:	ffc8ff8f 	.word	0xffc8ff8f
  400a40:	fec8ffff 	.word	0xfec8ffff

00400a44 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400a44:	b480      	push	{r7}
  400a46:	b083      	sub	sp, #12
  400a48:	af00      	add	r7, sp, #0
  400a4a:	6078      	str	r0, [r7, #4]
  400a4c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400a4e:	687b      	ldr	r3, [r7, #4]
  400a50:	2b00      	cmp	r3, #0
  400a52:	d008      	beq.n	400a66 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a54:	4913      	ldr	r1, [pc, #76]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a56:	4b13      	ldr	r3, [pc, #76]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a58:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400a5a:	4a13      	ldr	r2, [pc, #76]	; (400aa8 <pmc_switch_mainck_to_xtal+0x64>)
  400a5c:	401a      	ands	r2, r3
  400a5e:	4b13      	ldr	r3, [pc, #76]	; (400aac <pmc_switch_mainck_to_xtal+0x68>)
  400a60:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a62:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400a64:	e018      	b.n	400a98 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a66:	490f      	ldr	r1, [pc, #60]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a68:	4b0e      	ldr	r3, [pc, #56]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a6a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400a6c:	4b10      	ldr	r3, [pc, #64]	; (400ab0 <pmc_switch_mainck_to_xtal+0x6c>)
  400a6e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400a70:	683a      	ldr	r2, [r7, #0]
  400a72:	0212      	lsls	r2, r2, #8
  400a74:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400a76:	431a      	orrs	r2, r3
  400a78:	4b0e      	ldr	r3, [pc, #56]	; (400ab4 <pmc_switch_mainck_to_xtal+0x70>)
  400a7a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a7c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400a7e:	bf00      	nop
  400a80:	4b08      	ldr	r3, [pc, #32]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a84:	f003 0301 	and.w	r3, r3, #1
  400a88:	2b00      	cmp	r3, #0
  400a8a:	d0f9      	beq.n	400a80 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400a8c:	4905      	ldr	r1, [pc, #20]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a8e:	4b05      	ldr	r3, [pc, #20]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a90:	6a1a      	ldr	r2, [r3, #32]
  400a92:	4b09      	ldr	r3, [pc, #36]	; (400ab8 <pmc_switch_mainck_to_xtal+0x74>)
  400a94:	4313      	orrs	r3, r2
  400a96:	620b      	str	r3, [r1, #32]
}
  400a98:	bf00      	nop
  400a9a:	370c      	adds	r7, #12
  400a9c:	46bd      	mov	sp, r7
  400a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aa2:	4770      	bx	lr
  400aa4:	400e0600 	.word	0x400e0600
  400aa8:	fec8fffc 	.word	0xfec8fffc
  400aac:	01370002 	.word	0x01370002
  400ab0:	ffc8fffc 	.word	0xffc8fffc
  400ab4:	00370001 	.word	0x00370001
  400ab8:	01370000 	.word	0x01370000

00400abc <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400abc:	b480      	push	{r7}
  400abe:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ac0:	4b04      	ldr	r3, [pc, #16]	; (400ad4 <pmc_osc_is_ready_mainck+0x18>)
  400ac2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ac4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400ac8:	4618      	mov	r0, r3
  400aca:	46bd      	mov	sp, r7
  400acc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ad0:	4770      	bx	lr
  400ad2:	bf00      	nop
  400ad4:	400e0600 	.word	0x400e0600

00400ad8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400ad8:	b480      	push	{r7}
  400ada:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400adc:	4b04      	ldr	r3, [pc, #16]	; (400af0 <pmc_disable_pllack+0x18>)
  400ade:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400ae2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400ae4:	bf00      	nop
  400ae6:	46bd      	mov	sp, r7
  400ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aec:	4770      	bx	lr
  400aee:	bf00      	nop
  400af0:	400e0600 	.word	0x400e0600

00400af4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400af4:	b480      	push	{r7}
  400af6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400af8:	4b04      	ldr	r3, [pc, #16]	; (400b0c <pmc_is_locked_pllack+0x18>)
  400afa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400afc:	f003 0302 	and.w	r3, r3, #2
}
  400b00:	4618      	mov	r0, r3
  400b02:	46bd      	mov	sp, r7
  400b04:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b08:	4770      	bx	lr
  400b0a:	bf00      	nop
  400b0c:	400e0600 	.word	0x400e0600

00400b10 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400b10:	b480      	push	{r7}
  400b12:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400b14:	4b04      	ldr	r3, [pc, #16]	; (400b28 <pmc_is_locked_upll+0x18>)
  400b16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400b1c:	4618      	mov	r0, r3
  400b1e:	46bd      	mov	sp, r7
  400b20:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b24:	4770      	bx	lr
  400b26:	bf00      	nop
  400b28:	400e0600 	.word	0x400e0600

00400b2c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400b2c:	b480      	push	{r7}
  400b2e:	b083      	sub	sp, #12
  400b30:	af00      	add	r7, sp, #0
  400b32:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400b34:	687b      	ldr	r3, [r7, #4]
  400b36:	2b3f      	cmp	r3, #63	; 0x3f
  400b38:	d901      	bls.n	400b3e <pmc_enable_periph_clk+0x12>
		return 1;
  400b3a:	2301      	movs	r3, #1
  400b3c:	e02f      	b.n	400b9e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400b3e:	687b      	ldr	r3, [r7, #4]
  400b40:	2b1f      	cmp	r3, #31
  400b42:	d813      	bhi.n	400b6c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400b44:	4b19      	ldr	r3, [pc, #100]	; (400bac <pmc_enable_periph_clk+0x80>)
  400b46:	699a      	ldr	r2, [r3, #24]
  400b48:	2101      	movs	r1, #1
  400b4a:	687b      	ldr	r3, [r7, #4]
  400b4c:	fa01 f303 	lsl.w	r3, r1, r3
  400b50:	401a      	ands	r2, r3
  400b52:	2101      	movs	r1, #1
  400b54:	687b      	ldr	r3, [r7, #4]
  400b56:	fa01 f303 	lsl.w	r3, r1, r3
  400b5a:	429a      	cmp	r2, r3
  400b5c:	d01e      	beq.n	400b9c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400b5e:	4a13      	ldr	r2, [pc, #76]	; (400bac <pmc_enable_periph_clk+0x80>)
  400b60:	2101      	movs	r1, #1
  400b62:	687b      	ldr	r3, [r7, #4]
  400b64:	fa01 f303 	lsl.w	r3, r1, r3
  400b68:	6113      	str	r3, [r2, #16]
  400b6a:	e017      	b.n	400b9c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400b6c:	687b      	ldr	r3, [r7, #4]
  400b6e:	3b20      	subs	r3, #32
  400b70:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400b72:	4b0e      	ldr	r3, [pc, #56]	; (400bac <pmc_enable_periph_clk+0x80>)
  400b74:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400b78:	2101      	movs	r1, #1
  400b7a:	687b      	ldr	r3, [r7, #4]
  400b7c:	fa01 f303 	lsl.w	r3, r1, r3
  400b80:	401a      	ands	r2, r3
  400b82:	2101      	movs	r1, #1
  400b84:	687b      	ldr	r3, [r7, #4]
  400b86:	fa01 f303 	lsl.w	r3, r1, r3
  400b8a:	429a      	cmp	r2, r3
  400b8c:	d006      	beq.n	400b9c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400b8e:	4a07      	ldr	r2, [pc, #28]	; (400bac <pmc_enable_periph_clk+0x80>)
  400b90:	2101      	movs	r1, #1
  400b92:	687b      	ldr	r3, [r7, #4]
  400b94:	fa01 f303 	lsl.w	r3, r1, r3
  400b98:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400b9c:	2300      	movs	r3, #0
}
  400b9e:	4618      	mov	r0, r3
  400ba0:	370c      	adds	r7, #12
  400ba2:	46bd      	mov	sp, r7
  400ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ba8:	4770      	bx	lr
  400baa:	bf00      	nop
  400bac:	400e0600 	.word	0x400e0600

00400bb0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400bb0:	b480      	push	{r7}
  400bb2:	b083      	sub	sp, #12
  400bb4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400bb6:	f3ef 8310 	mrs	r3, PRIMASK
  400bba:	607b      	str	r3, [r7, #4]
  return(result);
  400bbc:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400bbe:	2b00      	cmp	r3, #0
  400bc0:	bf0c      	ite	eq
  400bc2:	2301      	moveq	r3, #1
  400bc4:	2300      	movne	r3, #0
  400bc6:	b2db      	uxtb	r3, r3
  400bc8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400bca:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400bcc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400bd0:	4b04      	ldr	r3, [pc, #16]	; (400be4 <cpu_irq_save+0x34>)
  400bd2:	2200      	movs	r2, #0
  400bd4:	701a      	strb	r2, [r3, #0]
	return flags;
  400bd6:	683b      	ldr	r3, [r7, #0]
}
  400bd8:	4618      	mov	r0, r3
  400bda:	370c      	adds	r7, #12
  400bdc:	46bd      	mov	sp, r7
  400bde:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be2:	4770      	bx	lr
  400be4:	2040000a 	.word	0x2040000a

00400be8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400be8:	b480      	push	{r7}
  400bea:	b083      	sub	sp, #12
  400bec:	af00      	add	r7, sp, #0
  400bee:	6078      	str	r0, [r7, #4]
	return (flags);
  400bf0:	687b      	ldr	r3, [r7, #4]
  400bf2:	2b00      	cmp	r3, #0
  400bf4:	bf14      	ite	ne
  400bf6:	2301      	movne	r3, #1
  400bf8:	2300      	moveq	r3, #0
  400bfa:	b2db      	uxtb	r3, r3
}
  400bfc:	4618      	mov	r0, r3
  400bfe:	370c      	adds	r7, #12
  400c00:	46bd      	mov	sp, r7
  400c02:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c06:	4770      	bx	lr

00400c08 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400c08:	b580      	push	{r7, lr}
  400c0a:	b082      	sub	sp, #8
  400c0c:	af00      	add	r7, sp, #0
  400c0e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400c10:	6878      	ldr	r0, [r7, #4]
  400c12:	4b07      	ldr	r3, [pc, #28]	; (400c30 <cpu_irq_restore+0x28>)
  400c14:	4798      	blx	r3
  400c16:	4603      	mov	r3, r0
  400c18:	2b00      	cmp	r3, #0
  400c1a:	d005      	beq.n	400c28 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400c1c:	4b05      	ldr	r3, [pc, #20]	; (400c34 <cpu_irq_restore+0x2c>)
  400c1e:	2201      	movs	r2, #1
  400c20:	701a      	strb	r2, [r3, #0]
  400c22:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400c26:	b662      	cpsie	i
}
  400c28:	bf00      	nop
  400c2a:	3708      	adds	r7, #8
  400c2c:	46bd      	mov	sp, r7
  400c2e:	bd80      	pop	{r7, pc}
  400c30:	00400be9 	.word	0x00400be9
  400c34:	2040000a 	.word	0x2040000a

00400c38 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400c38:	b580      	push	{r7, lr}
  400c3a:	b084      	sub	sp, #16
  400c3c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  400c3e:	4b1e      	ldr	r3, [pc, #120]	; (400cb8 <Reset_Handler+0x80>)
  400c40:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  400c42:	4b1e      	ldr	r3, [pc, #120]	; (400cbc <Reset_Handler+0x84>)
  400c44:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  400c46:	68fa      	ldr	r2, [r7, #12]
  400c48:	68bb      	ldr	r3, [r7, #8]
  400c4a:	429a      	cmp	r2, r3
  400c4c:	d00c      	beq.n	400c68 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  400c4e:	e007      	b.n	400c60 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  400c50:	68bb      	ldr	r3, [r7, #8]
  400c52:	1d1a      	adds	r2, r3, #4
  400c54:	60ba      	str	r2, [r7, #8]
  400c56:	68fa      	ldr	r2, [r7, #12]
  400c58:	1d11      	adds	r1, r2, #4
  400c5a:	60f9      	str	r1, [r7, #12]
  400c5c:	6812      	ldr	r2, [r2, #0]
  400c5e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  400c60:	68bb      	ldr	r3, [r7, #8]
  400c62:	4a17      	ldr	r2, [pc, #92]	; (400cc0 <Reset_Handler+0x88>)
  400c64:	4293      	cmp	r3, r2
  400c66:	d3f3      	bcc.n	400c50 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400c68:	4b16      	ldr	r3, [pc, #88]	; (400cc4 <Reset_Handler+0x8c>)
  400c6a:	60bb      	str	r3, [r7, #8]
  400c6c:	e004      	b.n	400c78 <Reset_Handler+0x40>
                *pDest++ = 0;
  400c6e:	68bb      	ldr	r3, [r7, #8]
  400c70:	1d1a      	adds	r2, r3, #4
  400c72:	60ba      	str	r2, [r7, #8]
  400c74:	2200      	movs	r2, #0
  400c76:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  400c78:	68bb      	ldr	r3, [r7, #8]
  400c7a:	4a13      	ldr	r2, [pc, #76]	; (400cc8 <Reset_Handler+0x90>)
  400c7c:	4293      	cmp	r3, r2
  400c7e:	d3f6      	bcc.n	400c6e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  400c80:	4b12      	ldr	r3, [pc, #72]	; (400ccc <Reset_Handler+0x94>)
  400c82:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400c84:	4a12      	ldr	r2, [pc, #72]	; (400cd0 <Reset_Handler+0x98>)
  400c86:	68fb      	ldr	r3, [r7, #12]
  400c88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400c8c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  400c8e:	4b11      	ldr	r3, [pc, #68]	; (400cd4 <Reset_Handler+0x9c>)
  400c90:	4798      	blx	r3
  400c92:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  400c94:	4a10      	ldr	r2, [pc, #64]	; (400cd8 <Reset_Handler+0xa0>)
  400c96:	4b10      	ldr	r3, [pc, #64]	; (400cd8 <Reset_Handler+0xa0>)
  400c98:	681b      	ldr	r3, [r3, #0]
  400c9a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400c9e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400ca0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ca4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  400ca8:	6878      	ldr	r0, [r7, #4]
  400caa:	4b0c      	ldr	r3, [pc, #48]	; (400cdc <Reset_Handler+0xa4>)
  400cac:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  400cae:	4b0c      	ldr	r3, [pc, #48]	; (400ce0 <Reset_Handler+0xa8>)
  400cb0:	4798      	blx	r3

        /* Branch to main function */
        main();
  400cb2:	4b0c      	ldr	r3, [pc, #48]	; (400ce4 <Reset_Handler+0xac>)
  400cb4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  400cb6:	e7fe      	b.n	400cb6 <Reset_Handler+0x7e>
  400cb8:	00402918 	.word	0x00402918
  400cbc:	20400000 	.word	0x20400000
  400cc0:	20400bb4 	.word	0x20400bb4
  400cc4:	20400bb4 	.word	0x20400bb4
  400cc8:	20400c64 	.word	0x20400c64
  400ccc:	00400000 	.word	0x00400000
  400cd0:	e000ed00 	.word	0xe000ed00
  400cd4:	00400bb1 	.word	0x00400bb1
  400cd8:	e000ed88 	.word	0xe000ed88
  400cdc:	00400c09 	.word	0x00400c09
  400ce0:	00402779 	.word	0x00402779
  400ce4:	00401059 	.word	0x00401059

00400ce8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400ce8:	b480      	push	{r7}
  400cea:	af00      	add	r7, sp, #0
        while (1) {
  400cec:	e7fe      	b.n	400cec <Dummy_Handler+0x4>
	...

00400cf0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  400cf0:	b480      	push	{r7}
  400cf2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400cf4:	4b52      	ldr	r3, [pc, #328]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400cf8:	f003 0303 	and.w	r3, r3, #3
  400cfc:	2b01      	cmp	r3, #1
  400cfe:	d014      	beq.n	400d2a <SystemCoreClockUpdate+0x3a>
  400d00:	2b01      	cmp	r3, #1
  400d02:	d302      	bcc.n	400d0a <SystemCoreClockUpdate+0x1a>
  400d04:	2b02      	cmp	r3, #2
  400d06:	d038      	beq.n	400d7a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  400d08:	e07a      	b.n	400e00 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400d0a:	4b4e      	ldr	r3, [pc, #312]	; (400e44 <SystemCoreClockUpdate+0x154>)
  400d0c:	695b      	ldr	r3, [r3, #20]
  400d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400d12:	2b00      	cmp	r3, #0
  400d14:	d004      	beq.n	400d20 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400d16:	4b4c      	ldr	r3, [pc, #304]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d18:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d1c:	601a      	str	r2, [r3, #0]
    break;
  400d1e:	e06f      	b.n	400e00 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400d20:	4b49      	ldr	r3, [pc, #292]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d22:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  400d26:	601a      	str	r2, [r3, #0]
    break;
  400d28:	e06a      	b.n	400e00 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400d2a:	4b45      	ldr	r3, [pc, #276]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400d2c:	6a1b      	ldr	r3, [r3, #32]
  400d2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400d32:	2b00      	cmp	r3, #0
  400d34:	d003      	beq.n	400d3e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400d36:	4b44      	ldr	r3, [pc, #272]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d38:	4a44      	ldr	r2, [pc, #272]	; (400e4c <SystemCoreClockUpdate+0x15c>)
  400d3a:	601a      	str	r2, [r3, #0]
    break;
  400d3c:	e060      	b.n	400e00 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d3e:	4b42      	ldr	r3, [pc, #264]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d40:	4a43      	ldr	r2, [pc, #268]	; (400e50 <SystemCoreClockUpdate+0x160>)
  400d42:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400d44:	4b3e      	ldr	r3, [pc, #248]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400d46:	6a1b      	ldr	r3, [r3, #32]
  400d48:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d4c:	2b10      	cmp	r3, #16
  400d4e:	d004      	beq.n	400d5a <SystemCoreClockUpdate+0x6a>
  400d50:	2b20      	cmp	r3, #32
  400d52:	d008      	beq.n	400d66 <SystemCoreClockUpdate+0x76>
  400d54:	2b00      	cmp	r3, #0
  400d56:	d00e      	beq.n	400d76 <SystemCoreClockUpdate+0x86>
          break;
  400d58:	e00e      	b.n	400d78 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  400d5a:	4b3b      	ldr	r3, [pc, #236]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d5c:	681b      	ldr	r3, [r3, #0]
  400d5e:	005b      	lsls	r3, r3, #1
  400d60:	4a39      	ldr	r2, [pc, #228]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d62:	6013      	str	r3, [r2, #0]
          break;
  400d64:	e008      	b.n	400d78 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  400d66:	4b38      	ldr	r3, [pc, #224]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d68:	681a      	ldr	r2, [r3, #0]
  400d6a:	4613      	mov	r3, r2
  400d6c:	005b      	lsls	r3, r3, #1
  400d6e:	4413      	add	r3, r2
  400d70:	4a35      	ldr	r2, [pc, #212]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d72:	6013      	str	r3, [r2, #0]
          break;
  400d74:	e000      	b.n	400d78 <SystemCoreClockUpdate+0x88>
          break;
  400d76:	bf00      	nop
    break;
  400d78:	e042      	b.n	400e00 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400d7a:	4b31      	ldr	r3, [pc, #196]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400d7c:	6a1b      	ldr	r3, [r3, #32]
  400d7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400d82:	2b00      	cmp	r3, #0
  400d84:	d003      	beq.n	400d8e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400d86:	4b30      	ldr	r3, [pc, #192]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d88:	4a30      	ldr	r2, [pc, #192]	; (400e4c <SystemCoreClockUpdate+0x15c>)
  400d8a:	601a      	str	r2, [r3, #0]
  400d8c:	e01c      	b.n	400dc8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d8e:	4b2e      	ldr	r3, [pc, #184]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d90:	4a2f      	ldr	r2, [pc, #188]	; (400e50 <SystemCoreClockUpdate+0x160>)
  400d92:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400d94:	4b2a      	ldr	r3, [pc, #168]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400d96:	6a1b      	ldr	r3, [r3, #32]
  400d98:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d9c:	2b10      	cmp	r3, #16
  400d9e:	d004      	beq.n	400daa <SystemCoreClockUpdate+0xba>
  400da0:	2b20      	cmp	r3, #32
  400da2:	d008      	beq.n	400db6 <SystemCoreClockUpdate+0xc6>
  400da4:	2b00      	cmp	r3, #0
  400da6:	d00e      	beq.n	400dc6 <SystemCoreClockUpdate+0xd6>
          break;
  400da8:	e00e      	b.n	400dc8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  400daa:	4b27      	ldr	r3, [pc, #156]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400dac:	681b      	ldr	r3, [r3, #0]
  400dae:	005b      	lsls	r3, r3, #1
  400db0:	4a25      	ldr	r2, [pc, #148]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400db2:	6013      	str	r3, [r2, #0]
          break;
  400db4:	e008      	b.n	400dc8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  400db6:	4b24      	ldr	r3, [pc, #144]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400db8:	681a      	ldr	r2, [r3, #0]
  400dba:	4613      	mov	r3, r2
  400dbc:	005b      	lsls	r3, r3, #1
  400dbe:	4413      	add	r3, r2
  400dc0:	4a21      	ldr	r2, [pc, #132]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400dc2:	6013      	str	r3, [r2, #0]
          break;
  400dc4:	e000      	b.n	400dc8 <SystemCoreClockUpdate+0xd8>
          break;
  400dc6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400dc8:	4b1d      	ldr	r3, [pc, #116]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400dcc:	f003 0303 	and.w	r3, r3, #3
  400dd0:	2b02      	cmp	r3, #2
  400dd2:	d114      	bne.n	400dfe <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400dd4:	4b1a      	ldr	r3, [pc, #104]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400dd8:	0c1b      	lsrs	r3, r3, #16
  400dda:	f3c3 030a 	ubfx	r3, r3, #0, #11
  400dde:	3301      	adds	r3, #1
  400de0:	4a19      	ldr	r2, [pc, #100]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400de2:	6812      	ldr	r2, [r2, #0]
  400de4:	fb02 f303 	mul.w	r3, r2, r3
  400de8:	4a17      	ldr	r2, [pc, #92]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400dea:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400dec:	4b14      	ldr	r3, [pc, #80]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400df0:	b2db      	uxtb	r3, r3
  400df2:	4a15      	ldr	r2, [pc, #84]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400df4:	6812      	ldr	r2, [r2, #0]
  400df6:	fbb2 f3f3 	udiv	r3, r2, r3
  400dfa:	4a13      	ldr	r2, [pc, #76]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400dfc:	6013      	str	r3, [r2, #0]
    break;
  400dfe:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400e00:	4b0f      	ldr	r3, [pc, #60]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e04:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e08:	2b70      	cmp	r3, #112	; 0x70
  400e0a:	d108      	bne.n	400e1e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  400e0c:	4b0e      	ldr	r3, [pc, #56]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400e0e:	681b      	ldr	r3, [r3, #0]
  400e10:	4a10      	ldr	r2, [pc, #64]	; (400e54 <SystemCoreClockUpdate+0x164>)
  400e12:	fba2 2303 	umull	r2, r3, r2, r3
  400e16:	085b      	lsrs	r3, r3, #1
  400e18:	4a0b      	ldr	r2, [pc, #44]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400e1a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  400e1c:	e00a      	b.n	400e34 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400e1e:	4b08      	ldr	r3, [pc, #32]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e22:	091b      	lsrs	r3, r3, #4
  400e24:	f003 0307 	and.w	r3, r3, #7
  400e28:	4a07      	ldr	r2, [pc, #28]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400e2a:	6812      	ldr	r2, [r2, #0]
  400e2c:	fa22 f303 	lsr.w	r3, r2, r3
  400e30:	4a05      	ldr	r2, [pc, #20]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400e32:	6013      	str	r3, [r2, #0]
}
  400e34:	bf00      	nop
  400e36:	46bd      	mov	sp, r7
  400e38:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e3c:	4770      	bx	lr
  400e3e:	bf00      	nop
  400e40:	400e0600 	.word	0x400e0600
  400e44:	400e1810 	.word	0x400e1810
  400e48:	2040000c 	.word	0x2040000c
  400e4c:	00b71b00 	.word	0x00b71b00
  400e50:	003d0900 	.word	0x003d0900
  400e54:	aaaaaaab 	.word	0xaaaaaaab

00400e58 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  400e58:	b480      	push	{r7}
  400e5a:	b083      	sub	sp, #12
  400e5c:	af00      	add	r7, sp, #0
  400e5e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400e60:	687b      	ldr	r3, [r7, #4]
  400e62:	4a19      	ldr	r2, [pc, #100]	; (400ec8 <system_init_flash+0x70>)
  400e64:	4293      	cmp	r3, r2
  400e66:	d804      	bhi.n	400e72 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400e68:	4b18      	ldr	r3, [pc, #96]	; (400ecc <system_init_flash+0x74>)
  400e6a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400e6e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  400e70:	e023      	b.n	400eba <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  400e72:	687b      	ldr	r3, [r7, #4]
  400e74:	4a16      	ldr	r2, [pc, #88]	; (400ed0 <system_init_flash+0x78>)
  400e76:	4293      	cmp	r3, r2
  400e78:	d803      	bhi.n	400e82 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400e7a:	4b14      	ldr	r3, [pc, #80]	; (400ecc <system_init_flash+0x74>)
  400e7c:	4a15      	ldr	r2, [pc, #84]	; (400ed4 <system_init_flash+0x7c>)
  400e7e:	601a      	str	r2, [r3, #0]
}
  400e80:	e01b      	b.n	400eba <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  400e82:	687b      	ldr	r3, [r7, #4]
  400e84:	4a14      	ldr	r2, [pc, #80]	; (400ed8 <system_init_flash+0x80>)
  400e86:	4293      	cmp	r3, r2
  400e88:	d803      	bhi.n	400e92 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400e8a:	4b10      	ldr	r3, [pc, #64]	; (400ecc <system_init_flash+0x74>)
  400e8c:	4a13      	ldr	r2, [pc, #76]	; (400edc <system_init_flash+0x84>)
  400e8e:	601a      	str	r2, [r3, #0]
}
  400e90:	e013      	b.n	400eba <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400e92:	687b      	ldr	r3, [r7, #4]
  400e94:	4a12      	ldr	r2, [pc, #72]	; (400ee0 <system_init_flash+0x88>)
  400e96:	4293      	cmp	r3, r2
  400e98:	d803      	bhi.n	400ea2 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400e9a:	4b0c      	ldr	r3, [pc, #48]	; (400ecc <system_init_flash+0x74>)
  400e9c:	4a11      	ldr	r2, [pc, #68]	; (400ee4 <system_init_flash+0x8c>)
  400e9e:	601a      	str	r2, [r3, #0]
}
  400ea0:	e00b      	b.n	400eba <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400ea2:	687b      	ldr	r3, [r7, #4]
  400ea4:	4a10      	ldr	r2, [pc, #64]	; (400ee8 <system_init_flash+0x90>)
  400ea6:	4293      	cmp	r3, r2
  400ea8:	d804      	bhi.n	400eb4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400eaa:	4b08      	ldr	r3, [pc, #32]	; (400ecc <system_init_flash+0x74>)
  400eac:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400eb0:	601a      	str	r2, [r3, #0]
}
  400eb2:	e002      	b.n	400eba <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400eb4:	4b05      	ldr	r3, [pc, #20]	; (400ecc <system_init_flash+0x74>)
  400eb6:	4a0d      	ldr	r2, [pc, #52]	; (400eec <system_init_flash+0x94>)
  400eb8:	601a      	str	r2, [r3, #0]
}
  400eba:	bf00      	nop
  400ebc:	370c      	adds	r7, #12
  400ebe:	46bd      	mov	sp, r7
  400ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ec4:	4770      	bx	lr
  400ec6:	bf00      	nop
  400ec8:	01312cff 	.word	0x01312cff
  400ecc:	400e0c00 	.word	0x400e0c00
  400ed0:	026259ff 	.word	0x026259ff
  400ed4:	04000100 	.word	0x04000100
  400ed8:	039386ff 	.word	0x039386ff
  400edc:	04000200 	.word	0x04000200
  400ee0:	04c4b3ff 	.word	0x04c4b3ff
  400ee4:	04000300 	.word	0x04000300
  400ee8:	05f5e0ff 	.word	0x05f5e0ff
  400eec:	04000500 	.word	0x04000500

00400ef0 <osc_get_rate>:
{
  400ef0:	b480      	push	{r7}
  400ef2:	b083      	sub	sp, #12
  400ef4:	af00      	add	r7, sp, #0
  400ef6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400ef8:	687b      	ldr	r3, [r7, #4]
  400efa:	2b07      	cmp	r3, #7
  400efc:	d825      	bhi.n	400f4a <osc_get_rate+0x5a>
  400efe:	a201      	add	r2, pc, #4	; (adr r2, 400f04 <osc_get_rate+0x14>)
  400f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f04:	00400f25 	.word	0x00400f25
  400f08:	00400f2b 	.word	0x00400f2b
  400f0c:	00400f31 	.word	0x00400f31
  400f10:	00400f37 	.word	0x00400f37
  400f14:	00400f3b 	.word	0x00400f3b
  400f18:	00400f3f 	.word	0x00400f3f
  400f1c:	00400f43 	.word	0x00400f43
  400f20:	00400f47 	.word	0x00400f47
		return OSC_SLCK_32K_RC_HZ;
  400f24:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400f28:	e010      	b.n	400f4c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400f2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400f2e:	e00d      	b.n	400f4c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400f30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400f34:	e00a      	b.n	400f4c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400f36:	4b08      	ldr	r3, [pc, #32]	; (400f58 <osc_get_rate+0x68>)
  400f38:	e008      	b.n	400f4c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400f3a:	4b08      	ldr	r3, [pc, #32]	; (400f5c <osc_get_rate+0x6c>)
  400f3c:	e006      	b.n	400f4c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400f3e:	4b08      	ldr	r3, [pc, #32]	; (400f60 <osc_get_rate+0x70>)
  400f40:	e004      	b.n	400f4c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400f42:	4b07      	ldr	r3, [pc, #28]	; (400f60 <osc_get_rate+0x70>)
  400f44:	e002      	b.n	400f4c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400f46:	4b06      	ldr	r3, [pc, #24]	; (400f60 <osc_get_rate+0x70>)
  400f48:	e000      	b.n	400f4c <osc_get_rate+0x5c>
	return 0;
  400f4a:	2300      	movs	r3, #0
}
  400f4c:	4618      	mov	r0, r3
  400f4e:	370c      	adds	r7, #12
  400f50:	46bd      	mov	sp, r7
  400f52:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f56:	4770      	bx	lr
  400f58:	003d0900 	.word	0x003d0900
  400f5c:	007a1200 	.word	0x007a1200
  400f60:	00b71b00 	.word	0x00b71b00

00400f64 <sysclk_get_main_hz>:
{
  400f64:	b580      	push	{r7, lr}
  400f66:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400f68:	2006      	movs	r0, #6
  400f6a:	4b05      	ldr	r3, [pc, #20]	; (400f80 <sysclk_get_main_hz+0x1c>)
  400f6c:	4798      	blx	r3
  400f6e:	4602      	mov	r2, r0
  400f70:	4613      	mov	r3, r2
  400f72:	009b      	lsls	r3, r3, #2
  400f74:	4413      	add	r3, r2
  400f76:	009a      	lsls	r2, r3, #2
  400f78:	4413      	add	r3, r2
}
  400f7a:	4618      	mov	r0, r3
  400f7c:	bd80      	pop	{r7, pc}
  400f7e:	bf00      	nop
  400f80:	00400ef1 	.word	0x00400ef1

00400f84 <sysclk_get_cpu_hz>:
{
  400f84:	b580      	push	{r7, lr}
  400f86:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400f88:	4b02      	ldr	r3, [pc, #8]	; (400f94 <sysclk_get_cpu_hz+0x10>)
  400f8a:	4798      	blx	r3
  400f8c:	4603      	mov	r3, r0
}
  400f8e:	4618      	mov	r0, r3
  400f90:	bd80      	pop	{r7, pc}
  400f92:	bf00      	nop
  400f94:	00400f65 	.word	0x00400f65

00400f98 <init>:
/* funcoes                                                              */
/************************************************************************/

// Funo de inicializao do uC
void init(void)
{
  400f98:	b590      	push	{r4, r7, lr}
  400f9a:	b083      	sub	sp, #12
  400f9c:	af02      	add	r7, sp, #8
	// Initialize the board clock
	sysclk_init();
  400f9e:	4b25      	ldr	r3, [pc, #148]	; (401034 <init+0x9c>)
  400fa0:	4798      	blx	r3
	
	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  400fa2:	4b25      	ldr	r3, [pc, #148]	; (401038 <init+0xa0>)
  400fa4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400fa8:	605a      	str	r2, [r3, #4]
	
	// Ativa o PIO na qual o BUZZER foi conectado
	// para que possamos controlar o LED.
	pmc_enable_periph_clk(BUZZER_PIO_ID);
  400faa:	200a      	movs	r0, #10
  400fac:	4b23      	ldr	r3, [pc, #140]	; (40103c <init+0xa4>)
  400fae:	4798      	blx	r3
	pmc_enable_periph_clk(BMUS_PIO_ID);
  400fb0:	2010      	movs	r0, #16
  400fb2:	4b22      	ldr	r3, [pc, #136]	; (40103c <init+0xa4>)
  400fb4:	4798      	blx	r3
	
	//Inicializa PC8 como sada
	pio_set_output(BUZZER_PIO, BUZZER_PIO_IDX_MASK, 0, 0, 0);
  400fb6:	2300      	movs	r3, #0
  400fb8:	9300      	str	r3, [sp, #0]
  400fba:	2300      	movs	r3, #0
  400fbc:	2200      	movs	r2, #0
  400fbe:	2110      	movs	r1, #16
  400fc0:	481f      	ldr	r0, [pc, #124]	; (401040 <init+0xa8>)
  400fc2:	4c20      	ldr	r4, [pc, #128]	; (401044 <init+0xac>)
  400fc4:	47a0      	blx	r4
	pio_set_output(LED1_PIO, LED1_PIO_IDX_MASK, 0, 0, 0);
  400fc6:	2300      	movs	r3, #0
  400fc8:	9300      	str	r3, [sp, #0]
  400fca:	2300      	movs	r3, #0
  400fcc:	2200      	movs	r2, #0
  400fce:	2104      	movs	r1, #4
  400fd0:	481b      	ldr	r0, [pc, #108]	; (401040 <init+0xa8>)
  400fd2:	4c1c      	ldr	r4, [pc, #112]	; (401044 <init+0xac>)
  400fd4:	47a0      	blx	r4
	pio_set_output(LED2_PIO, LED2_PIO_IDX_MASK, 0, 0, 0);
  400fd6:	2300      	movs	r3, #0
  400fd8:	9300      	str	r3, [sp, #0]
  400fda:	2300      	movs	r3, #0
  400fdc:	2200      	movs	r2, #0
  400fde:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  400fe2:	4817      	ldr	r0, [pc, #92]	; (401040 <init+0xa8>)
  400fe4:	4c17      	ldr	r4, [pc, #92]	; (401044 <init+0xac>)
  400fe6:	47a0      	blx	r4
	pio_set_output(LED3_PIO, LED3_PIO_IDX_MASK, 0, 0, 0);
  400fe8:	2300      	movs	r3, #0
  400fea:	9300      	str	r3, [sp, #0]
  400fec:	2300      	movs	r3, #0
  400fee:	2200      	movs	r2, #0
  400ff0:	2108      	movs	r1, #8
  400ff2:	4813      	ldr	r0, [pc, #76]	; (401040 <init+0xa8>)
  400ff4:	4c13      	ldr	r4, [pc, #76]	; (401044 <init+0xac>)
  400ff6:	47a0      	blx	r4
	
	pio_set_input(BMUS_PIO,BMUS_PIO_IDX, PIO_PULLUP);
  400ff8:	2201      	movs	r2, #1
  400ffa:	2116      	movs	r1, #22
  400ffc:	4812      	ldr	r0, [pc, #72]	; (401048 <init+0xb0>)
  400ffe:	4b13      	ldr	r3, [pc, #76]	; (40104c <init+0xb4>)
  401000:	4798      	blx	r3
	//pio_pull_up(BMUS_PIO,BMUS_PIO_IDX,1);
	pio_set_debounce_filter(BMUS_PIO,BMUS_PIO_IDX,200);
  401002:	22c8      	movs	r2, #200	; 0xc8
  401004:	2116      	movs	r1, #22
  401006:	4810      	ldr	r0, [pc, #64]	; (401048 <init+0xb0>)
  401008:	4b11      	ldr	r3, [pc, #68]	; (401050 <init+0xb8>)
  40100a:	4798      	blx	r3
	
	pio_set_input(BNEX_PIO,BNEX_PIO_IDX,0);
  40100c:	2200      	movs	r2, #0
  40100e:	2115      	movs	r1, #21
  401010:	480d      	ldr	r0, [pc, #52]	; (401048 <init+0xb0>)
  401012:	4b0e      	ldr	r3, [pc, #56]	; (40104c <init+0xb4>)
  401014:	4798      	blx	r3
	pio_pull_up(BNEX_PIO,BNEX_PIO_IDX,1);
  401016:	2201      	movs	r2, #1
  401018:	2115      	movs	r1, #21
  40101a:	480b      	ldr	r0, [pc, #44]	; (401048 <init+0xb0>)
  40101c:	4b0d      	ldr	r3, [pc, #52]	; (401054 <init+0xbc>)
  40101e:	4798      	blx	r3
	pio_set_debounce_filter(BNEX_PIO,BNEX_PIO_IDX,200);
  401020:	22c8      	movs	r2, #200	; 0xc8
  401022:	2115      	movs	r1, #21
  401024:	4808      	ldr	r0, [pc, #32]	; (401048 <init+0xb0>)
  401026:	4b0a      	ldr	r3, [pc, #40]	; (401050 <init+0xb8>)
  401028:	4798      	blx	r3
}
  40102a:	bf00      	nop
  40102c:	3704      	adds	r7, #4
  40102e:	46bd      	mov	sp, r7
  401030:	bd90      	pop	{r4, r7, pc}
  401032:	bf00      	nop
  401034:	004004ad 	.word	0x004004ad
  401038:	400e1850 	.word	0x400e1850
  40103c:	00400b2d 	.word	0x00400b2d
  401040:	400e0e00 	.word	0x400e0e00
  401044:	0040068d 	.word	0x0040068d
  401048:	400e1400 	.word	0x400e1400
  40104c:	0040060d 	.word	0x0040060d
  401050:	00400555 	.word	0x00400555
  401054:	00400529 	.word	0x00400529

00401058 <main>:
/* Main                                                                 */
/************************************************************************/

// Funcao principal chamada na inicalizacao do uC.
int main(void)
{
  401058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40105c:	b09b      	sub	sp, #108	; 0x6c
  40105e:	af00      	add	r7, sp, #0
  init();
  401060:	4ba9      	ldr	r3, [pc, #676]	; (401308 <main+0x2b0>)
  401062:	4798      	blx	r3
  
  int pausa=0;
  401064:	2300      	movs	r3, #0
  401066:	667b      	str	r3, [r7, #100]	; 0x64
  int proxima=0;
  401068:	2300      	movs	r3, #0
  40106a:	663b      	str	r3, [r7, #96]	; 0x60
  
  while(pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){}
  40106c:	bf00      	nop
  40106e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401072:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401076:	48a5      	ldr	r0, [pc, #660]	; (40130c <main+0x2b4>)
  401078:	4ba5      	ldr	r3, [pc, #660]	; (401310 <main+0x2b8>)
  40107a:	4798      	blx	r3
  40107c:	4603      	mov	r3, r0
  40107e:	2b00      	cmp	r3, #0
  401080:	d1f5      	bne.n	40106e <main+0x16>
  
  while (1)
  {
	pio_set(PIOA, LED1_PIO_IDX_MASK);
  401082:	2104      	movs	r1, #4
  401084:	48a3      	ldr	r0, [pc, #652]	; (401314 <main+0x2bc>)
  401086:	4ba4      	ldr	r3, [pc, #656]	; (401318 <main+0x2c0>)
  401088:	4798      	blx	r3
	pio_clear(PIOA, LED2_PIO_IDX_MASK);
  40108a:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  40108e:	48a1      	ldr	r0, [pc, #644]	; (401314 <main+0x2bc>)
  401090:	4ba2      	ldr	r3, [pc, #648]	; (40131c <main+0x2c4>)
  401092:	4798      	blx	r3
	pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  401094:	2108      	movs	r1, #8
  401096:	489f      	ldr	r0, [pc, #636]	; (401314 <main+0x2bc>)
  401098:	4ba0      	ldr	r3, [pc, #640]	; (40131c <main+0x2c4>)
  40109a:	4798      	blx	r3
	for (int i=2;i<notesI[0];i++){
  40109c:	2302      	movs	r3, #2
  40109e:	65fb      	str	r3, [r7, #92]	; 0x5c
  4010a0:	e267      	b.n	401572 <main+0x51a>
		if(proxima){
  4010a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  4010a4:	2b00      	cmp	r3, #0
  4010a6:	d002      	beq.n	4010ae <main+0x56>
			proxima=0;
  4010a8:	2300      	movs	r3, #0
  4010aa:	663b      	str	r3, [r7, #96]	; 0x60
			break;
  4010ac:	e267      	b.n	40157e <main+0x526>
		}
		
		double periodo = 1.0/notesI[i];
  4010ae:	4a9c      	ldr	r2, [pc, #624]	; (401320 <main+0x2c8>)
  4010b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4010b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4010b6:	4b9b      	ldr	r3, [pc, #620]	; (401324 <main+0x2cc>)
  4010b8:	4610      	mov	r0, r2
  4010ba:	4798      	blx	r3
  4010bc:	4602      	mov	r2, r0
  4010be:	460b      	mov	r3, r1
  4010c0:	4c99      	ldr	r4, [pc, #612]	; (401328 <main+0x2d0>)
  4010c2:	f04f 0000 	mov.w	r0, #0
  4010c6:	4999      	ldr	r1, [pc, #612]	; (40132c <main+0x2d4>)
  4010c8:	47a0      	blx	r4
  4010ca:	4603      	mov	r3, r0
  4010cc:	460c      	mov	r4, r1
  4010ce:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
			
		double duracao=0;
  4010d2:	f04f 0300 	mov.w	r3, #0
  4010d6:	f04f 0400 	mov.w	r4, #0
  4010da:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
			
		while(duracao < durationI[i]*notesI[1]){
  4010de:	e232      	b.n	401546 <main+0x4ee>
			if(!pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){
  4010e0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4010e4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4010e8:	4888      	ldr	r0, [pc, #544]	; (40130c <main+0x2b4>)
  4010ea:	4b89      	ldr	r3, [pc, #548]	; (401310 <main+0x2b8>)
  4010ec:	4798      	blx	r3
  4010ee:	4603      	mov	r3, r0
  4010f0:	2b00      	cmp	r3, #0
  4010f2:	f040 8096 	bne.w	401222 <main+0x1ca>
				pausa = !pausa;
  4010f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  4010f8:	2b00      	cmp	r3, #0
  4010fa:	bf0c      	ite	eq
  4010fc:	2301      	moveq	r3, #1
  4010fe:	2300      	movne	r3, #0
  401100:	b2db      	uxtb	r3, r3
  401102:	667b      	str	r3, [r7, #100]	; 0x64
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  401104:	2110      	movs	r1, #16
  401106:	4883      	ldr	r0, [pc, #524]	; (401314 <main+0x2bc>)
  401108:	4b84      	ldr	r3, [pc, #528]	; (40131c <main+0x2c4>)
  40110a:	4798      	blx	r3
				
				while(pausa){
  40110c:	e085      	b.n	40121a <main+0x1c2>
					delay_ms(170);
  40110e:	4b88      	ldr	r3, [pc, #544]	; (401330 <main+0x2d8>)
  401110:	4798      	blx	r3
  401112:	4603      	mov	r3, r0
  401114:	4619      	mov	r1, r3
  401116:	f04f 0200 	mov.w	r2, #0
  40111a:	460b      	mov	r3, r1
  40111c:	4614      	mov	r4, r2
  40111e:	00a0      	lsls	r0, r4, #2
  401120:	62f8      	str	r0, [r7, #44]	; 0x2c
  401122:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  401124:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  401128:	62f8      	str	r0, [r7, #44]	; 0x2c
  40112a:	009b      	lsls	r3, r3, #2
  40112c:	62bb      	str	r3, [r7, #40]	; 0x28
  40112e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
  401132:	185b      	adds	r3, r3, r1
  401134:	eb44 0402 	adc.w	r4, r4, r2
  401138:	0122      	lsls	r2, r4, #4
  40113a:	627a      	str	r2, [r7, #36]	; 0x24
  40113c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40113e:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
  401142:	627a      	str	r2, [r7, #36]	; 0x24
  401144:	011a      	lsls	r2, r3, #4
  401146:	623a      	str	r2, [r7, #32]
  401148:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
  40114c:	18c9      	adds	r1, r1, r3
  40114e:	eb42 0204 	adc.w	r2, r2, r4
  401152:	460b      	mov	r3, r1
  401154:	4614      	mov	r4, r2
  401156:	18db      	adds	r3, r3, r3
  401158:	eb44 0404 	adc.w	r4, r4, r4
  40115c:	4619      	mov	r1, r3
  40115e:	4622      	mov	r2, r4
  401160:	f241 732b 	movw	r3, #5931	; 0x172b
  401164:	f04f 0400 	mov.w	r4, #0
  401168:	18cd      	adds	r5, r1, r3
  40116a:	eb42 0604 	adc.w	r6, r2, r4
  40116e:	4628      	mov	r0, r5
  401170:	4631      	mov	r1, r6
  401172:	4c70      	ldr	r4, [pc, #448]	; (401334 <main+0x2dc>)
  401174:	f241 722c 	movw	r2, #5932	; 0x172c
  401178:	f04f 0300 	mov.w	r3, #0
  40117c:	47a0      	blx	r4
  40117e:	4603      	mov	r3, r0
  401180:	460c      	mov	r4, r1
  401182:	4618      	mov	r0, r3
  401184:	4b6c      	ldr	r3, [pc, #432]	; (401338 <main+0x2e0>)
  401186:	4798      	blx	r3
					if(!pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){
  401188:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40118c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401190:	485e      	ldr	r0, [pc, #376]	; (40130c <main+0x2b4>)
  401192:	4b5f      	ldr	r3, [pc, #380]	; (401310 <main+0x2b8>)
  401194:	4798      	blx	r3
  401196:	4603      	mov	r3, r0
  401198:	2b00      	cmp	r3, #0
  40119a:	d106      	bne.n	4011aa <main+0x152>
						pausa = !pausa;
  40119c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  40119e:	2b00      	cmp	r3, #0
  4011a0:	bf0c      	ite	eq
  4011a2:	2301      	moveq	r3, #1
  4011a4:	2300      	movne	r3, #0
  4011a6:	b2db      	uxtb	r3, r3
  4011a8:	667b      	str	r3, [r7, #100]	; 0x64
					}
					delay_ms(170);
  4011aa:	4b61      	ldr	r3, [pc, #388]	; (401330 <main+0x2d8>)
  4011ac:	4798      	blx	r3
  4011ae:	4603      	mov	r3, r0
  4011b0:	4619      	mov	r1, r3
  4011b2:	f04f 0200 	mov.w	r2, #0
  4011b6:	460b      	mov	r3, r1
  4011b8:	4614      	mov	r4, r2
  4011ba:	00a0      	lsls	r0, r4, #2
  4011bc:	61f8      	str	r0, [r7, #28]
  4011be:	69f8      	ldr	r0, [r7, #28]
  4011c0:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  4011c4:	61f8      	str	r0, [r7, #28]
  4011c6:	009b      	lsls	r3, r3, #2
  4011c8:	61bb      	str	r3, [r7, #24]
  4011ca:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
  4011ce:	185b      	adds	r3, r3, r1
  4011d0:	eb44 0402 	adc.w	r4, r4, r2
  4011d4:	ea4f 1904 	mov.w	r9, r4, lsl #4
  4011d8:	ea49 7913 	orr.w	r9, r9, r3, lsr #28
  4011dc:	ea4f 1803 	mov.w	r8, r3, lsl #4
  4011e0:	eb13 0308 	adds.w	r3, r3, r8
  4011e4:	eb44 0409 	adc.w	r4, r4, r9
  4011e8:	18db      	adds	r3, r3, r3
  4011ea:	eb44 0404 	adc.w	r4, r4, r4
  4011ee:	4619      	mov	r1, r3
  4011f0:	4622      	mov	r2, r4
  4011f2:	f241 732b 	movw	r3, #5931	; 0x172b
  4011f6:	f04f 0400 	mov.w	r4, #0
  4011fa:	18cd      	adds	r5, r1, r3
  4011fc:	eb42 0604 	adc.w	r6, r2, r4
  401200:	4628      	mov	r0, r5
  401202:	4631      	mov	r1, r6
  401204:	4c4b      	ldr	r4, [pc, #300]	; (401334 <main+0x2dc>)
  401206:	f241 722c 	movw	r2, #5932	; 0x172c
  40120a:	f04f 0300 	mov.w	r3, #0
  40120e:	47a0      	blx	r4
  401210:	4603      	mov	r3, r0
  401212:	460c      	mov	r4, r1
  401214:	4618      	mov	r0, r3
  401216:	4b48      	ldr	r3, [pc, #288]	; (401338 <main+0x2e0>)
  401218:	4798      	blx	r3
				while(pausa){
  40121a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  40121c:	2b00      	cmp	r3, #0
  40121e:	f47f af76 	bne.w	40110e <main+0xb6>
				}
			}
			
			if(!pio_get(PIOD,PIO_INPUT, BNEX_PIO_IDX_MASK)){
  401222:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401226:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40122a:	4838      	ldr	r0, [pc, #224]	; (40130c <main+0x2b4>)
  40122c:	4b38      	ldr	r3, [pc, #224]	; (401310 <main+0x2b8>)
  40122e:	4798      	blx	r3
  401230:	4603      	mov	r3, r0
  401232:	2b00      	cmp	r3, #0
  401234:	d102      	bne.n	40123c <main+0x1e4>
				proxima = 1;
  401236:	2301      	movs	r3, #1
  401238:	663b      	str	r3, [r7, #96]	; 0x60
				break;
  40123a:	e197      	b.n	40156c <main+0x514>
			}
					
			if(notesI[i]==0){
  40123c:	4a38      	ldr	r2, [pc, #224]	; (401320 <main+0x2c8>)
  40123e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  401240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401244:	2b00      	cmp	r3, #0
  401246:	f040 8081 	bne.w	40134c <main+0x2f4>
				delay_ms(durationI[i]);
  40124a:	4a3c      	ldr	r2, [pc, #240]	; (40133c <main+0x2e4>)
  40124c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40124e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401252:	2b00      	cmp	r3, #0
  401254:	d027      	beq.n	4012a6 <main+0x24e>
  401256:	4a39      	ldr	r2, [pc, #228]	; (40133c <main+0x2e4>)
  401258:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40125a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40125e:	461d      	mov	r5, r3
  401260:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401264:	4b32      	ldr	r3, [pc, #200]	; (401330 <main+0x2d8>)
  401266:	4798      	blx	r3
  401268:	4603      	mov	r3, r0
  40126a:	f04f 0400 	mov.w	r4, #0
  40126e:	fb03 f106 	mul.w	r1, r3, r6
  401272:	fb05 f204 	mul.w	r2, r5, r4
  401276:	440a      	add	r2, r1
  401278:	fba5 0103 	umull	r0, r1, r5, r3
  40127c:	1853      	adds	r3, r2, r1
  40127e:	4619      	mov	r1, r3
  401280:	f241 732b 	movw	r3, #5931	; 0x172b
  401284:	f04f 0400 	mov.w	r4, #0
  401288:	18c0      	adds	r0, r0, r3
  40128a:	eb41 0104 	adc.w	r1, r1, r4
  40128e:	4c29      	ldr	r4, [pc, #164]	; (401334 <main+0x2dc>)
  401290:	f241 722c 	movw	r2, #5932	; 0x172c
  401294:	f04f 0300 	mov.w	r3, #0
  401298:	47a0      	blx	r4
  40129a:	4603      	mov	r3, r0
  40129c:	460c      	mov	r4, r1
  40129e:	4618      	mov	r0, r3
  4012a0:	4b25      	ldr	r3, [pc, #148]	; (401338 <main+0x2e0>)
  4012a2:	4798      	blx	r3
  4012a4:	e016      	b.n	4012d4 <main+0x27c>
  4012a6:	4b22      	ldr	r3, [pc, #136]	; (401330 <main+0x2d8>)
  4012a8:	4798      	blx	r3
  4012aa:	4603      	mov	r3, r0
  4012ac:	f04f 0400 	mov.w	r4, #0
  4012b0:	4923      	ldr	r1, [pc, #140]	; (401340 <main+0x2e8>)
  4012b2:	f04f 0200 	mov.w	r2, #0
  4012b6:	185d      	adds	r5, r3, r1
  4012b8:	eb44 0602 	adc.w	r6, r4, r2
  4012bc:	4628      	mov	r0, r5
  4012be:	4631      	mov	r1, r6
  4012c0:	4c1c      	ldr	r4, [pc, #112]	; (401334 <main+0x2dc>)
  4012c2:	4a20      	ldr	r2, [pc, #128]	; (401344 <main+0x2ec>)
  4012c4:	f04f 0300 	mov.w	r3, #0
  4012c8:	47a0      	blx	r4
  4012ca:	4603      	mov	r3, r0
  4012cc:	460c      	mov	r4, r1
  4012ce:	4618      	mov	r0, r3
  4012d0:	4b19      	ldr	r3, [pc, #100]	; (401338 <main+0x2e0>)
  4012d2:	4798      	blx	r3
				duracao += durationI[i]*notesI[1];
  4012d4:	4a19      	ldr	r2, [pc, #100]	; (40133c <main+0x2e4>)
  4012d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4012d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4012dc:	4b10      	ldr	r3, [pc, #64]	; (401320 <main+0x2c8>)
  4012de:	685b      	ldr	r3, [r3, #4]
  4012e0:	fb03 f202 	mul.w	r2, r3, r2
  4012e4:	4b0f      	ldr	r3, [pc, #60]	; (401324 <main+0x2cc>)
  4012e6:	4610      	mov	r0, r2
  4012e8:	4798      	blx	r3
  4012ea:	4602      	mov	r2, r0
  4012ec:	460b      	mov	r3, r1
  4012ee:	4c16      	ldr	r4, [pc, #88]	; (401348 <main+0x2f0>)
  4012f0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
  4012f4:	47a0      	blx	r4
  4012f6:	4603      	mov	r3, r0
  4012f8:	460c      	mov	r4, r1
  4012fa:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  4012fe:	2110      	movs	r1, #16
  401300:	4804      	ldr	r0, [pc, #16]	; (401314 <main+0x2bc>)
  401302:	4b06      	ldr	r3, [pc, #24]	; (40131c <main+0x2c4>)
  401304:	4798      	blx	r3
  401306:	e11e      	b.n	401546 <main+0x4ee>
  401308:	00400f99 	.word	0x00400f99
  40130c:	400e1400 	.word	0x400e1400
  401310:	004005c5 	.word	0x004005c5
  401314:	400e0e00 	.word	0x400e0e00
  401318:	0040058d 	.word	0x0040058d
  40131c:	004005a9 	.word	0x004005a9
  401320:	20400010 	.word	0x20400010
  401324:	00401de1 	.word	0x00401de1
  401328:	00402101 	.word	0x00402101
  40132c:	3ff00000 	.word	0x3ff00000
  401330:	00400f85 	.word	0x00400f85
  401334:	004023e1 	.word	0x004023e1
  401338:	20400001 	.word	0x20400001
  40133c:	2040009c 	.word	0x2040009c
  401340:	005a83df 	.word	0x005a83df
  401344:	005a83e0 	.word	0x005a83e0
  401348:	00401b49 	.word	0x00401b49
			}
			
			else{
				duracao += periodo*1000;
  40134c:	4cb2      	ldr	r4, [pc, #712]	; (401618 <main+0x5c0>)
  40134e:	f04f 0200 	mov.w	r2, #0
  401352:	4bb2      	ldr	r3, [pc, #712]	; (40161c <main+0x5c4>)
  401354:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
  401358:	47a0      	blx	r4
  40135a:	4603      	mov	r3, r0
  40135c:	460c      	mov	r4, r1
  40135e:	461a      	mov	r2, r3
  401360:	4623      	mov	r3, r4
  401362:	4caf      	ldr	r4, [pc, #700]	; (401620 <main+0x5c8>)
  401364:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
  401368:	47a0      	blx	r4
  40136a:	4603      	mov	r3, r0
  40136c:	460c      	mov	r4, r1
  40136e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
				pio_set(PIOA, BUZZER_PIO_IDX_MASK);
  401372:	2110      	movs	r1, #16
  401374:	48ab      	ldr	r0, [pc, #684]	; (401624 <main+0x5cc>)
  401376:	4bac      	ldr	r3, [pc, #688]	; (401628 <main+0x5d0>)
  401378:	4798      	blx	r3
				delay_us(periodo*1000000/2);
  40137a:	4ca7      	ldr	r4, [pc, #668]	; (401618 <main+0x5c0>)
  40137c:	a3a4      	add	r3, pc, #656	; (adr r3, 401610 <main+0x5b8>)
  40137e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401382:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
  401386:	47a0      	blx	r4
  401388:	4603      	mov	r3, r0
  40138a:	460c      	mov	r4, r1
  40138c:	4618      	mov	r0, r3
  40138e:	4621      	mov	r1, r4
  401390:	4ca6      	ldr	r4, [pc, #664]	; (40162c <main+0x5d4>)
  401392:	f04f 0200 	mov.w	r2, #0
  401396:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40139a:	47a0      	blx	r4
  40139c:	4603      	mov	r3, r0
  40139e:	460c      	mov	r4, r1
  4013a0:	4618      	mov	r0, r3
  4013a2:	4621      	mov	r1, r4
  4013a4:	4ca2      	ldr	r4, [pc, #648]	; (401630 <main+0x5d8>)
  4013a6:	f04f 0200 	mov.w	r2, #0
  4013aa:	f04f 0300 	mov.w	r3, #0
  4013ae:	47a0      	blx	r4
  4013b0:	4603      	mov	r3, r0
  4013b2:	2b00      	cmp	r3, #0
  4013b4:	d139      	bne.n	40142a <main+0x3d2>
  4013b6:	4c98      	ldr	r4, [pc, #608]	; (401618 <main+0x5c0>)
  4013b8:	a395      	add	r3, pc, #596	; (adr r3, 401610 <main+0x5b8>)
  4013ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013be:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
  4013c2:	47a0      	blx	r4
  4013c4:	4603      	mov	r3, r0
  4013c6:	460c      	mov	r4, r1
  4013c8:	4618      	mov	r0, r3
  4013ca:	4621      	mov	r1, r4
  4013cc:	4c97      	ldr	r4, [pc, #604]	; (40162c <main+0x5d4>)
  4013ce:	f04f 0200 	mov.w	r2, #0
  4013d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4013d6:	47a0      	blx	r4
  4013d8:	4603      	mov	r3, r0
  4013da:	460c      	mov	r4, r1
  4013dc:	4619      	mov	r1, r3
  4013de:	4622      	mov	r2, r4
  4013e0:	4b94      	ldr	r3, [pc, #592]	; (401634 <main+0x5dc>)
  4013e2:	4608      	mov	r0, r1
  4013e4:	4611      	mov	r1, r2
  4013e6:	4798      	blx	r3
  4013e8:	4605      	mov	r5, r0
  4013ea:	460e      	mov	r6, r1
  4013ec:	4b92      	ldr	r3, [pc, #584]	; (401638 <main+0x5e0>)
  4013ee:	4798      	blx	r3
  4013f0:	4603      	mov	r3, r0
  4013f2:	f04f 0400 	mov.w	r4, #0
  4013f6:	fb03 f106 	mul.w	r1, r3, r6
  4013fa:	fb05 f204 	mul.w	r2, r5, r4
  4013fe:	440a      	add	r2, r1
  401400:	fba5 0103 	umull	r0, r1, r5, r3
  401404:	1853      	adds	r3, r2, r1
  401406:	4619      	mov	r1, r3
  401408:	4b8c      	ldr	r3, [pc, #560]	; (40163c <main+0x5e4>)
  40140a:	f04f 0400 	mov.w	r4, #0
  40140e:	18c0      	adds	r0, r0, r3
  401410:	eb41 0104 	adc.w	r1, r1, r4
  401414:	4c8a      	ldr	r4, [pc, #552]	; (401640 <main+0x5e8>)
  401416:	4a8b      	ldr	r2, [pc, #556]	; (401644 <main+0x5ec>)
  401418:	f04f 0300 	mov.w	r3, #0
  40141c:	47a0      	blx	r4
  40141e:	4603      	mov	r3, r0
  401420:	460c      	mov	r4, r1
  401422:	4618      	mov	r0, r3
  401424:	4b88      	ldr	r3, [pc, #544]	; (401648 <main+0x5f0>)
  401426:	4798      	blx	r3
  401428:	e016      	b.n	401458 <main+0x400>
  40142a:	4b83      	ldr	r3, [pc, #524]	; (401638 <main+0x5e0>)
  40142c:	4798      	blx	r3
  40142e:	4603      	mov	r3, r0
  401430:	f04f 0400 	mov.w	r4, #0
  401434:	4981      	ldr	r1, [pc, #516]	; (40163c <main+0x5e4>)
  401436:	f04f 0200 	mov.w	r2, #0
  40143a:	185d      	adds	r5, r3, r1
  40143c:	eb44 0602 	adc.w	r6, r4, r2
  401440:	4628      	mov	r0, r5
  401442:	4631      	mov	r1, r6
  401444:	4c7e      	ldr	r4, [pc, #504]	; (401640 <main+0x5e8>)
  401446:	4a7f      	ldr	r2, [pc, #508]	; (401644 <main+0x5ec>)
  401448:	f04f 0300 	mov.w	r3, #0
  40144c:	47a0      	blx	r4
  40144e:	4603      	mov	r3, r0
  401450:	460c      	mov	r4, r1
  401452:	4618      	mov	r0, r3
  401454:	4b7c      	ldr	r3, [pc, #496]	; (401648 <main+0x5f0>)
  401456:	4798      	blx	r3
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  401458:	2110      	movs	r1, #16
  40145a:	4872      	ldr	r0, [pc, #456]	; (401624 <main+0x5cc>)
  40145c:	4b7b      	ldr	r3, [pc, #492]	; (40164c <main+0x5f4>)
  40145e:	4798      	blx	r3
				delay_us(periodo*1000000/2);
  401460:	4c6d      	ldr	r4, [pc, #436]	; (401618 <main+0x5c0>)
  401462:	a36b      	add	r3, pc, #428	; (adr r3, 401610 <main+0x5b8>)
  401464:	e9d3 2300 	ldrd	r2, r3, [r3]
  401468:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
  40146c:	47a0      	blx	r4
  40146e:	4603      	mov	r3, r0
  401470:	460c      	mov	r4, r1
  401472:	4618      	mov	r0, r3
  401474:	4621      	mov	r1, r4
  401476:	4c6d      	ldr	r4, [pc, #436]	; (40162c <main+0x5d4>)
  401478:	f04f 0200 	mov.w	r2, #0
  40147c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401480:	47a0      	blx	r4
  401482:	4603      	mov	r3, r0
  401484:	460c      	mov	r4, r1
  401486:	4618      	mov	r0, r3
  401488:	4621      	mov	r1, r4
  40148a:	4c69      	ldr	r4, [pc, #420]	; (401630 <main+0x5d8>)
  40148c:	f04f 0200 	mov.w	r2, #0
  401490:	f04f 0300 	mov.w	r3, #0
  401494:	47a0      	blx	r4
  401496:	4603      	mov	r3, r0
  401498:	2b00      	cmp	r3, #0
  40149a:	d139      	bne.n	401510 <main+0x4b8>
  40149c:	4c5e      	ldr	r4, [pc, #376]	; (401618 <main+0x5c0>)
  40149e:	a35c      	add	r3, pc, #368	; (adr r3, 401610 <main+0x5b8>)
  4014a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014a4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
  4014a8:	47a0      	blx	r4
  4014aa:	4603      	mov	r3, r0
  4014ac:	460c      	mov	r4, r1
  4014ae:	4618      	mov	r0, r3
  4014b0:	4621      	mov	r1, r4
  4014b2:	4c5e      	ldr	r4, [pc, #376]	; (40162c <main+0x5d4>)
  4014b4:	f04f 0200 	mov.w	r2, #0
  4014b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4014bc:	47a0      	blx	r4
  4014be:	4603      	mov	r3, r0
  4014c0:	460c      	mov	r4, r1
  4014c2:	4619      	mov	r1, r3
  4014c4:	4622      	mov	r2, r4
  4014c6:	4b5b      	ldr	r3, [pc, #364]	; (401634 <main+0x5dc>)
  4014c8:	4608      	mov	r0, r1
  4014ca:	4611      	mov	r1, r2
  4014cc:	4798      	blx	r3
  4014ce:	4605      	mov	r5, r0
  4014d0:	460e      	mov	r6, r1
  4014d2:	4b59      	ldr	r3, [pc, #356]	; (401638 <main+0x5e0>)
  4014d4:	4798      	blx	r3
  4014d6:	4603      	mov	r3, r0
  4014d8:	f04f 0400 	mov.w	r4, #0
  4014dc:	fb03 f106 	mul.w	r1, r3, r6
  4014e0:	fb05 f204 	mul.w	r2, r5, r4
  4014e4:	440a      	add	r2, r1
  4014e6:	fba5 0103 	umull	r0, r1, r5, r3
  4014ea:	1853      	adds	r3, r2, r1
  4014ec:	4619      	mov	r1, r3
  4014ee:	4b53      	ldr	r3, [pc, #332]	; (40163c <main+0x5e4>)
  4014f0:	f04f 0400 	mov.w	r4, #0
  4014f4:	18c0      	adds	r0, r0, r3
  4014f6:	eb41 0104 	adc.w	r1, r1, r4
  4014fa:	4c51      	ldr	r4, [pc, #324]	; (401640 <main+0x5e8>)
  4014fc:	4a51      	ldr	r2, [pc, #324]	; (401644 <main+0x5ec>)
  4014fe:	f04f 0300 	mov.w	r3, #0
  401502:	47a0      	blx	r4
  401504:	4603      	mov	r3, r0
  401506:	460c      	mov	r4, r1
  401508:	4618      	mov	r0, r3
  40150a:	4b4f      	ldr	r3, [pc, #316]	; (401648 <main+0x5f0>)
  40150c:	4798      	blx	r3
  40150e:	e016      	b.n	40153e <main+0x4e6>
  401510:	4b49      	ldr	r3, [pc, #292]	; (401638 <main+0x5e0>)
  401512:	4798      	blx	r3
  401514:	4603      	mov	r3, r0
  401516:	f04f 0400 	mov.w	r4, #0
  40151a:	4948      	ldr	r1, [pc, #288]	; (40163c <main+0x5e4>)
  40151c:	f04f 0200 	mov.w	r2, #0
  401520:	185d      	adds	r5, r3, r1
  401522:	eb44 0602 	adc.w	r6, r4, r2
  401526:	4628      	mov	r0, r5
  401528:	4631      	mov	r1, r6
  40152a:	4c45      	ldr	r4, [pc, #276]	; (401640 <main+0x5e8>)
  40152c:	4a45      	ldr	r2, [pc, #276]	; (401644 <main+0x5ec>)
  40152e:	f04f 0300 	mov.w	r3, #0
  401532:	47a0      	blx	r4
  401534:	4603      	mov	r3, r0
  401536:	460c      	mov	r4, r1
  401538:	4618      	mov	r0, r3
  40153a:	4b43      	ldr	r3, [pc, #268]	; (401648 <main+0x5f0>)
  40153c:	4798      	blx	r3
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  40153e:	2110      	movs	r1, #16
  401540:	4838      	ldr	r0, [pc, #224]	; (401624 <main+0x5cc>)
  401542:	4b42      	ldr	r3, [pc, #264]	; (40164c <main+0x5f4>)
  401544:	4798      	blx	r3
		while(duracao < durationI[i]*notesI[1]){
  401546:	4a42      	ldr	r2, [pc, #264]	; (401650 <main+0x5f8>)
  401548:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40154a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40154e:	4b41      	ldr	r3, [pc, #260]	; (401654 <main+0x5fc>)
  401550:	685b      	ldr	r3, [r3, #4]
  401552:	fb03 f202 	mul.w	r2, r3, r2
  401556:	4b40      	ldr	r3, [pc, #256]	; (401658 <main+0x600>)
  401558:	4610      	mov	r0, r2
  40155a:	4798      	blx	r3
  40155c:	4c3f      	ldr	r4, [pc, #252]	; (40165c <main+0x604>)
  40155e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
  401562:	47a0      	blx	r4
  401564:	4603      	mov	r3, r0
  401566:	2b00      	cmp	r3, #0
  401568:	f47f adba 	bne.w	4010e0 <main+0x88>
	for (int i=2;i<notesI[0];i++){
  40156c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40156e:	3301      	adds	r3, #1
  401570:	65fb      	str	r3, [r7, #92]	; 0x5c
  401572:	4b38      	ldr	r3, [pc, #224]	; (401654 <main+0x5fc>)
  401574:	681a      	ldr	r2, [r3, #0]
  401576:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  401578:	429a      	cmp	r2, r3
  40157a:	f73f ad92 	bgt.w	4010a2 <main+0x4a>
			}
		}
			
	}
	
	pio_set(PIOA, LED2_PIO_IDX_MASK);
  40157e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401582:	4828      	ldr	r0, [pc, #160]	; (401624 <main+0x5cc>)
  401584:	4b28      	ldr	r3, [pc, #160]	; (401628 <main+0x5d0>)
  401586:	4798      	blx	r3
	pio_clear(PIOA, LED1_PIO_IDX_MASK);
  401588:	2104      	movs	r1, #4
  40158a:	4826      	ldr	r0, [pc, #152]	; (401624 <main+0x5cc>)
  40158c:	4b2f      	ldr	r3, [pc, #188]	; (40164c <main+0x5f4>)
  40158e:	4798      	blx	r3
	pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  401590:	2108      	movs	r1, #8
  401592:	4824      	ldr	r0, [pc, #144]	; (401624 <main+0x5cc>)
  401594:	4b2d      	ldr	r3, [pc, #180]	; (40164c <main+0x5f4>)
  401596:	4798      	blx	r3
	for (int i=2;i<notesD[0];i++){
  401598:	2302      	movs	r3, #2
  40159a:	64fb      	str	r3, [r7, #76]	; 0x4c
  40159c:	e2a2      	b.n	401ae4 <main+0xa8c>
		if(proxima){
  40159e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  4015a0:	2b00      	cmp	r3, #0
  4015a2:	d002      	beq.n	4015aa <main+0x552>
			proxima=0;
  4015a4:	2300      	movs	r3, #0
  4015a6:	663b      	str	r3, [r7, #96]	; 0x60
			break;
  4015a8:	e2a2      	b.n	401af0 <main+0xa98>
		}
		
		double periodo = 1.0/notesD[i];
  4015aa:	4a2d      	ldr	r2, [pc, #180]	; (401660 <main+0x608>)
  4015ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4015ae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4015b2:	4b29      	ldr	r3, [pc, #164]	; (401658 <main+0x600>)
  4015b4:	4610      	mov	r0, r2
  4015b6:	4798      	blx	r3
  4015b8:	4602      	mov	r2, r0
  4015ba:	460b      	mov	r3, r1
  4015bc:	4c1b      	ldr	r4, [pc, #108]	; (40162c <main+0x5d4>)
  4015be:	f04f 0000 	mov.w	r0, #0
  4015c2:	4928      	ldr	r1, [pc, #160]	; (401664 <main+0x60c>)
  4015c4:	47a0      	blx	r4
  4015c6:	4603      	mov	r3, r0
  4015c8:	460c      	mov	r4, r1
  4015ca:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		
		double duracao=0;
  4015ce:	f04f 0300 	mov.w	r3, #0
  4015d2:	f04f 0400 	mov.w	r4, #0
  4015d6:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		
		while(duracao < durationD[i]*notesD[1]){
  4015da:	e26d      	b.n	401ab8 <main+0xa60>
			if(!pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){
  4015dc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4015e0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4015e4:	4820      	ldr	r0, [pc, #128]	; (401668 <main+0x610>)
  4015e6:	4b21      	ldr	r3, [pc, #132]	; (40166c <main+0x614>)
  4015e8:	4798      	blx	r3
  4015ea:	4603      	mov	r3, r0
  4015ec:	2b00      	cmp	r3, #0
  4015ee:	f040 80c9 	bne.w	401784 <main+0x72c>
				pausa = !pausa;
  4015f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  4015f4:	2b00      	cmp	r3, #0
  4015f6:	bf0c      	ite	eq
  4015f8:	2301      	moveq	r3, #1
  4015fa:	2300      	movne	r3, #0
  4015fc:	b2db      	uxtb	r3, r3
  4015fe:	667b      	str	r3, [r7, #100]	; 0x64
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  401600:	2110      	movs	r1, #16
  401602:	4808      	ldr	r0, [pc, #32]	; (401624 <main+0x5cc>)
  401604:	4b11      	ldr	r3, [pc, #68]	; (40164c <main+0x5f4>)
  401606:	4798      	blx	r3
				
				while(pausa){
  401608:	e0b8      	b.n	40177c <main+0x724>
  40160a:	bf00      	nop
  40160c:	f3af 8000 	nop.w
  401610:	00000000 	.word	0x00000000
  401614:	412e8480 	.word	0x412e8480
  401618:	00401ead 	.word	0x00401ead
  40161c:	408f4000 	.word	0x408f4000
  401620:	00401b49 	.word	0x00401b49
  401624:	400e0e00 	.word	0x400e0e00
  401628:	0040058d 	.word	0x0040058d
  40162c:	00402101 	.word	0x00402101
  401630:	0040237d 	.word	0x0040237d
  401634:	00402411 	.word	0x00402411
  401638:	00400f85 	.word	0x00400f85
  40163c:	005a83df 	.word	0x005a83df
  401640:	004023e1 	.word	0x004023e1
  401644:	005a83e0 	.word	0x005a83e0
  401648:	20400001 	.word	0x20400001
  40164c:	004005a9 	.word	0x004005a9
  401650:	2040009c 	.word	0x2040009c
  401654:	20400010 	.word	0x20400010
  401658:	00401de1 	.word	0x00401de1
  40165c:	004023cd 	.word	0x004023cd
  401660:	20400128 	.word	0x20400128
  401664:	3ff00000 	.word	0x3ff00000
  401668:	400e1400 	.word	0x400e1400
  40166c:	004005c5 	.word	0x004005c5
					delay_ms(170);
  401670:	4bb7      	ldr	r3, [pc, #732]	; (401950 <main+0x8f8>)
  401672:	4798      	blx	r3
  401674:	4603      	mov	r3, r0
  401676:	4619      	mov	r1, r3
  401678:	f04f 0200 	mov.w	r2, #0
  40167c:	460b      	mov	r3, r1
  40167e:	4614      	mov	r4, r2
  401680:	00a0      	lsls	r0, r4, #2
  401682:	6178      	str	r0, [r7, #20]
  401684:	6978      	ldr	r0, [r7, #20]
  401686:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  40168a:	6178      	str	r0, [r7, #20]
  40168c:	009b      	lsls	r3, r3, #2
  40168e:	613b      	str	r3, [r7, #16]
  401690:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
  401694:	185b      	adds	r3, r3, r1
  401696:	eb44 0402 	adc.w	r4, r4, r2
  40169a:	0122      	lsls	r2, r4, #4
  40169c:	60fa      	str	r2, [r7, #12]
  40169e:	68fa      	ldr	r2, [r7, #12]
  4016a0:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
  4016a4:	60fa      	str	r2, [r7, #12]
  4016a6:	011a      	lsls	r2, r3, #4
  4016a8:	60ba      	str	r2, [r7, #8]
  4016aa:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
  4016ae:	18c9      	adds	r1, r1, r3
  4016b0:	eb42 0204 	adc.w	r2, r2, r4
  4016b4:	460b      	mov	r3, r1
  4016b6:	4614      	mov	r4, r2
  4016b8:	18db      	adds	r3, r3, r3
  4016ba:	eb44 0404 	adc.w	r4, r4, r4
  4016be:	4619      	mov	r1, r3
  4016c0:	4622      	mov	r2, r4
  4016c2:	f241 732b 	movw	r3, #5931	; 0x172b
  4016c6:	f04f 0400 	mov.w	r4, #0
  4016ca:	18cd      	adds	r5, r1, r3
  4016cc:	eb42 0604 	adc.w	r6, r2, r4
  4016d0:	4628      	mov	r0, r5
  4016d2:	4631      	mov	r1, r6
  4016d4:	4c9f      	ldr	r4, [pc, #636]	; (401954 <main+0x8fc>)
  4016d6:	f241 722c 	movw	r2, #5932	; 0x172c
  4016da:	f04f 0300 	mov.w	r3, #0
  4016de:	47a0      	blx	r4
  4016e0:	4603      	mov	r3, r0
  4016e2:	460c      	mov	r4, r1
  4016e4:	4618      	mov	r0, r3
  4016e6:	4b9c      	ldr	r3, [pc, #624]	; (401958 <main+0x900>)
  4016e8:	4798      	blx	r3
					if(!pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){
  4016ea:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4016ee:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016f2:	489a      	ldr	r0, [pc, #616]	; (40195c <main+0x904>)
  4016f4:	4b9a      	ldr	r3, [pc, #616]	; (401960 <main+0x908>)
  4016f6:	4798      	blx	r3
  4016f8:	4603      	mov	r3, r0
  4016fa:	2b00      	cmp	r3, #0
  4016fc:	d106      	bne.n	40170c <main+0x6b4>
						pausa = !pausa;
  4016fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  401700:	2b00      	cmp	r3, #0
  401702:	bf0c      	ite	eq
  401704:	2301      	moveq	r3, #1
  401706:	2300      	movne	r3, #0
  401708:	b2db      	uxtb	r3, r3
  40170a:	667b      	str	r3, [r7, #100]	; 0x64
					}
					delay_ms(170);
  40170c:	4b90      	ldr	r3, [pc, #576]	; (401950 <main+0x8f8>)
  40170e:	4798      	blx	r3
  401710:	4603      	mov	r3, r0
  401712:	4619      	mov	r1, r3
  401714:	f04f 0200 	mov.w	r2, #0
  401718:	460b      	mov	r3, r1
  40171a:	4614      	mov	r4, r2
  40171c:	00a0      	lsls	r0, r4, #2
  40171e:	6078      	str	r0, [r7, #4]
  401720:	6878      	ldr	r0, [r7, #4]
  401722:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  401726:	6078      	str	r0, [r7, #4]
  401728:	009b      	lsls	r3, r3, #2
  40172a:	603b      	str	r3, [r7, #0]
  40172c:	e9d7 3400 	ldrd	r3, r4, [r7]
  401730:	185b      	adds	r3, r3, r1
  401732:	eb44 0402 	adc.w	r4, r4, r2
  401736:	ea4f 1b04 	mov.w	fp, r4, lsl #4
  40173a:	ea4b 7b13 	orr.w	fp, fp, r3, lsr #28
  40173e:	ea4f 1a03 	mov.w	sl, r3, lsl #4
  401742:	eb13 030a 	adds.w	r3, r3, sl
  401746:	eb44 040b 	adc.w	r4, r4, fp
  40174a:	18db      	adds	r3, r3, r3
  40174c:	eb44 0404 	adc.w	r4, r4, r4
  401750:	4619      	mov	r1, r3
  401752:	4622      	mov	r2, r4
  401754:	f241 732b 	movw	r3, #5931	; 0x172b
  401758:	f04f 0400 	mov.w	r4, #0
  40175c:	18cd      	adds	r5, r1, r3
  40175e:	eb42 0604 	adc.w	r6, r2, r4
  401762:	4628      	mov	r0, r5
  401764:	4631      	mov	r1, r6
  401766:	4c7b      	ldr	r4, [pc, #492]	; (401954 <main+0x8fc>)
  401768:	f241 722c 	movw	r2, #5932	; 0x172c
  40176c:	f04f 0300 	mov.w	r3, #0
  401770:	47a0      	blx	r4
  401772:	4603      	mov	r3, r0
  401774:	460c      	mov	r4, r1
  401776:	4618      	mov	r0, r3
  401778:	4b77      	ldr	r3, [pc, #476]	; (401958 <main+0x900>)
  40177a:	4798      	blx	r3
				while(pausa){
  40177c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  40177e:	2b00      	cmp	r3, #0
  401780:	f47f af76 	bne.w	401670 <main+0x618>
				}
			}
			
			if(!pio_get(PIOD,PIO_INPUT, BNEX_PIO_IDX_MASK)){
  401784:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401788:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40178c:	4873      	ldr	r0, [pc, #460]	; (40195c <main+0x904>)
  40178e:	4b74      	ldr	r3, [pc, #464]	; (401960 <main+0x908>)
  401790:	4798      	blx	r3
  401792:	4603      	mov	r3, r0
  401794:	2b00      	cmp	r3, #0
  401796:	d102      	bne.n	40179e <main+0x746>
				proxima = 1;
  401798:	2301      	movs	r3, #1
  40179a:	663b      	str	r3, [r7, #96]	; 0x60
				break;
  40179c:	e19f      	b.n	401ade <main+0xa86>
			}
			
			if(notesD[i]==0){
  40179e:	4a71      	ldr	r2, [pc, #452]	; (401964 <main+0x90c>)
  4017a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4017a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4017a6:	2b00      	cmp	r3, #0
  4017a8:	d15e      	bne.n	401868 <main+0x810>
				delay_ms(durationD[i]);
  4017aa:	4a6f      	ldr	r2, [pc, #444]	; (401968 <main+0x910>)
  4017ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4017ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4017b2:	2b00      	cmp	r3, #0
  4017b4:	d027      	beq.n	401806 <main+0x7ae>
  4017b6:	4a6c      	ldr	r2, [pc, #432]	; (401968 <main+0x910>)
  4017b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4017ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4017be:	461d      	mov	r5, r3
  4017c0:	ea4f 76e5 	mov.w	r6, r5, asr #31
  4017c4:	4b62      	ldr	r3, [pc, #392]	; (401950 <main+0x8f8>)
  4017c6:	4798      	blx	r3
  4017c8:	4603      	mov	r3, r0
  4017ca:	f04f 0400 	mov.w	r4, #0
  4017ce:	fb03 f106 	mul.w	r1, r3, r6
  4017d2:	fb05 f204 	mul.w	r2, r5, r4
  4017d6:	440a      	add	r2, r1
  4017d8:	fba5 0103 	umull	r0, r1, r5, r3
  4017dc:	1853      	adds	r3, r2, r1
  4017de:	4619      	mov	r1, r3
  4017e0:	f241 732b 	movw	r3, #5931	; 0x172b
  4017e4:	f04f 0400 	mov.w	r4, #0
  4017e8:	18c0      	adds	r0, r0, r3
  4017ea:	eb41 0104 	adc.w	r1, r1, r4
  4017ee:	4c59      	ldr	r4, [pc, #356]	; (401954 <main+0x8fc>)
  4017f0:	f241 722c 	movw	r2, #5932	; 0x172c
  4017f4:	f04f 0300 	mov.w	r3, #0
  4017f8:	47a0      	blx	r4
  4017fa:	4603      	mov	r3, r0
  4017fc:	460c      	mov	r4, r1
  4017fe:	4618      	mov	r0, r3
  401800:	4b55      	ldr	r3, [pc, #340]	; (401958 <main+0x900>)
  401802:	4798      	blx	r3
  401804:	e016      	b.n	401834 <main+0x7dc>
  401806:	4b52      	ldr	r3, [pc, #328]	; (401950 <main+0x8f8>)
  401808:	4798      	blx	r3
  40180a:	4603      	mov	r3, r0
  40180c:	f04f 0400 	mov.w	r4, #0
  401810:	4956      	ldr	r1, [pc, #344]	; (40196c <main+0x914>)
  401812:	f04f 0200 	mov.w	r2, #0
  401816:	185d      	adds	r5, r3, r1
  401818:	eb44 0602 	adc.w	r6, r4, r2
  40181c:	4628      	mov	r0, r5
  40181e:	4631      	mov	r1, r6
  401820:	4c4c      	ldr	r4, [pc, #304]	; (401954 <main+0x8fc>)
  401822:	4a53      	ldr	r2, [pc, #332]	; (401970 <main+0x918>)
  401824:	f04f 0300 	mov.w	r3, #0
  401828:	47a0      	blx	r4
  40182a:	4603      	mov	r3, r0
  40182c:	460c      	mov	r4, r1
  40182e:	4618      	mov	r0, r3
  401830:	4b49      	ldr	r3, [pc, #292]	; (401958 <main+0x900>)
  401832:	4798      	blx	r3
				duracao += durationD[i]*notesD[1];
  401834:	4a4c      	ldr	r2, [pc, #304]	; (401968 <main+0x910>)
  401836:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  401838:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40183c:	4b49      	ldr	r3, [pc, #292]	; (401964 <main+0x90c>)
  40183e:	685b      	ldr	r3, [r3, #4]
  401840:	fb03 f202 	mul.w	r2, r3, r2
  401844:	4b4b      	ldr	r3, [pc, #300]	; (401974 <main+0x91c>)
  401846:	4610      	mov	r0, r2
  401848:	4798      	blx	r3
  40184a:	4602      	mov	r2, r0
  40184c:	460b      	mov	r3, r1
  40184e:	4c4a      	ldr	r4, [pc, #296]	; (401978 <main+0x920>)
  401850:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
  401854:	47a0      	blx	r4
  401856:	4603      	mov	r3, r0
  401858:	460c      	mov	r4, r1
  40185a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  40185e:	2110      	movs	r1, #16
  401860:	4846      	ldr	r0, [pc, #280]	; (40197c <main+0x924>)
  401862:	4b47      	ldr	r3, [pc, #284]	; (401980 <main+0x928>)
  401864:	4798      	blx	r3
  401866:	e127      	b.n	401ab8 <main+0xa60>
			}
			
			else{
				duracao += periodo*1000;
  401868:	4c46      	ldr	r4, [pc, #280]	; (401984 <main+0x92c>)
  40186a:	f04f 0200 	mov.w	r2, #0
  40186e:	4b46      	ldr	r3, [pc, #280]	; (401988 <main+0x930>)
  401870:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
  401874:	47a0      	blx	r4
  401876:	4603      	mov	r3, r0
  401878:	460c      	mov	r4, r1
  40187a:	461a      	mov	r2, r3
  40187c:	4623      	mov	r3, r4
  40187e:	4c3e      	ldr	r4, [pc, #248]	; (401978 <main+0x920>)
  401880:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
  401884:	47a0      	blx	r4
  401886:	4603      	mov	r3, r0
  401888:	460c      	mov	r4, r1
  40188a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
				pio_set(PIOA, BUZZER_PIO_IDX_MASK);
  40188e:	2110      	movs	r1, #16
  401890:	483a      	ldr	r0, [pc, #232]	; (40197c <main+0x924>)
  401892:	4b3e      	ldr	r3, [pc, #248]	; (40198c <main+0x934>)
  401894:	4798      	blx	r3
				delay_us(periodo*1000000/2);
  401896:	4c3b      	ldr	r4, [pc, #236]	; (401984 <main+0x92c>)
  401898:	a32b      	add	r3, pc, #172	; (adr r3, 401948 <main+0x8f0>)
  40189a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40189e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
  4018a2:	47a0      	blx	r4
  4018a4:	4603      	mov	r3, r0
  4018a6:	460c      	mov	r4, r1
  4018a8:	4618      	mov	r0, r3
  4018aa:	4621      	mov	r1, r4
  4018ac:	4c38      	ldr	r4, [pc, #224]	; (401990 <main+0x938>)
  4018ae:	f04f 0200 	mov.w	r2, #0
  4018b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4018b6:	47a0      	blx	r4
  4018b8:	4603      	mov	r3, r0
  4018ba:	460c      	mov	r4, r1
  4018bc:	4618      	mov	r0, r3
  4018be:	4621      	mov	r1, r4
  4018c0:	4c34      	ldr	r4, [pc, #208]	; (401994 <main+0x93c>)
  4018c2:	f04f 0200 	mov.w	r2, #0
  4018c6:	f04f 0300 	mov.w	r3, #0
  4018ca:	47a0      	blx	r4
  4018cc:	4603      	mov	r3, r0
  4018ce:	2b00      	cmp	r3, #0
  4018d0:	d164      	bne.n	40199c <main+0x944>
  4018d2:	4c2c      	ldr	r4, [pc, #176]	; (401984 <main+0x92c>)
  4018d4:	a31c      	add	r3, pc, #112	; (adr r3, 401948 <main+0x8f0>)
  4018d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018da:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
  4018de:	47a0      	blx	r4
  4018e0:	4603      	mov	r3, r0
  4018e2:	460c      	mov	r4, r1
  4018e4:	4618      	mov	r0, r3
  4018e6:	4621      	mov	r1, r4
  4018e8:	4c29      	ldr	r4, [pc, #164]	; (401990 <main+0x938>)
  4018ea:	f04f 0200 	mov.w	r2, #0
  4018ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4018f2:	47a0      	blx	r4
  4018f4:	4603      	mov	r3, r0
  4018f6:	460c      	mov	r4, r1
  4018f8:	4619      	mov	r1, r3
  4018fa:	4622      	mov	r2, r4
  4018fc:	4b26      	ldr	r3, [pc, #152]	; (401998 <main+0x940>)
  4018fe:	4608      	mov	r0, r1
  401900:	4611      	mov	r1, r2
  401902:	4798      	blx	r3
  401904:	4605      	mov	r5, r0
  401906:	460e      	mov	r6, r1
  401908:	4b11      	ldr	r3, [pc, #68]	; (401950 <main+0x8f8>)
  40190a:	4798      	blx	r3
  40190c:	4603      	mov	r3, r0
  40190e:	f04f 0400 	mov.w	r4, #0
  401912:	fb03 f106 	mul.w	r1, r3, r6
  401916:	fb05 f204 	mul.w	r2, r5, r4
  40191a:	440a      	add	r2, r1
  40191c:	fba5 0103 	umull	r0, r1, r5, r3
  401920:	1853      	adds	r3, r2, r1
  401922:	4619      	mov	r1, r3
  401924:	4b11      	ldr	r3, [pc, #68]	; (40196c <main+0x914>)
  401926:	f04f 0400 	mov.w	r4, #0
  40192a:	18c0      	adds	r0, r0, r3
  40192c:	eb41 0104 	adc.w	r1, r1, r4
  401930:	4c08      	ldr	r4, [pc, #32]	; (401954 <main+0x8fc>)
  401932:	4a0f      	ldr	r2, [pc, #60]	; (401970 <main+0x918>)
  401934:	f04f 0300 	mov.w	r3, #0
  401938:	47a0      	blx	r4
  40193a:	4603      	mov	r3, r0
  40193c:	460c      	mov	r4, r1
  40193e:	4618      	mov	r0, r3
  401940:	4b05      	ldr	r3, [pc, #20]	; (401958 <main+0x900>)
  401942:	4798      	blx	r3
  401944:	e041      	b.n	4019ca <main+0x972>
  401946:	bf00      	nop
  401948:	00000000 	.word	0x00000000
  40194c:	412e8480 	.word	0x412e8480
  401950:	00400f85 	.word	0x00400f85
  401954:	004023e1 	.word	0x004023e1
  401958:	20400001 	.word	0x20400001
  40195c:	400e1400 	.word	0x400e1400
  401960:	004005c5 	.word	0x004005c5
  401964:	20400128 	.word	0x20400128
  401968:	20400458 	.word	0x20400458
  40196c:	005a83df 	.word	0x005a83df
  401970:	005a83e0 	.word	0x005a83e0
  401974:	00401de1 	.word	0x00401de1
  401978:	00401b49 	.word	0x00401b49
  40197c:	400e0e00 	.word	0x400e0e00
  401980:	004005a9 	.word	0x004005a9
  401984:	00401ead 	.word	0x00401ead
  401988:	408f4000 	.word	0x408f4000
  40198c:	0040058d 	.word	0x0040058d
  401990:	00402101 	.word	0x00402101
  401994:	0040237d 	.word	0x0040237d
  401998:	00402411 	.word	0x00402411
  40199c:	4b58      	ldr	r3, [pc, #352]	; (401b00 <main+0xaa8>)
  40199e:	4798      	blx	r3
  4019a0:	4603      	mov	r3, r0
  4019a2:	f04f 0400 	mov.w	r4, #0
  4019a6:	4957      	ldr	r1, [pc, #348]	; (401b04 <main+0xaac>)
  4019a8:	f04f 0200 	mov.w	r2, #0
  4019ac:	185d      	adds	r5, r3, r1
  4019ae:	eb44 0602 	adc.w	r6, r4, r2
  4019b2:	4628      	mov	r0, r5
  4019b4:	4631      	mov	r1, r6
  4019b6:	4c54      	ldr	r4, [pc, #336]	; (401b08 <main+0xab0>)
  4019b8:	4a54      	ldr	r2, [pc, #336]	; (401b0c <main+0xab4>)
  4019ba:	f04f 0300 	mov.w	r3, #0
  4019be:	47a0      	blx	r4
  4019c0:	4603      	mov	r3, r0
  4019c2:	460c      	mov	r4, r1
  4019c4:	4618      	mov	r0, r3
  4019c6:	4b52      	ldr	r3, [pc, #328]	; (401b10 <main+0xab8>)
  4019c8:	4798      	blx	r3
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  4019ca:	2110      	movs	r1, #16
  4019cc:	4851      	ldr	r0, [pc, #324]	; (401b14 <main+0xabc>)
  4019ce:	4b52      	ldr	r3, [pc, #328]	; (401b18 <main+0xac0>)
  4019d0:	4798      	blx	r3
				delay_us(periodo*1000000/2);
  4019d2:	4c52      	ldr	r4, [pc, #328]	; (401b1c <main+0xac4>)
  4019d4:	a348      	add	r3, pc, #288	; (adr r3, 401af8 <main+0xaa0>)
  4019d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019da:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
  4019de:	47a0      	blx	r4
  4019e0:	4603      	mov	r3, r0
  4019e2:	460c      	mov	r4, r1
  4019e4:	4618      	mov	r0, r3
  4019e6:	4621      	mov	r1, r4
  4019e8:	4c4d      	ldr	r4, [pc, #308]	; (401b20 <main+0xac8>)
  4019ea:	f04f 0200 	mov.w	r2, #0
  4019ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4019f2:	47a0      	blx	r4
  4019f4:	4603      	mov	r3, r0
  4019f6:	460c      	mov	r4, r1
  4019f8:	4618      	mov	r0, r3
  4019fa:	4621      	mov	r1, r4
  4019fc:	4c49      	ldr	r4, [pc, #292]	; (401b24 <main+0xacc>)
  4019fe:	f04f 0200 	mov.w	r2, #0
  401a02:	f04f 0300 	mov.w	r3, #0
  401a06:	47a0      	blx	r4
  401a08:	4603      	mov	r3, r0
  401a0a:	2b00      	cmp	r3, #0
  401a0c:	d139      	bne.n	401a82 <main+0xa2a>
  401a0e:	4c43      	ldr	r4, [pc, #268]	; (401b1c <main+0xac4>)
  401a10:	a339      	add	r3, pc, #228	; (adr r3, 401af8 <main+0xaa0>)
  401a12:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a16:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
  401a1a:	47a0      	blx	r4
  401a1c:	4603      	mov	r3, r0
  401a1e:	460c      	mov	r4, r1
  401a20:	4618      	mov	r0, r3
  401a22:	4621      	mov	r1, r4
  401a24:	4c3e      	ldr	r4, [pc, #248]	; (401b20 <main+0xac8>)
  401a26:	f04f 0200 	mov.w	r2, #0
  401a2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401a2e:	47a0      	blx	r4
  401a30:	4603      	mov	r3, r0
  401a32:	460c      	mov	r4, r1
  401a34:	4619      	mov	r1, r3
  401a36:	4622      	mov	r2, r4
  401a38:	4b3b      	ldr	r3, [pc, #236]	; (401b28 <main+0xad0>)
  401a3a:	4608      	mov	r0, r1
  401a3c:	4611      	mov	r1, r2
  401a3e:	4798      	blx	r3
  401a40:	4605      	mov	r5, r0
  401a42:	460e      	mov	r6, r1
  401a44:	4b2e      	ldr	r3, [pc, #184]	; (401b00 <main+0xaa8>)
  401a46:	4798      	blx	r3
  401a48:	4603      	mov	r3, r0
  401a4a:	f04f 0400 	mov.w	r4, #0
  401a4e:	fb03 f106 	mul.w	r1, r3, r6
  401a52:	fb05 f204 	mul.w	r2, r5, r4
  401a56:	440a      	add	r2, r1
  401a58:	fba5 0103 	umull	r0, r1, r5, r3
  401a5c:	1853      	adds	r3, r2, r1
  401a5e:	4619      	mov	r1, r3
  401a60:	4b28      	ldr	r3, [pc, #160]	; (401b04 <main+0xaac>)
  401a62:	f04f 0400 	mov.w	r4, #0
  401a66:	18c0      	adds	r0, r0, r3
  401a68:	eb41 0104 	adc.w	r1, r1, r4
  401a6c:	4c26      	ldr	r4, [pc, #152]	; (401b08 <main+0xab0>)
  401a6e:	4a27      	ldr	r2, [pc, #156]	; (401b0c <main+0xab4>)
  401a70:	f04f 0300 	mov.w	r3, #0
  401a74:	47a0      	blx	r4
  401a76:	4603      	mov	r3, r0
  401a78:	460c      	mov	r4, r1
  401a7a:	4618      	mov	r0, r3
  401a7c:	4b24      	ldr	r3, [pc, #144]	; (401b10 <main+0xab8>)
  401a7e:	4798      	blx	r3
  401a80:	e016      	b.n	401ab0 <main+0xa58>
  401a82:	4b1f      	ldr	r3, [pc, #124]	; (401b00 <main+0xaa8>)
  401a84:	4798      	blx	r3
  401a86:	4603      	mov	r3, r0
  401a88:	f04f 0400 	mov.w	r4, #0
  401a8c:	491d      	ldr	r1, [pc, #116]	; (401b04 <main+0xaac>)
  401a8e:	f04f 0200 	mov.w	r2, #0
  401a92:	185d      	adds	r5, r3, r1
  401a94:	eb44 0602 	adc.w	r6, r4, r2
  401a98:	4628      	mov	r0, r5
  401a9a:	4631      	mov	r1, r6
  401a9c:	4c1a      	ldr	r4, [pc, #104]	; (401b08 <main+0xab0>)
  401a9e:	4a1b      	ldr	r2, [pc, #108]	; (401b0c <main+0xab4>)
  401aa0:	f04f 0300 	mov.w	r3, #0
  401aa4:	47a0      	blx	r4
  401aa6:	4603      	mov	r3, r0
  401aa8:	460c      	mov	r4, r1
  401aaa:	4618      	mov	r0, r3
  401aac:	4b18      	ldr	r3, [pc, #96]	; (401b10 <main+0xab8>)
  401aae:	4798      	blx	r3
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  401ab0:	2110      	movs	r1, #16
  401ab2:	4818      	ldr	r0, [pc, #96]	; (401b14 <main+0xabc>)
  401ab4:	4b18      	ldr	r3, [pc, #96]	; (401b18 <main+0xac0>)
  401ab6:	4798      	blx	r3
		while(duracao < durationD[i]*notesD[1]){
  401ab8:	4a1c      	ldr	r2, [pc, #112]	; (401b2c <main+0xad4>)
  401aba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  401abc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401ac0:	4b1b      	ldr	r3, [pc, #108]	; (401b30 <main+0xad8>)
  401ac2:	685b      	ldr	r3, [r3, #4]
  401ac4:	fb03 f202 	mul.w	r2, r3, r2
  401ac8:	4b1a      	ldr	r3, [pc, #104]	; (401b34 <main+0xadc>)
  401aca:	4610      	mov	r0, r2
  401acc:	4798      	blx	r3
  401ace:	4c1a      	ldr	r4, [pc, #104]	; (401b38 <main+0xae0>)
  401ad0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
  401ad4:	47a0      	blx	r4
  401ad6:	4603      	mov	r3, r0
  401ad8:	2b00      	cmp	r3, #0
  401ada:	f47f ad7f 	bne.w	4015dc <main+0x584>
	for (int i=2;i<notesD[0];i++){
  401ade:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  401ae0:	3301      	adds	r3, #1
  401ae2:	64fb      	str	r3, [r7, #76]	; 0x4c
  401ae4:	4b12      	ldr	r3, [pc, #72]	; (401b30 <main+0xad8>)
  401ae6:	681a      	ldr	r2, [r3, #0]
  401ae8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  401aea:	429a      	cmp	r2, r3
  401aec:	f73f ad57 	bgt.w	40159e <main+0x546>
	pio_set(PIOA, LED1_PIO_IDX_MASK);
  401af0:	f7ff bac7 	b.w	401082 <main+0x2a>
  401af4:	f3af 8000 	nop.w
  401af8:	00000000 	.word	0x00000000
  401afc:	412e8480 	.word	0x412e8480
  401b00:	00400f85 	.word	0x00400f85
  401b04:	005a83df 	.word	0x005a83df
  401b08:	004023e1 	.word	0x004023e1
  401b0c:	005a83e0 	.word	0x005a83e0
  401b10:	20400001 	.word	0x20400001
  401b14:	400e0e00 	.word	0x400e0e00
  401b18:	004005a9 	.word	0x004005a9
  401b1c:	00401ead 	.word	0x00401ead
  401b20:	00402101 	.word	0x00402101
  401b24:	0040237d 	.word	0x0040237d
  401b28:	00402411 	.word	0x00402411
  401b2c:	20400458 	.word	0x20400458
  401b30:	20400128 	.word	0x20400128
  401b34:	00401de1 	.word	0x00401de1
  401b38:	004023cd 	.word	0x004023cd

00401b3c <__aeabi_drsub>:
  401b3c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401b40:	e002      	b.n	401b48 <__adddf3>
  401b42:	bf00      	nop

00401b44 <__aeabi_dsub>:
  401b44:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401b48 <__adddf3>:
  401b48:	b530      	push	{r4, r5, lr}
  401b4a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401b4e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401b52:	ea94 0f05 	teq	r4, r5
  401b56:	bf08      	it	eq
  401b58:	ea90 0f02 	teqeq	r0, r2
  401b5c:	bf1f      	itttt	ne
  401b5e:	ea54 0c00 	orrsne.w	ip, r4, r0
  401b62:	ea55 0c02 	orrsne.w	ip, r5, r2
  401b66:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401b6a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401b6e:	f000 80e2 	beq.w	401d36 <__adddf3+0x1ee>
  401b72:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401b76:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401b7a:	bfb8      	it	lt
  401b7c:	426d      	neglt	r5, r5
  401b7e:	dd0c      	ble.n	401b9a <__adddf3+0x52>
  401b80:	442c      	add	r4, r5
  401b82:	ea80 0202 	eor.w	r2, r0, r2
  401b86:	ea81 0303 	eor.w	r3, r1, r3
  401b8a:	ea82 0000 	eor.w	r0, r2, r0
  401b8e:	ea83 0101 	eor.w	r1, r3, r1
  401b92:	ea80 0202 	eor.w	r2, r0, r2
  401b96:	ea81 0303 	eor.w	r3, r1, r3
  401b9a:	2d36      	cmp	r5, #54	; 0x36
  401b9c:	bf88      	it	hi
  401b9e:	bd30      	pophi	{r4, r5, pc}
  401ba0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401ba4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401ba8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401bac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401bb0:	d002      	beq.n	401bb8 <__adddf3+0x70>
  401bb2:	4240      	negs	r0, r0
  401bb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401bb8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401bbc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401bc0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401bc4:	d002      	beq.n	401bcc <__adddf3+0x84>
  401bc6:	4252      	negs	r2, r2
  401bc8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401bcc:	ea94 0f05 	teq	r4, r5
  401bd0:	f000 80a7 	beq.w	401d22 <__adddf3+0x1da>
  401bd4:	f1a4 0401 	sub.w	r4, r4, #1
  401bd8:	f1d5 0e20 	rsbs	lr, r5, #32
  401bdc:	db0d      	blt.n	401bfa <__adddf3+0xb2>
  401bde:	fa02 fc0e 	lsl.w	ip, r2, lr
  401be2:	fa22 f205 	lsr.w	r2, r2, r5
  401be6:	1880      	adds	r0, r0, r2
  401be8:	f141 0100 	adc.w	r1, r1, #0
  401bec:	fa03 f20e 	lsl.w	r2, r3, lr
  401bf0:	1880      	adds	r0, r0, r2
  401bf2:	fa43 f305 	asr.w	r3, r3, r5
  401bf6:	4159      	adcs	r1, r3
  401bf8:	e00e      	b.n	401c18 <__adddf3+0xd0>
  401bfa:	f1a5 0520 	sub.w	r5, r5, #32
  401bfe:	f10e 0e20 	add.w	lr, lr, #32
  401c02:	2a01      	cmp	r2, #1
  401c04:	fa03 fc0e 	lsl.w	ip, r3, lr
  401c08:	bf28      	it	cs
  401c0a:	f04c 0c02 	orrcs.w	ip, ip, #2
  401c0e:	fa43 f305 	asr.w	r3, r3, r5
  401c12:	18c0      	adds	r0, r0, r3
  401c14:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401c18:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401c1c:	d507      	bpl.n	401c2e <__adddf3+0xe6>
  401c1e:	f04f 0e00 	mov.w	lr, #0
  401c22:	f1dc 0c00 	rsbs	ip, ip, #0
  401c26:	eb7e 0000 	sbcs.w	r0, lr, r0
  401c2a:	eb6e 0101 	sbc.w	r1, lr, r1
  401c2e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401c32:	d31b      	bcc.n	401c6c <__adddf3+0x124>
  401c34:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401c38:	d30c      	bcc.n	401c54 <__adddf3+0x10c>
  401c3a:	0849      	lsrs	r1, r1, #1
  401c3c:	ea5f 0030 	movs.w	r0, r0, rrx
  401c40:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401c44:	f104 0401 	add.w	r4, r4, #1
  401c48:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401c4c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401c50:	f080 809a 	bcs.w	401d88 <__adddf3+0x240>
  401c54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401c58:	bf08      	it	eq
  401c5a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401c5e:	f150 0000 	adcs.w	r0, r0, #0
  401c62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401c66:	ea41 0105 	orr.w	r1, r1, r5
  401c6a:	bd30      	pop	{r4, r5, pc}
  401c6c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401c70:	4140      	adcs	r0, r0
  401c72:	eb41 0101 	adc.w	r1, r1, r1
  401c76:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401c7a:	f1a4 0401 	sub.w	r4, r4, #1
  401c7e:	d1e9      	bne.n	401c54 <__adddf3+0x10c>
  401c80:	f091 0f00 	teq	r1, #0
  401c84:	bf04      	itt	eq
  401c86:	4601      	moveq	r1, r0
  401c88:	2000      	moveq	r0, #0
  401c8a:	fab1 f381 	clz	r3, r1
  401c8e:	bf08      	it	eq
  401c90:	3320      	addeq	r3, #32
  401c92:	f1a3 030b 	sub.w	r3, r3, #11
  401c96:	f1b3 0220 	subs.w	r2, r3, #32
  401c9a:	da0c      	bge.n	401cb6 <__adddf3+0x16e>
  401c9c:	320c      	adds	r2, #12
  401c9e:	dd08      	ble.n	401cb2 <__adddf3+0x16a>
  401ca0:	f102 0c14 	add.w	ip, r2, #20
  401ca4:	f1c2 020c 	rsb	r2, r2, #12
  401ca8:	fa01 f00c 	lsl.w	r0, r1, ip
  401cac:	fa21 f102 	lsr.w	r1, r1, r2
  401cb0:	e00c      	b.n	401ccc <__adddf3+0x184>
  401cb2:	f102 0214 	add.w	r2, r2, #20
  401cb6:	bfd8      	it	le
  401cb8:	f1c2 0c20 	rsble	ip, r2, #32
  401cbc:	fa01 f102 	lsl.w	r1, r1, r2
  401cc0:	fa20 fc0c 	lsr.w	ip, r0, ip
  401cc4:	bfdc      	itt	le
  401cc6:	ea41 010c 	orrle.w	r1, r1, ip
  401cca:	4090      	lslle	r0, r2
  401ccc:	1ae4      	subs	r4, r4, r3
  401cce:	bfa2      	ittt	ge
  401cd0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401cd4:	4329      	orrge	r1, r5
  401cd6:	bd30      	popge	{r4, r5, pc}
  401cd8:	ea6f 0404 	mvn.w	r4, r4
  401cdc:	3c1f      	subs	r4, #31
  401cde:	da1c      	bge.n	401d1a <__adddf3+0x1d2>
  401ce0:	340c      	adds	r4, #12
  401ce2:	dc0e      	bgt.n	401d02 <__adddf3+0x1ba>
  401ce4:	f104 0414 	add.w	r4, r4, #20
  401ce8:	f1c4 0220 	rsb	r2, r4, #32
  401cec:	fa20 f004 	lsr.w	r0, r0, r4
  401cf0:	fa01 f302 	lsl.w	r3, r1, r2
  401cf4:	ea40 0003 	orr.w	r0, r0, r3
  401cf8:	fa21 f304 	lsr.w	r3, r1, r4
  401cfc:	ea45 0103 	orr.w	r1, r5, r3
  401d00:	bd30      	pop	{r4, r5, pc}
  401d02:	f1c4 040c 	rsb	r4, r4, #12
  401d06:	f1c4 0220 	rsb	r2, r4, #32
  401d0a:	fa20 f002 	lsr.w	r0, r0, r2
  401d0e:	fa01 f304 	lsl.w	r3, r1, r4
  401d12:	ea40 0003 	orr.w	r0, r0, r3
  401d16:	4629      	mov	r1, r5
  401d18:	bd30      	pop	{r4, r5, pc}
  401d1a:	fa21 f004 	lsr.w	r0, r1, r4
  401d1e:	4629      	mov	r1, r5
  401d20:	bd30      	pop	{r4, r5, pc}
  401d22:	f094 0f00 	teq	r4, #0
  401d26:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401d2a:	bf06      	itte	eq
  401d2c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401d30:	3401      	addeq	r4, #1
  401d32:	3d01      	subne	r5, #1
  401d34:	e74e      	b.n	401bd4 <__adddf3+0x8c>
  401d36:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401d3a:	bf18      	it	ne
  401d3c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401d40:	d029      	beq.n	401d96 <__adddf3+0x24e>
  401d42:	ea94 0f05 	teq	r4, r5
  401d46:	bf08      	it	eq
  401d48:	ea90 0f02 	teqeq	r0, r2
  401d4c:	d005      	beq.n	401d5a <__adddf3+0x212>
  401d4e:	ea54 0c00 	orrs.w	ip, r4, r0
  401d52:	bf04      	itt	eq
  401d54:	4619      	moveq	r1, r3
  401d56:	4610      	moveq	r0, r2
  401d58:	bd30      	pop	{r4, r5, pc}
  401d5a:	ea91 0f03 	teq	r1, r3
  401d5e:	bf1e      	ittt	ne
  401d60:	2100      	movne	r1, #0
  401d62:	2000      	movne	r0, #0
  401d64:	bd30      	popne	{r4, r5, pc}
  401d66:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401d6a:	d105      	bne.n	401d78 <__adddf3+0x230>
  401d6c:	0040      	lsls	r0, r0, #1
  401d6e:	4149      	adcs	r1, r1
  401d70:	bf28      	it	cs
  401d72:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401d76:	bd30      	pop	{r4, r5, pc}
  401d78:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401d7c:	bf3c      	itt	cc
  401d7e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401d82:	bd30      	popcc	{r4, r5, pc}
  401d84:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401d88:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401d8c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401d90:	f04f 0000 	mov.w	r0, #0
  401d94:	bd30      	pop	{r4, r5, pc}
  401d96:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401d9a:	bf1a      	itte	ne
  401d9c:	4619      	movne	r1, r3
  401d9e:	4610      	movne	r0, r2
  401da0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401da4:	bf1c      	itt	ne
  401da6:	460b      	movne	r3, r1
  401da8:	4602      	movne	r2, r0
  401daa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401dae:	bf06      	itte	eq
  401db0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401db4:	ea91 0f03 	teqeq	r1, r3
  401db8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401dbc:	bd30      	pop	{r4, r5, pc}
  401dbe:	bf00      	nop

00401dc0 <__aeabi_ui2d>:
  401dc0:	f090 0f00 	teq	r0, #0
  401dc4:	bf04      	itt	eq
  401dc6:	2100      	moveq	r1, #0
  401dc8:	4770      	bxeq	lr
  401dca:	b530      	push	{r4, r5, lr}
  401dcc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401dd0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401dd4:	f04f 0500 	mov.w	r5, #0
  401dd8:	f04f 0100 	mov.w	r1, #0
  401ddc:	e750      	b.n	401c80 <__adddf3+0x138>
  401dde:	bf00      	nop

00401de0 <__aeabi_i2d>:
  401de0:	f090 0f00 	teq	r0, #0
  401de4:	bf04      	itt	eq
  401de6:	2100      	moveq	r1, #0
  401de8:	4770      	bxeq	lr
  401dea:	b530      	push	{r4, r5, lr}
  401dec:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401df0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401df4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401df8:	bf48      	it	mi
  401dfa:	4240      	negmi	r0, r0
  401dfc:	f04f 0100 	mov.w	r1, #0
  401e00:	e73e      	b.n	401c80 <__adddf3+0x138>
  401e02:	bf00      	nop

00401e04 <__aeabi_f2d>:
  401e04:	0042      	lsls	r2, r0, #1
  401e06:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401e0a:	ea4f 0131 	mov.w	r1, r1, rrx
  401e0e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401e12:	bf1f      	itttt	ne
  401e14:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401e18:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401e1c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401e20:	4770      	bxne	lr
  401e22:	f092 0f00 	teq	r2, #0
  401e26:	bf14      	ite	ne
  401e28:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401e2c:	4770      	bxeq	lr
  401e2e:	b530      	push	{r4, r5, lr}
  401e30:	f44f 7460 	mov.w	r4, #896	; 0x380
  401e34:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401e38:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401e3c:	e720      	b.n	401c80 <__adddf3+0x138>
  401e3e:	bf00      	nop

00401e40 <__aeabi_ul2d>:
  401e40:	ea50 0201 	orrs.w	r2, r0, r1
  401e44:	bf08      	it	eq
  401e46:	4770      	bxeq	lr
  401e48:	b530      	push	{r4, r5, lr}
  401e4a:	f04f 0500 	mov.w	r5, #0
  401e4e:	e00a      	b.n	401e66 <__aeabi_l2d+0x16>

00401e50 <__aeabi_l2d>:
  401e50:	ea50 0201 	orrs.w	r2, r0, r1
  401e54:	bf08      	it	eq
  401e56:	4770      	bxeq	lr
  401e58:	b530      	push	{r4, r5, lr}
  401e5a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401e5e:	d502      	bpl.n	401e66 <__aeabi_l2d+0x16>
  401e60:	4240      	negs	r0, r0
  401e62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401e66:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401e6a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401e6e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401e72:	f43f aedc 	beq.w	401c2e <__adddf3+0xe6>
  401e76:	f04f 0203 	mov.w	r2, #3
  401e7a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401e7e:	bf18      	it	ne
  401e80:	3203      	addne	r2, #3
  401e82:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401e86:	bf18      	it	ne
  401e88:	3203      	addne	r2, #3
  401e8a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401e8e:	f1c2 0320 	rsb	r3, r2, #32
  401e92:	fa00 fc03 	lsl.w	ip, r0, r3
  401e96:	fa20 f002 	lsr.w	r0, r0, r2
  401e9a:	fa01 fe03 	lsl.w	lr, r1, r3
  401e9e:	ea40 000e 	orr.w	r0, r0, lr
  401ea2:	fa21 f102 	lsr.w	r1, r1, r2
  401ea6:	4414      	add	r4, r2
  401ea8:	e6c1      	b.n	401c2e <__adddf3+0xe6>
  401eaa:	bf00      	nop

00401eac <__aeabi_dmul>:
  401eac:	b570      	push	{r4, r5, r6, lr}
  401eae:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401eb2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401eb6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401eba:	bf1d      	ittte	ne
  401ebc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401ec0:	ea94 0f0c 	teqne	r4, ip
  401ec4:	ea95 0f0c 	teqne	r5, ip
  401ec8:	f000 f8de 	bleq	402088 <__aeabi_dmul+0x1dc>
  401ecc:	442c      	add	r4, r5
  401ece:	ea81 0603 	eor.w	r6, r1, r3
  401ed2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401ed6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401eda:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401ede:	bf18      	it	ne
  401ee0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401ee4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401ee8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401eec:	d038      	beq.n	401f60 <__aeabi_dmul+0xb4>
  401eee:	fba0 ce02 	umull	ip, lr, r0, r2
  401ef2:	f04f 0500 	mov.w	r5, #0
  401ef6:	fbe1 e502 	umlal	lr, r5, r1, r2
  401efa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401efe:	fbe0 e503 	umlal	lr, r5, r0, r3
  401f02:	f04f 0600 	mov.w	r6, #0
  401f06:	fbe1 5603 	umlal	r5, r6, r1, r3
  401f0a:	f09c 0f00 	teq	ip, #0
  401f0e:	bf18      	it	ne
  401f10:	f04e 0e01 	orrne.w	lr, lr, #1
  401f14:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401f18:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401f1c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401f20:	d204      	bcs.n	401f2c <__aeabi_dmul+0x80>
  401f22:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401f26:	416d      	adcs	r5, r5
  401f28:	eb46 0606 	adc.w	r6, r6, r6
  401f2c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401f30:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401f34:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401f38:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401f3c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401f40:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401f44:	bf88      	it	hi
  401f46:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401f4a:	d81e      	bhi.n	401f8a <__aeabi_dmul+0xde>
  401f4c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401f50:	bf08      	it	eq
  401f52:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401f56:	f150 0000 	adcs.w	r0, r0, #0
  401f5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401f5e:	bd70      	pop	{r4, r5, r6, pc}
  401f60:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401f64:	ea46 0101 	orr.w	r1, r6, r1
  401f68:	ea40 0002 	orr.w	r0, r0, r2
  401f6c:	ea81 0103 	eor.w	r1, r1, r3
  401f70:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401f74:	bfc2      	ittt	gt
  401f76:	ebd4 050c 	rsbsgt	r5, r4, ip
  401f7a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401f7e:	bd70      	popgt	{r4, r5, r6, pc}
  401f80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401f84:	f04f 0e00 	mov.w	lr, #0
  401f88:	3c01      	subs	r4, #1
  401f8a:	f300 80ab 	bgt.w	4020e4 <__aeabi_dmul+0x238>
  401f8e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401f92:	bfde      	ittt	le
  401f94:	2000      	movle	r0, #0
  401f96:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401f9a:	bd70      	pople	{r4, r5, r6, pc}
  401f9c:	f1c4 0400 	rsb	r4, r4, #0
  401fa0:	3c20      	subs	r4, #32
  401fa2:	da35      	bge.n	402010 <__aeabi_dmul+0x164>
  401fa4:	340c      	adds	r4, #12
  401fa6:	dc1b      	bgt.n	401fe0 <__aeabi_dmul+0x134>
  401fa8:	f104 0414 	add.w	r4, r4, #20
  401fac:	f1c4 0520 	rsb	r5, r4, #32
  401fb0:	fa00 f305 	lsl.w	r3, r0, r5
  401fb4:	fa20 f004 	lsr.w	r0, r0, r4
  401fb8:	fa01 f205 	lsl.w	r2, r1, r5
  401fbc:	ea40 0002 	orr.w	r0, r0, r2
  401fc0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401fc4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401fc8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401fcc:	fa21 f604 	lsr.w	r6, r1, r4
  401fd0:	eb42 0106 	adc.w	r1, r2, r6
  401fd4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401fd8:	bf08      	it	eq
  401fda:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401fde:	bd70      	pop	{r4, r5, r6, pc}
  401fe0:	f1c4 040c 	rsb	r4, r4, #12
  401fe4:	f1c4 0520 	rsb	r5, r4, #32
  401fe8:	fa00 f304 	lsl.w	r3, r0, r4
  401fec:	fa20 f005 	lsr.w	r0, r0, r5
  401ff0:	fa01 f204 	lsl.w	r2, r1, r4
  401ff4:	ea40 0002 	orr.w	r0, r0, r2
  401ff8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401ffc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402000:	f141 0100 	adc.w	r1, r1, #0
  402004:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402008:	bf08      	it	eq
  40200a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40200e:	bd70      	pop	{r4, r5, r6, pc}
  402010:	f1c4 0520 	rsb	r5, r4, #32
  402014:	fa00 f205 	lsl.w	r2, r0, r5
  402018:	ea4e 0e02 	orr.w	lr, lr, r2
  40201c:	fa20 f304 	lsr.w	r3, r0, r4
  402020:	fa01 f205 	lsl.w	r2, r1, r5
  402024:	ea43 0302 	orr.w	r3, r3, r2
  402028:	fa21 f004 	lsr.w	r0, r1, r4
  40202c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402030:	fa21 f204 	lsr.w	r2, r1, r4
  402034:	ea20 0002 	bic.w	r0, r0, r2
  402038:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40203c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402040:	bf08      	it	eq
  402042:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402046:	bd70      	pop	{r4, r5, r6, pc}
  402048:	f094 0f00 	teq	r4, #0
  40204c:	d10f      	bne.n	40206e <__aeabi_dmul+0x1c2>
  40204e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402052:	0040      	lsls	r0, r0, #1
  402054:	eb41 0101 	adc.w	r1, r1, r1
  402058:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40205c:	bf08      	it	eq
  40205e:	3c01      	subeq	r4, #1
  402060:	d0f7      	beq.n	402052 <__aeabi_dmul+0x1a6>
  402062:	ea41 0106 	orr.w	r1, r1, r6
  402066:	f095 0f00 	teq	r5, #0
  40206a:	bf18      	it	ne
  40206c:	4770      	bxne	lr
  40206e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402072:	0052      	lsls	r2, r2, #1
  402074:	eb43 0303 	adc.w	r3, r3, r3
  402078:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40207c:	bf08      	it	eq
  40207e:	3d01      	subeq	r5, #1
  402080:	d0f7      	beq.n	402072 <__aeabi_dmul+0x1c6>
  402082:	ea43 0306 	orr.w	r3, r3, r6
  402086:	4770      	bx	lr
  402088:	ea94 0f0c 	teq	r4, ip
  40208c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402090:	bf18      	it	ne
  402092:	ea95 0f0c 	teqne	r5, ip
  402096:	d00c      	beq.n	4020b2 <__aeabi_dmul+0x206>
  402098:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40209c:	bf18      	it	ne
  40209e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4020a2:	d1d1      	bne.n	402048 <__aeabi_dmul+0x19c>
  4020a4:	ea81 0103 	eor.w	r1, r1, r3
  4020a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4020ac:	f04f 0000 	mov.w	r0, #0
  4020b0:	bd70      	pop	{r4, r5, r6, pc}
  4020b2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4020b6:	bf06      	itte	eq
  4020b8:	4610      	moveq	r0, r2
  4020ba:	4619      	moveq	r1, r3
  4020bc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4020c0:	d019      	beq.n	4020f6 <__aeabi_dmul+0x24a>
  4020c2:	ea94 0f0c 	teq	r4, ip
  4020c6:	d102      	bne.n	4020ce <__aeabi_dmul+0x222>
  4020c8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4020cc:	d113      	bne.n	4020f6 <__aeabi_dmul+0x24a>
  4020ce:	ea95 0f0c 	teq	r5, ip
  4020d2:	d105      	bne.n	4020e0 <__aeabi_dmul+0x234>
  4020d4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4020d8:	bf1c      	itt	ne
  4020da:	4610      	movne	r0, r2
  4020dc:	4619      	movne	r1, r3
  4020de:	d10a      	bne.n	4020f6 <__aeabi_dmul+0x24a>
  4020e0:	ea81 0103 	eor.w	r1, r1, r3
  4020e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4020e8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4020ec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4020f0:	f04f 0000 	mov.w	r0, #0
  4020f4:	bd70      	pop	{r4, r5, r6, pc}
  4020f6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4020fa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4020fe:	bd70      	pop	{r4, r5, r6, pc}

00402100 <__aeabi_ddiv>:
  402100:	b570      	push	{r4, r5, r6, lr}
  402102:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402106:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40210a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40210e:	bf1d      	ittte	ne
  402110:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402114:	ea94 0f0c 	teqne	r4, ip
  402118:	ea95 0f0c 	teqne	r5, ip
  40211c:	f000 f8a7 	bleq	40226e <__aeabi_ddiv+0x16e>
  402120:	eba4 0405 	sub.w	r4, r4, r5
  402124:	ea81 0e03 	eor.w	lr, r1, r3
  402128:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40212c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402130:	f000 8088 	beq.w	402244 <__aeabi_ddiv+0x144>
  402134:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402138:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40213c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402140:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402144:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402148:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40214c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402150:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402154:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402158:	429d      	cmp	r5, r3
  40215a:	bf08      	it	eq
  40215c:	4296      	cmpeq	r6, r2
  40215e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402162:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402166:	d202      	bcs.n	40216e <__aeabi_ddiv+0x6e>
  402168:	085b      	lsrs	r3, r3, #1
  40216a:	ea4f 0232 	mov.w	r2, r2, rrx
  40216e:	1ab6      	subs	r6, r6, r2
  402170:	eb65 0503 	sbc.w	r5, r5, r3
  402174:	085b      	lsrs	r3, r3, #1
  402176:	ea4f 0232 	mov.w	r2, r2, rrx
  40217a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40217e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402182:	ebb6 0e02 	subs.w	lr, r6, r2
  402186:	eb75 0e03 	sbcs.w	lr, r5, r3
  40218a:	bf22      	ittt	cs
  40218c:	1ab6      	subcs	r6, r6, r2
  40218e:	4675      	movcs	r5, lr
  402190:	ea40 000c 	orrcs.w	r0, r0, ip
  402194:	085b      	lsrs	r3, r3, #1
  402196:	ea4f 0232 	mov.w	r2, r2, rrx
  40219a:	ebb6 0e02 	subs.w	lr, r6, r2
  40219e:	eb75 0e03 	sbcs.w	lr, r5, r3
  4021a2:	bf22      	ittt	cs
  4021a4:	1ab6      	subcs	r6, r6, r2
  4021a6:	4675      	movcs	r5, lr
  4021a8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4021ac:	085b      	lsrs	r3, r3, #1
  4021ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4021b2:	ebb6 0e02 	subs.w	lr, r6, r2
  4021b6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4021ba:	bf22      	ittt	cs
  4021bc:	1ab6      	subcs	r6, r6, r2
  4021be:	4675      	movcs	r5, lr
  4021c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4021c4:	085b      	lsrs	r3, r3, #1
  4021c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4021ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4021ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4021d2:	bf22      	ittt	cs
  4021d4:	1ab6      	subcs	r6, r6, r2
  4021d6:	4675      	movcs	r5, lr
  4021d8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4021dc:	ea55 0e06 	orrs.w	lr, r5, r6
  4021e0:	d018      	beq.n	402214 <__aeabi_ddiv+0x114>
  4021e2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4021e6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4021ea:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4021ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4021f2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4021f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4021fa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4021fe:	d1c0      	bne.n	402182 <__aeabi_ddiv+0x82>
  402200:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402204:	d10b      	bne.n	40221e <__aeabi_ddiv+0x11e>
  402206:	ea41 0100 	orr.w	r1, r1, r0
  40220a:	f04f 0000 	mov.w	r0, #0
  40220e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402212:	e7b6      	b.n	402182 <__aeabi_ddiv+0x82>
  402214:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402218:	bf04      	itt	eq
  40221a:	4301      	orreq	r1, r0
  40221c:	2000      	moveq	r0, #0
  40221e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402222:	bf88      	it	hi
  402224:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402228:	f63f aeaf 	bhi.w	401f8a <__aeabi_dmul+0xde>
  40222c:	ebb5 0c03 	subs.w	ip, r5, r3
  402230:	bf04      	itt	eq
  402232:	ebb6 0c02 	subseq.w	ip, r6, r2
  402236:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40223a:	f150 0000 	adcs.w	r0, r0, #0
  40223e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402242:	bd70      	pop	{r4, r5, r6, pc}
  402244:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402248:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40224c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402250:	bfc2      	ittt	gt
  402252:	ebd4 050c 	rsbsgt	r5, r4, ip
  402256:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40225a:	bd70      	popgt	{r4, r5, r6, pc}
  40225c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402260:	f04f 0e00 	mov.w	lr, #0
  402264:	3c01      	subs	r4, #1
  402266:	e690      	b.n	401f8a <__aeabi_dmul+0xde>
  402268:	ea45 0e06 	orr.w	lr, r5, r6
  40226c:	e68d      	b.n	401f8a <__aeabi_dmul+0xde>
  40226e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402272:	ea94 0f0c 	teq	r4, ip
  402276:	bf08      	it	eq
  402278:	ea95 0f0c 	teqeq	r5, ip
  40227c:	f43f af3b 	beq.w	4020f6 <__aeabi_dmul+0x24a>
  402280:	ea94 0f0c 	teq	r4, ip
  402284:	d10a      	bne.n	40229c <__aeabi_ddiv+0x19c>
  402286:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40228a:	f47f af34 	bne.w	4020f6 <__aeabi_dmul+0x24a>
  40228e:	ea95 0f0c 	teq	r5, ip
  402292:	f47f af25 	bne.w	4020e0 <__aeabi_dmul+0x234>
  402296:	4610      	mov	r0, r2
  402298:	4619      	mov	r1, r3
  40229a:	e72c      	b.n	4020f6 <__aeabi_dmul+0x24a>
  40229c:	ea95 0f0c 	teq	r5, ip
  4022a0:	d106      	bne.n	4022b0 <__aeabi_ddiv+0x1b0>
  4022a2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4022a6:	f43f aefd 	beq.w	4020a4 <__aeabi_dmul+0x1f8>
  4022aa:	4610      	mov	r0, r2
  4022ac:	4619      	mov	r1, r3
  4022ae:	e722      	b.n	4020f6 <__aeabi_dmul+0x24a>
  4022b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4022b4:	bf18      	it	ne
  4022b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4022ba:	f47f aec5 	bne.w	402048 <__aeabi_dmul+0x19c>
  4022be:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4022c2:	f47f af0d 	bne.w	4020e0 <__aeabi_dmul+0x234>
  4022c6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4022ca:	f47f aeeb 	bne.w	4020a4 <__aeabi_dmul+0x1f8>
  4022ce:	e712      	b.n	4020f6 <__aeabi_dmul+0x24a>

004022d0 <__gedf2>:
  4022d0:	f04f 3cff 	mov.w	ip, #4294967295
  4022d4:	e006      	b.n	4022e4 <__cmpdf2+0x4>
  4022d6:	bf00      	nop

004022d8 <__ledf2>:
  4022d8:	f04f 0c01 	mov.w	ip, #1
  4022dc:	e002      	b.n	4022e4 <__cmpdf2+0x4>
  4022de:	bf00      	nop

004022e0 <__cmpdf2>:
  4022e0:	f04f 0c01 	mov.w	ip, #1
  4022e4:	f84d cd04 	str.w	ip, [sp, #-4]!
  4022e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4022ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4022f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4022f4:	bf18      	it	ne
  4022f6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4022fa:	d01b      	beq.n	402334 <__cmpdf2+0x54>
  4022fc:	b001      	add	sp, #4
  4022fe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402302:	bf0c      	ite	eq
  402304:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402308:	ea91 0f03 	teqne	r1, r3
  40230c:	bf02      	ittt	eq
  40230e:	ea90 0f02 	teqeq	r0, r2
  402312:	2000      	moveq	r0, #0
  402314:	4770      	bxeq	lr
  402316:	f110 0f00 	cmn.w	r0, #0
  40231a:	ea91 0f03 	teq	r1, r3
  40231e:	bf58      	it	pl
  402320:	4299      	cmppl	r1, r3
  402322:	bf08      	it	eq
  402324:	4290      	cmpeq	r0, r2
  402326:	bf2c      	ite	cs
  402328:	17d8      	asrcs	r0, r3, #31
  40232a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40232e:	f040 0001 	orr.w	r0, r0, #1
  402332:	4770      	bx	lr
  402334:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402338:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40233c:	d102      	bne.n	402344 <__cmpdf2+0x64>
  40233e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402342:	d107      	bne.n	402354 <__cmpdf2+0x74>
  402344:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402348:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40234c:	d1d6      	bne.n	4022fc <__cmpdf2+0x1c>
  40234e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402352:	d0d3      	beq.n	4022fc <__cmpdf2+0x1c>
  402354:	f85d 0b04 	ldr.w	r0, [sp], #4
  402358:	4770      	bx	lr
  40235a:	bf00      	nop

0040235c <__aeabi_cdrcmple>:
  40235c:	4684      	mov	ip, r0
  40235e:	4610      	mov	r0, r2
  402360:	4662      	mov	r2, ip
  402362:	468c      	mov	ip, r1
  402364:	4619      	mov	r1, r3
  402366:	4663      	mov	r3, ip
  402368:	e000      	b.n	40236c <__aeabi_cdcmpeq>
  40236a:	bf00      	nop

0040236c <__aeabi_cdcmpeq>:
  40236c:	b501      	push	{r0, lr}
  40236e:	f7ff ffb7 	bl	4022e0 <__cmpdf2>
  402372:	2800      	cmp	r0, #0
  402374:	bf48      	it	mi
  402376:	f110 0f00 	cmnmi.w	r0, #0
  40237a:	bd01      	pop	{r0, pc}

0040237c <__aeabi_dcmpeq>:
  40237c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402380:	f7ff fff4 	bl	40236c <__aeabi_cdcmpeq>
  402384:	bf0c      	ite	eq
  402386:	2001      	moveq	r0, #1
  402388:	2000      	movne	r0, #0
  40238a:	f85d fb08 	ldr.w	pc, [sp], #8
  40238e:	bf00      	nop

00402390 <__aeabi_dcmplt>:
  402390:	f84d ed08 	str.w	lr, [sp, #-8]!
  402394:	f7ff ffea 	bl	40236c <__aeabi_cdcmpeq>
  402398:	bf34      	ite	cc
  40239a:	2001      	movcc	r0, #1
  40239c:	2000      	movcs	r0, #0
  40239e:	f85d fb08 	ldr.w	pc, [sp], #8
  4023a2:	bf00      	nop

004023a4 <__aeabi_dcmple>:
  4023a4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4023a8:	f7ff ffe0 	bl	40236c <__aeabi_cdcmpeq>
  4023ac:	bf94      	ite	ls
  4023ae:	2001      	movls	r0, #1
  4023b0:	2000      	movhi	r0, #0
  4023b2:	f85d fb08 	ldr.w	pc, [sp], #8
  4023b6:	bf00      	nop

004023b8 <__aeabi_dcmpge>:
  4023b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4023bc:	f7ff ffce 	bl	40235c <__aeabi_cdrcmple>
  4023c0:	bf94      	ite	ls
  4023c2:	2001      	movls	r0, #1
  4023c4:	2000      	movhi	r0, #0
  4023c6:	f85d fb08 	ldr.w	pc, [sp], #8
  4023ca:	bf00      	nop

004023cc <__aeabi_dcmpgt>:
  4023cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4023d0:	f7ff ffc4 	bl	40235c <__aeabi_cdrcmple>
  4023d4:	bf34      	ite	cc
  4023d6:	2001      	movcc	r0, #1
  4023d8:	2000      	movcs	r0, #0
  4023da:	f85d fb08 	ldr.w	pc, [sp], #8
  4023de:	bf00      	nop

004023e0 <__aeabi_uldivmod>:
  4023e0:	b953      	cbnz	r3, 4023f8 <__aeabi_uldivmod+0x18>
  4023e2:	b94a      	cbnz	r2, 4023f8 <__aeabi_uldivmod+0x18>
  4023e4:	2900      	cmp	r1, #0
  4023e6:	bf08      	it	eq
  4023e8:	2800      	cmpeq	r0, #0
  4023ea:	bf1c      	itt	ne
  4023ec:	f04f 31ff 	movne.w	r1, #4294967295
  4023f0:	f04f 30ff 	movne.w	r0, #4294967295
  4023f4:	f000 b99e 	b.w	402734 <__aeabi_idiv0>
  4023f8:	f1ad 0c08 	sub.w	ip, sp, #8
  4023fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402400:	f000 f82a 	bl	402458 <__udivmoddi4>
  402404:	f8dd e004 	ldr.w	lr, [sp, #4]
  402408:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40240c:	b004      	add	sp, #16
  40240e:	4770      	bx	lr

00402410 <__aeabi_d2ulz>:
  402410:	b5d0      	push	{r4, r6, r7, lr}
  402412:	2200      	movs	r2, #0
  402414:	4b0e      	ldr	r3, [pc, #56]	; (402450 <__aeabi_d2ulz+0x40>)
  402416:	4606      	mov	r6, r0
  402418:	460f      	mov	r7, r1
  40241a:	f7ff fd47 	bl	401eac <__aeabi_dmul>
  40241e:	f000 f98b 	bl	402738 <__aeabi_d2uiz>
  402422:	4604      	mov	r4, r0
  402424:	f7ff fccc 	bl	401dc0 <__aeabi_ui2d>
  402428:	2200      	movs	r2, #0
  40242a:	4b0a      	ldr	r3, [pc, #40]	; (402454 <__aeabi_d2ulz+0x44>)
  40242c:	f7ff fd3e 	bl	401eac <__aeabi_dmul>
  402430:	4602      	mov	r2, r0
  402432:	460b      	mov	r3, r1
  402434:	4630      	mov	r0, r6
  402436:	4639      	mov	r1, r7
  402438:	f7ff fb84 	bl	401b44 <__aeabi_dsub>
  40243c:	f000 f97c 	bl	402738 <__aeabi_d2uiz>
  402440:	4623      	mov	r3, r4
  402442:	2200      	movs	r2, #0
  402444:	ea42 0200 	orr.w	r2, r2, r0
  402448:	4610      	mov	r0, r2
  40244a:	4619      	mov	r1, r3
  40244c:	bdd0      	pop	{r4, r6, r7, pc}
  40244e:	bf00      	nop
  402450:	3df00000 	.word	0x3df00000
  402454:	41f00000 	.word	0x41f00000

00402458 <__udivmoddi4>:
  402458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40245c:	468c      	mov	ip, r1
  40245e:	460d      	mov	r5, r1
  402460:	4604      	mov	r4, r0
  402462:	9e08      	ldr	r6, [sp, #32]
  402464:	2b00      	cmp	r3, #0
  402466:	d151      	bne.n	40250c <__udivmoddi4+0xb4>
  402468:	428a      	cmp	r2, r1
  40246a:	4617      	mov	r7, r2
  40246c:	d96d      	bls.n	40254a <__udivmoddi4+0xf2>
  40246e:	fab2 fe82 	clz	lr, r2
  402472:	f1be 0f00 	cmp.w	lr, #0
  402476:	d00b      	beq.n	402490 <__udivmoddi4+0x38>
  402478:	f1ce 0c20 	rsb	ip, lr, #32
  40247c:	fa01 f50e 	lsl.w	r5, r1, lr
  402480:	fa20 fc0c 	lsr.w	ip, r0, ip
  402484:	fa02 f70e 	lsl.w	r7, r2, lr
  402488:	ea4c 0c05 	orr.w	ip, ip, r5
  40248c:	fa00 f40e 	lsl.w	r4, r0, lr
  402490:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402494:	0c25      	lsrs	r5, r4, #16
  402496:	fbbc f8fa 	udiv	r8, ip, sl
  40249a:	fa1f f987 	uxth.w	r9, r7
  40249e:	fb0a cc18 	mls	ip, sl, r8, ip
  4024a2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4024a6:	fb08 f309 	mul.w	r3, r8, r9
  4024aa:	42ab      	cmp	r3, r5
  4024ac:	d90a      	bls.n	4024c4 <__udivmoddi4+0x6c>
  4024ae:	19ed      	adds	r5, r5, r7
  4024b0:	f108 32ff 	add.w	r2, r8, #4294967295
  4024b4:	f080 8123 	bcs.w	4026fe <__udivmoddi4+0x2a6>
  4024b8:	42ab      	cmp	r3, r5
  4024ba:	f240 8120 	bls.w	4026fe <__udivmoddi4+0x2a6>
  4024be:	f1a8 0802 	sub.w	r8, r8, #2
  4024c2:	443d      	add	r5, r7
  4024c4:	1aed      	subs	r5, r5, r3
  4024c6:	b2a4      	uxth	r4, r4
  4024c8:	fbb5 f0fa 	udiv	r0, r5, sl
  4024cc:	fb0a 5510 	mls	r5, sl, r0, r5
  4024d0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4024d4:	fb00 f909 	mul.w	r9, r0, r9
  4024d8:	45a1      	cmp	r9, r4
  4024da:	d909      	bls.n	4024f0 <__udivmoddi4+0x98>
  4024dc:	19e4      	adds	r4, r4, r7
  4024de:	f100 33ff 	add.w	r3, r0, #4294967295
  4024e2:	f080 810a 	bcs.w	4026fa <__udivmoddi4+0x2a2>
  4024e6:	45a1      	cmp	r9, r4
  4024e8:	f240 8107 	bls.w	4026fa <__udivmoddi4+0x2a2>
  4024ec:	3802      	subs	r0, #2
  4024ee:	443c      	add	r4, r7
  4024f0:	eba4 0409 	sub.w	r4, r4, r9
  4024f4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4024f8:	2100      	movs	r1, #0
  4024fa:	2e00      	cmp	r6, #0
  4024fc:	d061      	beq.n	4025c2 <__udivmoddi4+0x16a>
  4024fe:	fa24 f40e 	lsr.w	r4, r4, lr
  402502:	2300      	movs	r3, #0
  402504:	6034      	str	r4, [r6, #0]
  402506:	6073      	str	r3, [r6, #4]
  402508:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40250c:	428b      	cmp	r3, r1
  40250e:	d907      	bls.n	402520 <__udivmoddi4+0xc8>
  402510:	2e00      	cmp	r6, #0
  402512:	d054      	beq.n	4025be <__udivmoddi4+0x166>
  402514:	2100      	movs	r1, #0
  402516:	e886 0021 	stmia.w	r6, {r0, r5}
  40251a:	4608      	mov	r0, r1
  40251c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402520:	fab3 f183 	clz	r1, r3
  402524:	2900      	cmp	r1, #0
  402526:	f040 808e 	bne.w	402646 <__udivmoddi4+0x1ee>
  40252a:	42ab      	cmp	r3, r5
  40252c:	d302      	bcc.n	402534 <__udivmoddi4+0xdc>
  40252e:	4282      	cmp	r2, r0
  402530:	f200 80fa 	bhi.w	402728 <__udivmoddi4+0x2d0>
  402534:	1a84      	subs	r4, r0, r2
  402536:	eb65 0503 	sbc.w	r5, r5, r3
  40253a:	2001      	movs	r0, #1
  40253c:	46ac      	mov	ip, r5
  40253e:	2e00      	cmp	r6, #0
  402540:	d03f      	beq.n	4025c2 <__udivmoddi4+0x16a>
  402542:	e886 1010 	stmia.w	r6, {r4, ip}
  402546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40254a:	b912      	cbnz	r2, 402552 <__udivmoddi4+0xfa>
  40254c:	2701      	movs	r7, #1
  40254e:	fbb7 f7f2 	udiv	r7, r7, r2
  402552:	fab7 fe87 	clz	lr, r7
  402556:	f1be 0f00 	cmp.w	lr, #0
  40255a:	d134      	bne.n	4025c6 <__udivmoddi4+0x16e>
  40255c:	1beb      	subs	r3, r5, r7
  40255e:	0c3a      	lsrs	r2, r7, #16
  402560:	fa1f fc87 	uxth.w	ip, r7
  402564:	2101      	movs	r1, #1
  402566:	fbb3 f8f2 	udiv	r8, r3, r2
  40256a:	0c25      	lsrs	r5, r4, #16
  40256c:	fb02 3318 	mls	r3, r2, r8, r3
  402570:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402574:	fb0c f308 	mul.w	r3, ip, r8
  402578:	42ab      	cmp	r3, r5
  40257a:	d907      	bls.n	40258c <__udivmoddi4+0x134>
  40257c:	19ed      	adds	r5, r5, r7
  40257e:	f108 30ff 	add.w	r0, r8, #4294967295
  402582:	d202      	bcs.n	40258a <__udivmoddi4+0x132>
  402584:	42ab      	cmp	r3, r5
  402586:	f200 80d1 	bhi.w	40272c <__udivmoddi4+0x2d4>
  40258a:	4680      	mov	r8, r0
  40258c:	1aed      	subs	r5, r5, r3
  40258e:	b2a3      	uxth	r3, r4
  402590:	fbb5 f0f2 	udiv	r0, r5, r2
  402594:	fb02 5510 	mls	r5, r2, r0, r5
  402598:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40259c:	fb0c fc00 	mul.w	ip, ip, r0
  4025a0:	45a4      	cmp	ip, r4
  4025a2:	d907      	bls.n	4025b4 <__udivmoddi4+0x15c>
  4025a4:	19e4      	adds	r4, r4, r7
  4025a6:	f100 33ff 	add.w	r3, r0, #4294967295
  4025aa:	d202      	bcs.n	4025b2 <__udivmoddi4+0x15a>
  4025ac:	45a4      	cmp	ip, r4
  4025ae:	f200 80b8 	bhi.w	402722 <__udivmoddi4+0x2ca>
  4025b2:	4618      	mov	r0, r3
  4025b4:	eba4 040c 	sub.w	r4, r4, ip
  4025b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4025bc:	e79d      	b.n	4024fa <__udivmoddi4+0xa2>
  4025be:	4631      	mov	r1, r6
  4025c0:	4630      	mov	r0, r6
  4025c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4025c6:	f1ce 0420 	rsb	r4, lr, #32
  4025ca:	fa05 f30e 	lsl.w	r3, r5, lr
  4025ce:	fa07 f70e 	lsl.w	r7, r7, lr
  4025d2:	fa20 f804 	lsr.w	r8, r0, r4
  4025d6:	0c3a      	lsrs	r2, r7, #16
  4025d8:	fa25 f404 	lsr.w	r4, r5, r4
  4025dc:	ea48 0803 	orr.w	r8, r8, r3
  4025e0:	fbb4 f1f2 	udiv	r1, r4, r2
  4025e4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4025e8:	fb02 4411 	mls	r4, r2, r1, r4
  4025ec:	fa1f fc87 	uxth.w	ip, r7
  4025f0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4025f4:	fb01 f30c 	mul.w	r3, r1, ip
  4025f8:	42ab      	cmp	r3, r5
  4025fa:	fa00 f40e 	lsl.w	r4, r0, lr
  4025fe:	d909      	bls.n	402614 <__udivmoddi4+0x1bc>
  402600:	19ed      	adds	r5, r5, r7
  402602:	f101 30ff 	add.w	r0, r1, #4294967295
  402606:	f080 808a 	bcs.w	40271e <__udivmoddi4+0x2c6>
  40260a:	42ab      	cmp	r3, r5
  40260c:	f240 8087 	bls.w	40271e <__udivmoddi4+0x2c6>
  402610:	3902      	subs	r1, #2
  402612:	443d      	add	r5, r7
  402614:	1aeb      	subs	r3, r5, r3
  402616:	fa1f f588 	uxth.w	r5, r8
  40261a:	fbb3 f0f2 	udiv	r0, r3, r2
  40261e:	fb02 3310 	mls	r3, r2, r0, r3
  402622:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402626:	fb00 f30c 	mul.w	r3, r0, ip
  40262a:	42ab      	cmp	r3, r5
  40262c:	d907      	bls.n	40263e <__udivmoddi4+0x1e6>
  40262e:	19ed      	adds	r5, r5, r7
  402630:	f100 38ff 	add.w	r8, r0, #4294967295
  402634:	d26f      	bcs.n	402716 <__udivmoddi4+0x2be>
  402636:	42ab      	cmp	r3, r5
  402638:	d96d      	bls.n	402716 <__udivmoddi4+0x2be>
  40263a:	3802      	subs	r0, #2
  40263c:	443d      	add	r5, r7
  40263e:	1aeb      	subs	r3, r5, r3
  402640:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402644:	e78f      	b.n	402566 <__udivmoddi4+0x10e>
  402646:	f1c1 0720 	rsb	r7, r1, #32
  40264a:	fa22 f807 	lsr.w	r8, r2, r7
  40264e:	408b      	lsls	r3, r1
  402650:	fa05 f401 	lsl.w	r4, r5, r1
  402654:	ea48 0303 	orr.w	r3, r8, r3
  402658:	fa20 fe07 	lsr.w	lr, r0, r7
  40265c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402660:	40fd      	lsrs	r5, r7
  402662:	ea4e 0e04 	orr.w	lr, lr, r4
  402666:	fbb5 f9fc 	udiv	r9, r5, ip
  40266a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40266e:	fb0c 5519 	mls	r5, ip, r9, r5
  402672:	fa1f f883 	uxth.w	r8, r3
  402676:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40267a:	fb09 f408 	mul.w	r4, r9, r8
  40267e:	42ac      	cmp	r4, r5
  402680:	fa02 f201 	lsl.w	r2, r2, r1
  402684:	fa00 fa01 	lsl.w	sl, r0, r1
  402688:	d908      	bls.n	40269c <__udivmoddi4+0x244>
  40268a:	18ed      	adds	r5, r5, r3
  40268c:	f109 30ff 	add.w	r0, r9, #4294967295
  402690:	d243      	bcs.n	40271a <__udivmoddi4+0x2c2>
  402692:	42ac      	cmp	r4, r5
  402694:	d941      	bls.n	40271a <__udivmoddi4+0x2c2>
  402696:	f1a9 0902 	sub.w	r9, r9, #2
  40269a:	441d      	add	r5, r3
  40269c:	1b2d      	subs	r5, r5, r4
  40269e:	fa1f fe8e 	uxth.w	lr, lr
  4026a2:	fbb5 f0fc 	udiv	r0, r5, ip
  4026a6:	fb0c 5510 	mls	r5, ip, r0, r5
  4026aa:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4026ae:	fb00 f808 	mul.w	r8, r0, r8
  4026b2:	45a0      	cmp	r8, r4
  4026b4:	d907      	bls.n	4026c6 <__udivmoddi4+0x26e>
  4026b6:	18e4      	adds	r4, r4, r3
  4026b8:	f100 35ff 	add.w	r5, r0, #4294967295
  4026bc:	d229      	bcs.n	402712 <__udivmoddi4+0x2ba>
  4026be:	45a0      	cmp	r8, r4
  4026c0:	d927      	bls.n	402712 <__udivmoddi4+0x2ba>
  4026c2:	3802      	subs	r0, #2
  4026c4:	441c      	add	r4, r3
  4026c6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4026ca:	eba4 0408 	sub.w	r4, r4, r8
  4026ce:	fba0 8902 	umull	r8, r9, r0, r2
  4026d2:	454c      	cmp	r4, r9
  4026d4:	46c6      	mov	lr, r8
  4026d6:	464d      	mov	r5, r9
  4026d8:	d315      	bcc.n	402706 <__udivmoddi4+0x2ae>
  4026da:	d012      	beq.n	402702 <__udivmoddi4+0x2aa>
  4026dc:	b156      	cbz	r6, 4026f4 <__udivmoddi4+0x29c>
  4026de:	ebba 030e 	subs.w	r3, sl, lr
  4026e2:	eb64 0405 	sbc.w	r4, r4, r5
  4026e6:	fa04 f707 	lsl.w	r7, r4, r7
  4026ea:	40cb      	lsrs	r3, r1
  4026ec:	431f      	orrs	r7, r3
  4026ee:	40cc      	lsrs	r4, r1
  4026f0:	6037      	str	r7, [r6, #0]
  4026f2:	6074      	str	r4, [r6, #4]
  4026f4:	2100      	movs	r1, #0
  4026f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4026fa:	4618      	mov	r0, r3
  4026fc:	e6f8      	b.n	4024f0 <__udivmoddi4+0x98>
  4026fe:	4690      	mov	r8, r2
  402700:	e6e0      	b.n	4024c4 <__udivmoddi4+0x6c>
  402702:	45c2      	cmp	sl, r8
  402704:	d2ea      	bcs.n	4026dc <__udivmoddi4+0x284>
  402706:	ebb8 0e02 	subs.w	lr, r8, r2
  40270a:	eb69 0503 	sbc.w	r5, r9, r3
  40270e:	3801      	subs	r0, #1
  402710:	e7e4      	b.n	4026dc <__udivmoddi4+0x284>
  402712:	4628      	mov	r0, r5
  402714:	e7d7      	b.n	4026c6 <__udivmoddi4+0x26e>
  402716:	4640      	mov	r0, r8
  402718:	e791      	b.n	40263e <__udivmoddi4+0x1e6>
  40271a:	4681      	mov	r9, r0
  40271c:	e7be      	b.n	40269c <__udivmoddi4+0x244>
  40271e:	4601      	mov	r1, r0
  402720:	e778      	b.n	402614 <__udivmoddi4+0x1bc>
  402722:	3802      	subs	r0, #2
  402724:	443c      	add	r4, r7
  402726:	e745      	b.n	4025b4 <__udivmoddi4+0x15c>
  402728:	4608      	mov	r0, r1
  40272a:	e708      	b.n	40253e <__udivmoddi4+0xe6>
  40272c:	f1a8 0802 	sub.w	r8, r8, #2
  402730:	443d      	add	r5, r7
  402732:	e72b      	b.n	40258c <__udivmoddi4+0x134>

00402734 <__aeabi_idiv0>:
  402734:	4770      	bx	lr
  402736:	bf00      	nop

00402738 <__aeabi_d2uiz>:
  402738:	004a      	lsls	r2, r1, #1
  40273a:	d211      	bcs.n	402760 <__aeabi_d2uiz+0x28>
  40273c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402740:	d211      	bcs.n	402766 <__aeabi_d2uiz+0x2e>
  402742:	d50d      	bpl.n	402760 <__aeabi_d2uiz+0x28>
  402744:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402748:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40274c:	d40e      	bmi.n	40276c <__aeabi_d2uiz+0x34>
  40274e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402752:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402756:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40275a:	fa23 f002 	lsr.w	r0, r3, r2
  40275e:	4770      	bx	lr
  402760:	f04f 0000 	mov.w	r0, #0
  402764:	4770      	bx	lr
  402766:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40276a:	d102      	bne.n	402772 <__aeabi_d2uiz+0x3a>
  40276c:	f04f 30ff 	mov.w	r0, #4294967295
  402770:	4770      	bx	lr
  402772:	f04f 0000 	mov.w	r0, #0
  402776:	4770      	bx	lr

00402778 <__libc_init_array>:
  402778:	b570      	push	{r4, r5, r6, lr}
  40277a:	4e0f      	ldr	r6, [pc, #60]	; (4027b8 <__libc_init_array+0x40>)
  40277c:	4d0f      	ldr	r5, [pc, #60]	; (4027bc <__libc_init_array+0x44>)
  40277e:	1b76      	subs	r6, r6, r5
  402780:	10b6      	asrs	r6, r6, #2
  402782:	bf18      	it	ne
  402784:	2400      	movne	r4, #0
  402786:	d005      	beq.n	402794 <__libc_init_array+0x1c>
  402788:	3401      	adds	r4, #1
  40278a:	f855 3b04 	ldr.w	r3, [r5], #4
  40278e:	4798      	blx	r3
  402790:	42a6      	cmp	r6, r4
  402792:	d1f9      	bne.n	402788 <__libc_init_array+0x10>
  402794:	4e0a      	ldr	r6, [pc, #40]	; (4027c0 <__libc_init_array+0x48>)
  402796:	4d0b      	ldr	r5, [pc, #44]	; (4027c4 <__libc_init_array+0x4c>)
  402798:	1b76      	subs	r6, r6, r5
  40279a:	f000 f8a7 	bl	4028ec <_init>
  40279e:	10b6      	asrs	r6, r6, #2
  4027a0:	bf18      	it	ne
  4027a2:	2400      	movne	r4, #0
  4027a4:	d006      	beq.n	4027b4 <__libc_init_array+0x3c>
  4027a6:	3401      	adds	r4, #1
  4027a8:	f855 3b04 	ldr.w	r3, [r5], #4
  4027ac:	4798      	blx	r3
  4027ae:	42a6      	cmp	r6, r4
  4027b0:	d1f9      	bne.n	4027a6 <__libc_init_array+0x2e>
  4027b2:	bd70      	pop	{r4, r5, r6, pc}
  4027b4:	bd70      	pop	{r4, r5, r6, pc}
  4027b6:	bf00      	nop
  4027b8:	004028f8 	.word	0x004028f8
  4027bc:	004028f8 	.word	0x004028f8
  4027c0:	00402900 	.word	0x00402900
  4027c4:	004028f8 	.word	0x004028f8

004027c8 <register_fini>:
  4027c8:	4b02      	ldr	r3, [pc, #8]	; (4027d4 <register_fini+0xc>)
  4027ca:	b113      	cbz	r3, 4027d2 <register_fini+0xa>
  4027cc:	4802      	ldr	r0, [pc, #8]	; (4027d8 <register_fini+0x10>)
  4027ce:	f000 b805 	b.w	4027dc <atexit>
  4027d2:	4770      	bx	lr
  4027d4:	00000000 	.word	0x00000000
  4027d8:	004027e9 	.word	0x004027e9

004027dc <atexit>:
  4027dc:	2300      	movs	r3, #0
  4027de:	4601      	mov	r1, r0
  4027e0:	461a      	mov	r2, r3
  4027e2:	4618      	mov	r0, r3
  4027e4:	f000 b81e 	b.w	402824 <__register_exitproc>

004027e8 <__libc_fini_array>:
  4027e8:	b538      	push	{r3, r4, r5, lr}
  4027ea:	4c0a      	ldr	r4, [pc, #40]	; (402814 <__libc_fini_array+0x2c>)
  4027ec:	4d0a      	ldr	r5, [pc, #40]	; (402818 <__libc_fini_array+0x30>)
  4027ee:	1b64      	subs	r4, r4, r5
  4027f0:	10a4      	asrs	r4, r4, #2
  4027f2:	d00a      	beq.n	40280a <__libc_fini_array+0x22>
  4027f4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4027f8:	3b01      	subs	r3, #1
  4027fa:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4027fe:	3c01      	subs	r4, #1
  402800:	f855 3904 	ldr.w	r3, [r5], #-4
  402804:	4798      	blx	r3
  402806:	2c00      	cmp	r4, #0
  402808:	d1f9      	bne.n	4027fe <__libc_fini_array+0x16>
  40280a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40280e:	f000 b877 	b.w	402900 <_fini>
  402812:	bf00      	nop
  402814:	00402910 	.word	0x00402910
  402818:	0040290c 	.word	0x0040290c

0040281c <__retarget_lock_acquire_recursive>:
  40281c:	4770      	bx	lr
  40281e:	bf00      	nop

00402820 <__retarget_lock_release_recursive>:
  402820:	4770      	bx	lr
  402822:	bf00      	nop

00402824 <__register_exitproc>:
  402824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402828:	4d2c      	ldr	r5, [pc, #176]	; (4028dc <__register_exitproc+0xb8>)
  40282a:	4606      	mov	r6, r0
  40282c:	6828      	ldr	r0, [r5, #0]
  40282e:	4698      	mov	r8, r3
  402830:	460f      	mov	r7, r1
  402832:	4691      	mov	r9, r2
  402834:	f7ff fff2 	bl	40281c <__retarget_lock_acquire_recursive>
  402838:	4b29      	ldr	r3, [pc, #164]	; (4028e0 <__register_exitproc+0xbc>)
  40283a:	681c      	ldr	r4, [r3, #0]
  40283c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  402840:	2b00      	cmp	r3, #0
  402842:	d03e      	beq.n	4028c2 <__register_exitproc+0x9e>
  402844:	685a      	ldr	r2, [r3, #4]
  402846:	2a1f      	cmp	r2, #31
  402848:	dc1c      	bgt.n	402884 <__register_exitproc+0x60>
  40284a:	f102 0e01 	add.w	lr, r2, #1
  40284e:	b176      	cbz	r6, 40286e <__register_exitproc+0x4a>
  402850:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  402854:	2401      	movs	r4, #1
  402856:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40285a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40285e:	4094      	lsls	r4, r2
  402860:	4320      	orrs	r0, r4
  402862:	2e02      	cmp	r6, #2
  402864:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402868:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40286c:	d023      	beq.n	4028b6 <__register_exitproc+0x92>
  40286e:	3202      	adds	r2, #2
  402870:	f8c3 e004 	str.w	lr, [r3, #4]
  402874:	6828      	ldr	r0, [r5, #0]
  402876:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40287a:	f7ff ffd1 	bl	402820 <__retarget_lock_release_recursive>
  40287e:	2000      	movs	r0, #0
  402880:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402884:	4b17      	ldr	r3, [pc, #92]	; (4028e4 <__register_exitproc+0xc0>)
  402886:	b30b      	cbz	r3, 4028cc <__register_exitproc+0xa8>
  402888:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40288c:	f3af 8000 	nop.w
  402890:	4603      	mov	r3, r0
  402892:	b1d8      	cbz	r0, 4028cc <__register_exitproc+0xa8>
  402894:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402898:	6002      	str	r2, [r0, #0]
  40289a:	2100      	movs	r1, #0
  40289c:	6041      	str	r1, [r0, #4]
  40289e:	460a      	mov	r2, r1
  4028a0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4028a4:	f04f 0e01 	mov.w	lr, #1
  4028a8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4028ac:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4028b0:	2e00      	cmp	r6, #0
  4028b2:	d0dc      	beq.n	40286e <__register_exitproc+0x4a>
  4028b4:	e7cc      	b.n	402850 <__register_exitproc+0x2c>
  4028b6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4028ba:	430c      	orrs	r4, r1
  4028bc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4028c0:	e7d5      	b.n	40286e <__register_exitproc+0x4a>
  4028c2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4028c6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4028ca:	e7bb      	b.n	402844 <__register_exitproc+0x20>
  4028cc:	6828      	ldr	r0, [r5, #0]
  4028ce:	f7ff ffa7 	bl	402820 <__retarget_lock_release_recursive>
  4028d2:	f04f 30ff 	mov.w	r0, #4294967295
  4028d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4028da:	bf00      	nop
  4028dc:	20400bb0 	.word	0x20400bb0
  4028e0:	004028e8 	.word	0x004028e8
  4028e4:	00000000 	.word	0x00000000

004028e8 <_global_impure_ptr>:
  4028e8:	20400788                                ..@ 

004028ec <_init>:
  4028ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4028ee:	bf00      	nop
  4028f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4028f2:	bc08      	pop	{r3}
  4028f4:	469e      	mov	lr, r3
  4028f6:	4770      	bx	lr

004028f8 <__init_array_start>:
  4028f8:	004027c9 	.word	0x004027c9

004028fc <__frame_dummy_init_array_entry>:
  4028fc:	00400165                                e.@.

00402900 <_fini>:
  402900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402902:	bf00      	nop
  402904:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402906:	bc08      	pop	{r3}
  402908:	469e      	mov	lr, r3
  40290a:	4770      	bx	lr

0040290c <__fini_array_start>:
  40290c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <notesI>:
20400010:	0023 0000 014a 0000 015d 0000 0188 0000     #...J...].......
20400020:	020b 0000 0126 0000 014a 0000 015d 0000     ....&...J...]...
20400030:	0188 0000 01b8 0000 01ee 0000 02ba 0000     ................
20400040:	01b8 0000 01ee 0000 020b 0000 024b 0000     ............K...
20400050:	0293 0000 014a 0000 015d 0000 0188 0000     ....J...].......
20400060:	020b 0000 024b 0000 0293 0000 02ba 0000     ....K...........
20400070:	0188 0000 0000 0000 0188 0000 0293 0000     ................
20400080:	024b 0000 0188 0000 0293 0000 024b 0000     K...........K...
20400090:	0188 0000 0293 0000 024b 0000               ........K...

2040009c <durationI>:
2040009c:	0023 0000 000c 0000 0004 0000 0008 0000     #...............
204000ac:	0028 0000 000c 0000 0004 0000 0030 0000     (...........0...
204000bc:	000c 0000 0004 0000 0008 0000 0028 0000     ............(...
204000cc:	000c 0000 0004 0000 0010 0000 0010 0000     ................
204000dc:	0010 0000 000c 0000 0004 0000 0008 0000     ................
204000ec:	0028 0000 000c 0000 0004 0000 0030 0000     (...........0...
204000fc:	000c 0000 0001 0000 0004 0000 0010 0000     ................
2040010c:	000c 0000 0004 0000 0010 0000 000c 0000     ................
2040011c:	0004 0000 0010 0000 0020 0000               ........ ...

20400128 <notesD>:
20400128:	00cb 0000 014a 0000 0188 0000 01b8 0000     ....J...........
20400138:	01b8 0000 0000 0000 01b8 0000 01ee 0000     ................
20400148:	020b 0000 020b 0000 0000 0000 020b 0000     ................
20400158:	024b 0000 01ee 0000 01ee 0000 0000 0000     K...............
20400168:	01b8 0000 0188 0000 01b8 0000 0000 0000     ................
20400178:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
20400188:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
20400198:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
204001a8:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
204001b8:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
204001c8:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
204001d8:	01b8 0000 020b 0000 024b 0000 024b 0000     ........K...K...
204001e8:	0000 0000 024b 0000 0293 0000 02ba 0000     ....K...........
204001f8:	02ba 0000 0000 0000 0293 0000 024b 0000     ............K...
20400208:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
20400218:	01ee 0000 020b 0000 020b 0000 0000 0000     ................
20400228:	024b 0000 0293 0000 01b8 0000 0000 0000     K...............
20400238:	01b8 0000 020b 0000 01ee 0000 01ee 0000     ................
20400248:	0000 0000 020b 0000 01b8 0000 01ee 0000     ................
20400258:	0000 0000 01b8 0000 01b8 0000 01b8 0000     ................
20400268:	01ee 0000 020b 0000 020b 0000 0000 0000     ................
20400278:	020b 0000 024b 0000 01ee 0000 01ee 0000     ....K...........
20400288:	0000 0000 01b8 0000 0188 0000 01b8 0000     ................
20400298:	0000 0000 014a 0000 0188 0000 01b8 0000     ....J...........
204002a8:	01b8 0000 0000 0000 01b8 0000 01ee 0000     ................
204002b8:	020b 0000 020b 0000 0000 0000 020b 0000     ................
204002c8:	024b 0000 01ee 0000 01ee 0000 0000 0000     K...............
204002d8:	01b8 0000 0188 0000 01b8 0000 0000 0000     ................
204002e8:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
204002f8:	0000 0000 01b8 0000 020b 0000 024b 0000     ............K...
20400308:	024b 0000 0000 0000 024b 0000 0293 0000     K.......K.......
20400318:	02ba 0000 02ba 0000 0000 0000 0293 0000     ................
20400328:	024b 0000 0293 0000 01b8 0000 0000 0000     K...............
20400338:	01b8 0000 01ee 0000 020b 0000 020b 0000     ................
20400348:	0000 0000 024b 0000 0293 0000 01b8 0000     ....K...........
20400358:	0000 0000 01b8 0000 020b 0000 01ee 0000     ................
20400368:	01ee 0000 0000 0000 020b 0000 01b8 0000     ................
20400378:	01ee 0000 0000 0000 0293 0000 0000 0000     ................
20400388:	0000 0000 02ba 0000 0000 0000 0000 0000     ................
20400398:	0293 0000 0293 0000 0000 0000 0310 0000     ................
204003a8:	0000 0000 0293 0000 024b 0000 0000 0000     ........K.......
204003b8:	0000 0000 024b 0000 0000 0000 0000 0000     ....K...........
204003c8:	020b 0000 0000 0000 0000 0000 01ee 0000     ................
204003d8:	020b 0000 0000 0000 01ee 0000 0000 0000     ................
204003e8:	01b8 0000 0293 0000 0000 0000 0000 0000     ................
204003f8:	02ba 0000 0000 0000 0000 0000 0293 0000     ................
20400408:	0293 0000 0000 0000 0310 0000 0000 0000     ................
20400418:	0293 0000 024b 0000 0000 0000 0000 0000     ....K...........
20400428:	024b 0000 0000 0000 0000 0000 020b 0000     K...............
	...
20400440:	01ee 0000 020b 0000 0000 0000 01ee 0000     ................
20400450:	0000 0000 01b8 0000                         ........

20400458 <durationD>:
20400458:	00cb 0000 007d 0000 007d 0000 00fa 0000     ....}...}.......
20400468:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400478:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
20400488:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400498:	007d 0000 007d 0000 0177 0000 007d 0000     }...}...w...}...
204004a8:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204004b8:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204004c8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204004d8:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204004e8:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
204004f8:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400508:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400518:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
20400528:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400538:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400548:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400558:	00fa 0000 007d 0000 00fa 0000 007d 0000     ....}.......}...
20400568:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400578:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
20400588:	0177 0000 00fa 0000 007d 0000 007d 0000     w.......}...}...
20400598:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204005a8:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204005b8:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
204005c8:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204005d8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204005e8:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204005f8:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400608:	007d 0000 007d 0000 0177 0000 007d 0000     }...}...w...}...
20400618:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400628:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
20400638:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400648:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
20400658:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400668:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400678:	007d 0000 00fa 0000 007d 0000 00fa 0000     }.......}.......
20400688:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
20400698:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204006a8:	0177 0000 0177 0000 00fa 0000 007d 0000     w...w.......}...
204006b8:	0177 0000 00fa 0000 007d 0000 0177 0000     w.......}...w...
204006c8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204006d8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204006e8:	0177 0000 00fa 0000 007d 0000 0177 0000     w.......}...w...
204006f8:	00fa 0000 007d 0000 0177 0000 007d 0000     ....}...w...}...
20400708:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400718:	01f4 0000 00fa 0000 007d 0000 0177 0000     ........}...w...
20400728:	00fa 0000 007d 0000 0177 0000 007d 0000     ....}...w...}...
20400738:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400748:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
20400758:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
20400768:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
20400778:	007d 0000 007d 0000 007d 0000 01f4 0000     }...}...}.......

20400788 <impure_data>:
20400788:	0000 0000 0a74 2040 0adc 2040 0b44 2040     ....t.@ ..@ D.@ 
	...
20400830:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400840:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400bb0 <__atexit_recursive_mutex>:
20400bb0:	0c40 2040                                   @.@ 
