<html><body><samp><pre>
<!@TC:1771451009>
# Wed Feb 18 15:43:22 2026


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028002
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport27></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1771451009> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1771451009> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1771451009> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1771451009> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1771451009> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1771451009> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1771451009> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[0] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[1] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[2] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[3] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[4] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[5] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[6] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[7] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[8] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[9] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[10] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[11] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[12] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[13] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[14] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[15] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[16] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[17] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[18] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[19] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[20] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[21] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[22] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[23] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[24] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[25] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[26] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[27] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[28] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[29] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[30] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771451009> | Removing sequential instance input_fifo.dout[31] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:1771451009> | RAM input_fifo.fifo_buf[31:0] (in view: work.cordic_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 120MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 125MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 125MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 125MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 125MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 124MB peak: 125MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 123MB peak: 125MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 124MB peak: 125MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 124MB peak: 125MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 124MB peak: 125MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 141MB peak: 147MB)

@N:<a href="@N:FA100:@XP_HELP">FA100</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv:92:12:92:25:@N:FA100:@XP_MSG">cordic.sv(92)</a><!@TM:1771451009> | Instance "cordic_inst.z_mid_011lto31" with "31" loads has been replicated "1" time(s) due to hard fanout limit of "30" 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 143MB peak: 147MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 144MB peak: 147MB)



@S |Clock Optimization Summary


<a name=clockReport28></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 596 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
<a href="@|S:clock_in@|E:cordic_inst.valid_pipe\[0\]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock_in            cycloneive_io_ibuf     596        cordic_inst.valid_pipe\[0\]
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 129MB peak: 147MB)

Writing Analyst data base /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synwork/cordic_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 141MB peak: 147MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 143MB peak: 147MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1771451009> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1771451009> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/cordic_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 141MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 141MB peak: 147MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1771451009> | Found inferred clock cordic_top|clock with period 3.91ns. Please declare a user-defined clock on port clock.</font> 
@N:<a href="@N:MT535:@XP_HELP">MT535</a> : <!@TM:1771451009> | Writing timing correlation to file /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/cordic_ctd.txt  


<a name=timingReport29></a>##### START OF TIMING REPORT #####[</a>
<a name=30></a># Timing Report written on Wed Feb 18 15:43:29 2026</a>
#


Top view:               cordic_top
Requested Frequency:    255.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1771451009> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1771451009> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary31></a>Performance Summary</a>
*******************


Worst slack in design: -0.690

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
cordic_top|clock     255.9 MHz     217.5 MHz     3.908         4.597         -0.690     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





<a name=clockRelationships32></a>Clock Relationships</a>
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
cordic_top|clock  cordic_top|clock  |  3.908       -0.690  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo33></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport34></a>Detailed Report for Clock: cordic_top|clock</a>
====================================



<a name=startingSlack35></a>Starting Points with Worst Slack</a>
********************************

                                Starting                                                    Arrival           
Instance                        Reference            Type       Pin     Net                 Time        Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[0\][15]     cordic_top|clock     dffeas     q       z_pipe\[0\][15]     0.845       -0.690
cordic_inst.z_pipe\[0\][21]     cordic_top|clock     dffeas     q       z_pipe\[0\][21]     0.845       -0.689
cordic_inst.z_pipe\[0\][14]     cordic_top|clock     dffeas     q       z_pipe\[0\][14]     0.845       -0.684
cordic_inst.z_pipe\[0\][17]     cordic_top|clock     dffeas     q       z_pipe\[0\][17]     0.845       -0.683
cordic_inst.z_pipe\[0\][20]     cordic_top|clock     dffeas     q       z_pipe\[0\][20]     0.845       -0.683
cordic_inst.z_pipe\[0\][16]     cordic_top|clock     dffeas     q       z_pipe\[0\][16]     0.845       -0.677
cordic_inst.z_pipe\[0\][12]     cordic_top|clock     dffeas     q       z_pipe\[0\][12]     0.845       -0.676
cordic_inst.z_pipe\[0\][22]     cordic_top|clock     dffeas     q       z_pipe\[0\][22]     0.845       -0.675
cordic_inst.z_pipe\[0\][18]     cordic_top|clock     dffeas     q       z_pipe\[0\][18]     0.845       -0.669
cordic_inst.z_pipe\[0\][5]      cordic_top|clock     dffeas     q       z_pipe\[0\][5]      0.845       -0.607
==============================================================================================================


<a name=endingSlack36></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                                              Required           
Instance                        Reference            Type       Pin        Net                        Time         Slack 
                                Clock                                                                                    
-------------------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[1\][1]      cordic_top|clock     dffeas     asdata     z_pipe\[1\]_0_0_1__g2      3.830        -0.690
cordic_inst.z_pipe\[1\][2]      cordic_top|clock     dffeas     asdata     z_pipe\[1\]_0_0_2__g2      3.830        -0.690
cordic_inst.z_pipe\[1\][3]      cordic_top|clock     dffeas     asdata     z_pipe\[1\]_0_0_3__g2      3.830        -0.690
cordic_inst.z_pipe\[1\][4]      cordic_top|clock     dffeas     asdata     z_pipe\[1\]_0_0_4__g2      3.830        -0.690
cordic_inst.z_pipe\[1\][5]      cordic_top|clock     dffeas     asdata     z_pipe\[1\]_0_0_5__g2      3.830        -0.690
cordic_inst.z_pipe\[1\][6]      cordic_top|clock     dffeas     asdata     z_pipe\[1\]_0_0_6__g2      3.830        -0.690
cordic_inst.z_pipe\[1\][7]      cordic_top|clock     dffeas     asdata     z_pipe\[1\]_0_0_7__g2      3.830        -0.690
cordic_inst.z_pipe\[1\][8]      cordic_top|clock     dffeas     asdata     z_pipe\[1\]_0_0_8__g2      3.830        -0.690
cordic_inst.z_pipe\[1\][9]      cordic_top|clock     dffeas     asdata     z_pipe\[1\]_0_0_9__g2      3.830        -0.690
cordic_inst.z_pipe\[1\][10]     cordic_top|clock     dffeas     asdata     z_pipe\[1\]_0_0_10__g2     3.830        -0.690
=========================================================================================================================



<a name=worstPaths37></a>Worst Path Information</a>
<a href="/home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synlog/cordic_fpga_mapper.srr:srsf/home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/cordic.srs:fp:21617:23327:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.908
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.830

    - Propagation time:                      3.907
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.690

    Number of logic level(s):                4
    Starting point:                          cordic_inst.z_pipe\[0\][15] / q
    Ending point:                            cordic_inst.z_pipe\[1\][1] / asdata
    The start point is clocked by            cordic_top|clock [rising] on pin clk
    The end   point is clocked by            cordic_top|clock [rising] on pin clk

Instance / Net                                               Pin         Pin               Arrival     No. of    
Name                               Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[0\][15]        dffeas                    q           Out     0.232     0.845       -         
z_pipe\[0\][15]                    Net                       -           -       0.400     -           8         
cordic_inst.z_mid_011lto15_c       cycloneive_lcell_comb     datab       In      -         1.245       -         
cordic_inst.z_mid_011lto15_c       cycloneive_lcell_comb     combout     Out     0.443     1.688       -         
z_mid_011lto15_c                   Net                       -           -       0.333     -           2         
cordic_inst.z_mid_011lto15_1_0     cycloneive_lcell_comb     datac       In      -         2.021       -         
cordic_inst.z_mid_011lto15_1_0     cycloneive_lcell_comb     combout     Out     0.429     2.450       -         
z_mid_011lto15_1_0                 Net                       -           -       0.333     -           2         
cordic_inst.z_mid_011lto31         cycloneive_lcell_comb     datac       In      -         2.783       -         
cordic_inst.z_mid_011lto31         cycloneive_lcell_comb     combout     Out     0.429     3.212       -         
z_mid_011lto31                     Net                       -           -       0.554     -           16        
cordic_inst.z_pipe\[1\]_RNO[1]     cycloneive_lcell_comb     datac       In      -         3.765       -         
cordic_inst.z_pipe\[1\]_RNO[1]     cycloneive_lcell_comb     combout     Out     0.429     4.194       -         
z_pipe\[1\]_0_0_1__g2              Net                       -           -       0.326     -           1         
cordic_inst.z_pipe\[1\][1]         dffeas                    asdata      In      -         4.520       -         
=================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.597 is 2.652(57.7%) logic and 1.945(42.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      3.908
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.830

    - Propagation time:                      3.907
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.690

    Number of logic level(s):                4
    Starting point:                          cordic_inst.z_pipe\[0\][15] / q
    Ending point:                            cordic_inst.z_pipe\[1\][2] / asdata
    The start point is clocked by            cordic_top|clock [rising] on pin clk
    The end   point is clocked by            cordic_top|clock [rising] on pin clk

Instance / Net                                               Pin         Pin               Arrival     No. of    
Name                               Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[0\][15]        dffeas                    q           Out     0.232     0.845       -         
z_pipe\[0\][15]                    Net                       -           -       0.400     -           8         
cordic_inst.z_mid_011lto15_c       cycloneive_lcell_comb     datab       In      -         1.245       -         
cordic_inst.z_mid_011lto15_c       cycloneive_lcell_comb     combout     Out     0.443     1.688       -         
z_mid_011lto15_c                   Net                       -           -       0.333     -           2         
cordic_inst.z_mid_011lto15_1_0     cycloneive_lcell_comb     datac       In      -         2.021       -         
cordic_inst.z_mid_011lto15_1_0     cycloneive_lcell_comb     combout     Out     0.429     2.450       -         
z_mid_011lto15_1_0                 Net                       -           -       0.333     -           2         
cordic_inst.z_mid_011lto31         cycloneive_lcell_comb     datac       In      -         2.783       -         
cordic_inst.z_mid_011lto31         cycloneive_lcell_comb     combout     Out     0.429     3.212       -         
z_mid_011lto31                     Net                       -           -       0.554     -           16        
cordic_inst.z_pipe\[1\]_RNO[2]     cycloneive_lcell_comb     datac       In      -         3.765       -         
cordic_inst.z_pipe\[1\]_RNO[2]     cycloneive_lcell_comb     combout     Out     0.429     4.194       -         
z_pipe\[1\]_0_0_2__g2              Net                       -           -       0.326     -           1         
cordic_inst.z_pipe\[1\][2]         dffeas                    asdata      In      -         4.520       -         
=================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.597 is 2.652(57.7%) logic and 1.945(42.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      3.908
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.830

    - Propagation time:                      3.907
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.690

    Number of logic level(s):                4
    Starting point:                          cordic_inst.z_pipe\[0\][15] / q
    Ending point:                            cordic_inst.z_pipe\[1\][3] / asdata
    The start point is clocked by            cordic_top|clock [rising] on pin clk
    The end   point is clocked by            cordic_top|clock [rising] on pin clk

Instance / Net                                               Pin         Pin               Arrival     No. of    
Name                               Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[0\][15]        dffeas                    q           Out     0.232     0.845       -         
z_pipe\[0\][15]                    Net                       -           -       0.400     -           8         
cordic_inst.z_mid_011lto15_c       cycloneive_lcell_comb     datab       In      -         1.245       -         
cordic_inst.z_mid_011lto15_c       cycloneive_lcell_comb     combout     Out     0.443     1.688       -         
z_mid_011lto15_c                   Net                       -           -       0.333     -           2         
cordic_inst.z_mid_011lto15_1_0     cycloneive_lcell_comb     datac       In      -         2.021       -         
cordic_inst.z_mid_011lto15_1_0     cycloneive_lcell_comb     combout     Out     0.429     2.450       -         
z_mid_011lto15_1_0                 Net                       -           -       0.333     -           2         
cordic_inst.z_mid_011lto31         cycloneive_lcell_comb     datac       In      -         2.783       -         
cordic_inst.z_mid_011lto31         cycloneive_lcell_comb     combout     Out     0.429     3.212       -         
z_mid_011lto31                     Net                       -           -       0.554     -           16        
cordic_inst.z_pipe\[1\]_RNO[3]     cycloneive_lcell_comb     datac       In      -         3.765       -         
cordic_inst.z_pipe\[1\]_RNO[3]     cycloneive_lcell_comb     combout     Out     0.429     4.194       -         
z_pipe\[1\]_0_0_3__g2              Net                       -           -       0.326     -           1         
cordic_inst.z_pipe\[1\][3]         dffeas                    asdata      In      -         4.520       -         
=================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.597 is 2.652(57.7%) logic and 1.945(42.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      3.908
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.830

    - Propagation time:                      3.907
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.690

    Number of logic level(s):                4
    Starting point:                          cordic_inst.z_pipe\[0\][15] / q
    Ending point:                            cordic_inst.z_pipe\[1\][4] / asdata
    The start point is clocked by            cordic_top|clock [rising] on pin clk
    The end   point is clocked by            cordic_top|clock [rising] on pin clk

Instance / Net                                               Pin         Pin               Arrival     No. of    
Name                               Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[0\][15]        dffeas                    q           Out     0.232     0.845       -         
z_pipe\[0\][15]                    Net                       -           -       0.400     -           8         
cordic_inst.z_mid_011lto15_c       cycloneive_lcell_comb     datab       In      -         1.245       -         
cordic_inst.z_mid_011lto15_c       cycloneive_lcell_comb     combout     Out     0.443     1.688       -         
z_mid_011lto15_c                   Net                       -           -       0.333     -           2         
cordic_inst.z_mid_011lto15_1_0     cycloneive_lcell_comb     datac       In      -         2.021       -         
cordic_inst.z_mid_011lto15_1_0     cycloneive_lcell_comb     combout     Out     0.429     2.450       -         
z_mid_011lto15_1_0                 Net                       -           -       0.333     -           2         
cordic_inst.z_mid_011lto31         cycloneive_lcell_comb     datac       In      -         2.783       -         
cordic_inst.z_mid_011lto31         cycloneive_lcell_comb     combout     Out     0.429     3.212       -         
z_mid_011lto31                     Net                       -           -       0.554     -           16        
cordic_inst.z_pipe\[1\]_RNO[4]     cycloneive_lcell_comb     datac       In      -         3.765       -         
cordic_inst.z_pipe\[1\]_RNO[4]     cycloneive_lcell_comb     combout     Out     0.429     4.194       -         
z_pipe\[1\]_0_0_4__g2              Net                       -           -       0.326     -           1         
cordic_inst.z_pipe\[1\][4]         dffeas                    asdata      In      -         4.520       -         
=================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.597 is 2.652(57.7%) logic and 1.945(42.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      3.908
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.830

    - Propagation time:                      3.907
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.690

    Number of logic level(s):                4
    Starting point:                          cordic_inst.z_pipe\[0\][15] / q
    Ending point:                            cordic_inst.z_pipe\[1\][5] / asdata
    The start point is clocked by            cordic_top|clock [rising] on pin clk
    The end   point is clocked by            cordic_top|clock [rising] on pin clk

Instance / Net                                               Pin         Pin               Arrival     No. of    
Name                               Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[0\][15]        dffeas                    q           Out     0.232     0.845       -         
z_pipe\[0\][15]                    Net                       -           -       0.400     -           8         
cordic_inst.z_mid_011lto15_c       cycloneive_lcell_comb     datab       In      -         1.245       -         
cordic_inst.z_mid_011lto15_c       cycloneive_lcell_comb     combout     Out     0.443     1.688       -         
z_mid_011lto15_c                   Net                       -           -       0.333     -           2         
cordic_inst.z_mid_011lto15_1_0     cycloneive_lcell_comb     datac       In      -         2.021       -         
cordic_inst.z_mid_011lto15_1_0     cycloneive_lcell_comb     combout     Out     0.429     2.450       -         
z_mid_011lto15_1_0                 Net                       -           -       0.333     -           2         
cordic_inst.z_mid_011lto31         cycloneive_lcell_comb     datac       In      -         2.783       -         
cordic_inst.z_mid_011lto31         cycloneive_lcell_comb     combout     Out     0.429     3.212       -         
z_mid_011lto31                     Net                       -           -       0.554     -           16        
cordic_inst.z_pipe\[1\]_RNO[5]     cycloneive_lcell_comb     datac       In      -         3.765       -         
cordic_inst.z_pipe\[1\]_RNO[5]     cycloneive_lcell_comb     combout     Out     0.429     4.194       -         
z_pipe\[1\]_0_0_5__g2              Net                       -           -       0.326     -           1         
cordic_inst.z_pipe\[1\][5]         dffeas                    asdata      In      -         4.520       -         
=================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.597 is 2.652(57.7%) logic and 1.945(42.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 142MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 142MB peak: 147MB)

<a name=areaReport38></a>##### START OF AREA REPORT #####[</a>
Design view:work.cordic_top(verilog)
Selecting part EP4CE115F23C7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1771451009> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 938 of 114480 ( 0%)
Logic element usage by number of inputs
		  4 input functions 	 64
		  3 input functions 	 46
		  [=2 input functions 	 828
Logic elements by mode
		  normal mode            329
		  arithmetic mode        609
Total registers 595 of 114480 ( 0%)
I/O pins 69 of 529 (13%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 266 blocks (532 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             563
Sload:           31
Sclr:            0
Total ESB:      512 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 29MB peak: 147MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Wed Feb 18 15:43:29 2026

###########################################################]

</pre></samp></body></html>
