// Seed: 1302170511
module module_0 #(
    parameter id_11 = 32'd93,
    parameter id_2  = 32'd0
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire _id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout uwire id_4;
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  logic [id_2 : id_11] id_17;
  ;
  logic id_18 = 1'b0;
  logic [1 : 1] id_19;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd44,
    parameter id_19 = 32'd26,
    parameter id_2  = 32'd22,
    parameter id_20 = 32'd65,
    parameter id_21 = 32'd8,
    parameter id_5  = 32'd16,
    parameter id_9  = 32'd82
);
  assign #id_1 id_1 = id_1;
  always disable _id_2;
  wire [id_2 : id_2] id_3;
  wire [-1 'b0 : -1] id_4;
  assign id_4 = id_2;
  reg
      _id_5,
      id_6,
      id_7,
      id_8,
      _id_9,
      id_10,
      id_11,
      _id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      _id_19,
      _id_20,
      _id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  wire [id_19  |  id_12 : id_9] id_27;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_27,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_27,
      id_1,
      id_3,
      id_27,
      id_4,
      id_4,
      id_3
  );
  logic [id_20  ==  id_5 : id_21] id_28 = id_14;
  always id_7 <= #id_20 id_4;
endmodule
