XL
H 4 areas 17 global symbols
M miditest.c
S push_gset1 Ref0000
S pop_lset Ref0000
S pop_gset1 Ref0000
S push_lset Ref0000
A vector size 14 flags C
A text size 310 flags 0
dbfile C:\projects\SynthMod\100-1001\firmware\miditest.c
dbfunc s InitUart 0 fI
dbsym r i 14 I
dbsym r baud 10 I
dbline 1D 2 {
dbline 20 2
dbline 21 8
dbline 22 A
dbline 23 16
dbline 24 1E
dbline 25 26
dbline 26 32
dbline 27 3A
dbline 28 42
dbline 29 4A
dbline 2A 52
dbline 2B 56
dbline 2C 56
dbline 2D 66
dbline 2E 76
dbline 2A 76
dbline 2A 7A
dbline 2F 82 }
dbfunc s Disable 86 fI
dbline 32 86 {
dbline 33 86
dbline 34 88 }
dbfunc s Enable 8A fI
dbline 37 8A {
dbline 38 8A
dbline 39 8C }
dbfunc s EnableRxIRQ 8E fI
dbline 3C 8E {
dbline 40 8E
dbline 41 90 }
dbfunc s DisableRxIRQ 92 fI
dbline 44 92 {
dbline 48 92
dbline 49 94 }
dbfunc s EnableTxIRQ 96 fI
dbline 4C 96 {
dbline 4D 96
dbline 4E 98 }
dbfunc s DisableTxIRQ 9A fI
dbline 51 9A {
dbline 52 9A
dbline 53 9C }
dbfunc s iRxd 9E fI
dbsym r c 10 c
dbline 56 B4 {
dbline 5B B4
dbline 5C B6
dbline 5D CC
dbline 5E CC
dbline 5F F0
dbline 5F 106
dbline 60 112
dbline 61 124
dbline 62 124 }
dbfunc s iTxd 13C fI
dbsym r c 14 c
dbline 65 140 {
dbline 68 140
dbline 69 164
dbline 6A 176
dbline 6B 186
dbline 6C 188
dbline 6C 19E
dbline 6D 1AA
dbline 6E 1AC }
dbfunc s GetC 1B2 fI
dbsym r c 14 I
dbline 71 1B4 {
dbline 78 1B4
dbline 78 1B4
dbline 79 1C4
dbline 7A 1C6
dbline 7B 1EC
dbline 7B 202
dbline 7C 20E
dbline 7D 220
dbline 7E 222
dbline 7F 22A }
dbfunc s PutC 22A fI
dbsym r i 14 I
dbline 82 230 {
dbline 83 230
dbline 83 230
dbline 84 246
dbline 85 248
dbline 86 26C
dbline 86 282
dbline 87 28E
dbline 88 29E
dbline 89 2A0
dbline 8A 2B2
dbline 8B 2B4 }
dbfunc s Delay 2B8 fI
dbsym r a 12 c
dbsym r b 10 c
dbline 8E 2B8 {
dbline 91 2B8
dbline 92 2BC
dbline 92 2C0
dbline 92 2C0
dbline 92 2C2
dbline 91 2C6
dbline 91 2C8
dbline 93 2CC }
dbfunc s main 2CE fI
dbsym r state C c
dbsym r note A c
dbsym r cmd 14 I
dbsym r c 16 c
dbline B6 2CE {
dbline B8 2CE
dbline BC 2D0
dbline BE 2D6
dbline C1 2DC
dbline C2 2E2
dbline C3 2E8
dbline C4 2EC
dbline C6 2F2
dbline C8 2F2
dbline C9 2FA
dbline CA 2FC
dbline CB 304
dbline CC 306
dbline CE 308
dbline C5 308
dbline CF 30A
dbline D0 310 }
S _main Def02CE
S _Disable Def0086
S _Delay Def02B8
S _EnableRxIRQ Def008E
S _EnableTxIRQ Def0096
S _InitUart Def0000
S _Enable Def008A
S _GetC Def01B2
S _DisableRxIRQ Def0092
S _DisableTxIRQ Def009A
S _PutC Def022A
S _iRxd Def009E
S _iTxd Def013C
A lit size D flags 0
dbsym s cr 0 Ac[13:13]
A bss size 52 flags 0
dbfile C:\projects\SynthMod\100-1001\firmware\miditest.c
dbsym s LedShadow 0 c
dbsym s GateShadow 1 c
dbsym s rxbuff 2 Ac[32:32]
dbsym s rxdesc 22 X
dbsym s txbuff 2A Ac[32:32]
dbsym s txdesc 4A X
S _GateShadow Def0001
S _LedShadow Def0000
S _rxdesc Def0022
S _txdesc Def004A
S _rxbuff Def0002
S _txbuff Def002A
T 14 00 9E C0
R 00 00 00 00 80 02 01 00
T 12 00 4F C0
R 00 00 00 00 80 02 01 00
T 00 00 00 D0 8A B1 88 61 8A B9 09 B9 22 24 33 24
R 00 00 01 00 82 02 00 00
T 0E 00 30 92 4B 00 20 92 4A 00 30 92 4D 00 20 92
R 00 00 01 00 00 04 03 00 00 08 03 00 00 0C 03 00
T 1C 00 4C 00 30 92 4F 00 20 92 4E 00 80 E2 90 E0
R 00 00 01 00 00 02 03 00 00 06 03 00 00 0A 03 00
T 2A 00 90 93 51 00 80 93 50 00 30 92 23 00 20 92
R 00 00 01 00 00 04 03 00 00 08 03 00 00 0C 03 00
T 38 00 22 00 30 92 25 00 20 92 24 00 90 93
R 00 00 01 00 00 02 03 00 00 06 03 00 00 0A 03 00
T 44 00 29 00 80 93 28 00 30 92 27 00 20 92
R 00 00 01 00 00 02 03 00 00 06 03 00 00 0A 03 00
T 50 00 26 00 44 27 55 27 80 E0
R 00 00 01 00 00 02 03 00 20 08 03 00 2A 00
T 58 00 90 E0 E4 2F F5 2F E8 0F F9 1F 8F E6 80 83
R 00 00 01 00 40 02 03 00 2A 00
T 66 00 80 E0 90 E0 E4 2F F5 2F E8 0F F9 1F 89 E6
R 00 00 01 00 20 02 03 00 02 00 40 04 03 00 02 00
T 74 00 80 83 4F 5F 5F 4F 40 32 80 E0 58 07 54 F3
R 00 00 01 00
T 82 00 00 D0 08 95
R 00 00 01 00 82 02 02 00
T 86 00 F8 94 08 95
R 00 00 01 00
T 8A 00 78 94 08 95
R 00 00 01 00
T 8E 00 57 9A 08 95
R 00 00 01 00
T 92 00 57 98 08 95
R 00 00 01 00
T 96 00 55 9A 08 95
R 00 00 01 00
T 9A 00 55 98 08 95
R 00 00 01 00
T 9E 00 2A 92 3A 92 4A 92 5A 92 0A 93 8A 93 9A 93
R 00 00 01 00
T AC 00 EA 93 FA 93 2F B6 2A 92 0C B1 30 90 29 00
R 00 00 01 00 00 0E 03 00
T BA 00 20 90 28 00 50 90 27 00 40 90 26 00 42 14
R 00 00 01 00 00 04 03 00 00 08 03 00 00 0C 03 00
T C8 00 53 04 64 F5 30 90 23 00 20 90 22 00 82 2D
R 00 00 01 00 00 08 03 00 00 0C 03 00
T D6 00 93 2D 01 96 90 93 23 00 80 93 22 00
R 00 00 01 00 00 08 03 00 00 0C 03 00
T E2 00 80 E0 90 E0 E2 2D F3 2D E8 0F F9 1F 00 83
R 00 00 01 00 20 02 03 00 02 00 40 04 03 00 02 00
T F0 00 30 90 29 00 20 90 28 00 50 90 23 00 40 90
R 00 00 01 00 00 04 03 00 00 08 03 00 00 0C 03 00
T FE 00 22 00 42 14 53 04 31 F4 22 24 33 24 30 92
R 00 00 01 00 00 02 03 00
T 0C 01 23 00 20 92 22 00 90 91 27 00 80 91
R 00 00 01 00 00 02 03 00 00 06 03 00 00 0A 03 00
T 18 01 26 00 01 96 90 93 27 00 80 93 26 00 29 90
R 00 00 01 00 00 02 03 00 00 08 03 00 00 0C 03 00
T 26 01 2F BE F9 91 E9 91 99 91 89 91 09 91 59 90
R 00 00 01 00
T 34 01 49 90 39 90 29 90 18 95
R 00 00 01 00
T 3C 01 00 D0 00 D0 30 90 4D 00 20 90
R 00 00 01 00 82 02 03 00 82 04 00 00 00 08 03 00
T 46 01 4C 00 82 2D 93 2D 01 96 90 93 4D 00 80 93
R 00 00 01 00 00 02 03 00 00 0C 03 00
T 54 01 4C 00 80 E0
R 00 00 01 00 00 02 03 00 20 04 03 00 2A 00
T 58 01 90 E0 E2 2D F3 2D E8 0F F9 1F 40 81 90 91
R 00 00 01 00 40 02 03 00 2A 00
T 66 01 4F 00 80 91 4E 00 01 97 90 93 4F 00 80 93
R 00 00 01 00 00 02 03 00 00 06 03 00 00 0C 03 00
T 74 01 4E 00 30 90 4F 00 20 90 4E 00 22 20 19 F4
R 00 00 01 00 00 02 03 00 00 06 03 00 00 0A 03 00
T 82 01 33 20 09 F4 89 DF 30 90 51 00 20 90 50 00
R 00 00 01 00 00 0A 03 00 00 0E 03 00
T 90 01 50 90 4D 00 40 90 4C 00 42 14 53 04 31 F4
R 00 00 01 00 00 04 03 00 00 08 03 00
T 9E 01 22 24 33 24 30 92 4D 00 20 92 4C 00 4C B9
R 00 00 01 00 00 08 03 00 00 0C 03 00
T AC 01 00 D0 00 D0 18 95
R 00 00 01 00 82 02 02 00 82 04 01 00
T B2 01 00 D0 30 90 27 00 20 90 26 00 22 20 11 F4
R 00 00 01 00 82 02 00 00 00 06 03 00 00 0A 03 00
T C0 01 33 20 C1 F3 60 DF 30 90 25 00 20 90 24 00
R 00 00 01 00 00 0A 03 00 00 0E 03 00
T CE 01 82 2D 93 2D 01 96 90 93 25 00 80 93 24 00
R 00 00 01 00 00 0A 03 00 00 0E 03 00
T DC 01 80 E0 90 E0 E2 2D F3 2D E8 0F F9 1F 40 81
R 00 00 01 00 20 02 03 00 02 00 40 04 03 00 02 00
T EA 01 55 27 30 90 29 00 20 90 28 00 50 90 25 00
R 00 00 01 00 00 06 03 00 00 0A 03 00 00 0E 03 00
T F8 01 40 90 24 00 42 14 53 04 31 F4 22 24 33 24
R 00 00 01 00 00 04 03 00
T 06 02 30 92 25 00 20 92 24 00 90 91 27 00 80 91
R 00 00 01 00 00 04 03 00 00 08 03 00 00 0C 03 00
T 14 02 26 00 01 97 90 93 27 00 80 93 26 00 34 DF
R 00 00 01 00 00 02 03 00 00 08 03 00 00 0C 03 00
T 22 02 04 2F 15 2F 00 D0 08 95
R 00 00 01 00 82 06 02 00
T 2A 02 00 D0 40 2F 51 2F 30 90 51 00 20 90 50 00
R 00 00 01 00 82 02 00 00 00 0A 03 00 00 0E 03 00
T 38 02 50 90 4F 00 40 90 4E 00 42 14 53 04 A9 F3
R 00 00 01 00 00 04 03 00 00 08 03 00
T 46 02 1F DF 30 90 4B 00 20 90 4A 00 82 2D 93 2D
R 00 00 01 00 00 06 03 00 00 0A 03 00
T 54 02 01 96 90 93 4B 00 80 93 4A 00
R 00 00 01 00 00 06 03 00 00 0A 03 00
T 5E 02 80 E0 90 E0 E2 2D F3 2D E8 0F F9 1F 40 83
R 00 00 01 00 20 02 03 00 2A 00 40 04 03 00 2A 00
T 6C 02 30 90 51 00 20 90 50 00 50 90 4B 00 40 90
R 00 00 01 00 00 04 03 00 00 08 03 00 00 0C 03 00
T 7A 02 4A 00 42 14 53 04 31 F4 22 24 33 24 30 92
R 00 00 01 00 00 02 03 00
T 88 02 4B 00 20 92 4A 00 30 90 4F 00 20 90
R 00 00 01 00 00 02 03 00 00 06 03 00 00 0A 03 00
T 94 02 4E 00 22 20 19 F4 33 20 09 F4 FB DE 90 91
R 00 00 01 00 00 02 03 00
T A2 02 4F 00 80 91 4E 00 01 96 90 93 4F 00 80 93
R 00 00 01 00 00 02 03 00 00 06 03 00 00 0C 03 00
T B0 02 4E 00 EB DE 00 D0 08 95
R 00 00 01 00 00 02 03 00 82 06 02 00
T B8 02 21 E0 06 C0 01 E0 01 C0 0F 5F 00 23 E9 F7
R 00 00 01 00
T C6 02 2F 5F 22 23 C1 F7 08 95
R 00 00 01 00
T 00 00 56 65 72 73 69 6F 6E 20 31 2E 30 31 00
R 00 00 02 00
T CE 02 66 27 85 B7 80 68 85 BF 0F E0 10 E0 92 DE
R 00 00 01 00
T DC 02 22 24 20 92 00 C0 8F EF 80 93 00 C4 81 E0
R 00 00 01 00
T EA 02 87 BB 44 27 55 27 0B C0 26 2E 20 94 20 92
R 00 00 01 00
T F8 02 00 C4 6F 5F 81 E0 90 E0 48 27 59 27 48 BB
R 00 00 01 00
T 06 03 D8 DF F4 CF 00 27 11 27 08 95
R 00 00 01 00
