
\newacronym{abi}{ABI}{application binary interface}
\newacronym{ai}{AI}{artificial intelligence}
\newacronym{api}{API}{application programming interface}
\newacronym{apu}{APU}{accelerated processing unit}
\newacronym{asic}{ASIC}{application-specific integrated circuit}
\newacronym{axi}{AXI}{advanced extensible interface}
\newacronym{dsa}{DSA}{domain-specific accelerator}

\newacronym{ptw}{PTW}{page table walk}
\newacronym[plural=PTEs, longplural=page table entries]{pte}{PTE}{page table entry}

\newacronym{rtt}{RTT}{round-trip time}

\newacronym{cccc}{CCCC}{C and C++ Code Counter}
\newacronym{cnn}{CNN}{convolutional neural network}
\newacronym{cpu}{CPU}{central processing unit}
\newacronym{c2c}{C2C}{chip-to-chip}

\newacronym{dma}{DMA}{direct memory access}
\newacronym{dram}{DRAM}{dynamic random access memory}

\newacronym{dnn}{DNN}{deep neural network}

\newacronym{eoc}{EOC}{end of computation}
\newacronym{epac}{EPAC}{European processor accelerator}

\newacronym{fdt}{FDT}{flattened device tree}
\newacronym{fpga}{FPGA}{field-programmable gate array}
\newacronym{flops}{FLOPs}{floating-point operations per second}
\newacronym{fpu}{FPU}{floating-point unit}

\newacronym{gpu}{GPU}{graphical processing unit}

\newacronym{hart}{hart}{hardware thread}
\newacronym[plural=heSoCs, longplural=heterogeneous systems-on-hip]{hesoc}{heSoC}{heterogeneous system-on-chip}
\newacronym{hpc}{HPC}{high performance computing}
\newacronym{hls}{HLS}{high level synthesis}

\newacronym{idol}{I\$}{instruction cache}
\newacronym{iommu}{IOMMU}{IO memory management Unit}
\newacronym{iotlb}{IOTLB}{IO translation lookaside buffer}
\newacronym{iova}{IOVA}{IO virtual address}
\newacronym{isa}{ISA}{instruction set architecture}

\newacronym{lsu}{LSU}{load store unit}
\newacronym{llc}{LLC}{last-level cache}

\newacronym{mac}{MAC}{multiply and accumulate}
\newacronym{mimd}{MIMD}{multiple-instructions-multiple-data}
\newacronym{ml}{ML}{Machine Learning}
\newacronym{mmu}{MMU}{memory management unit}
\newacronym{mpsoc}{MPSoC}{multi-processor SoC}

\newacronym{loc}{LOC}{lines of code}
\newacronym[longplural={networks-on-chip}]{noc}{NoC}{network-on-chip}

\newacronym{os}{OS}{operating system}

\newacronym{rab}{RAB}{remapping address block}

\newacronym{pci}{PCI}{peripheral component interconnect}
\newacronym{pcie}{PCIe}{peripheral component interconnect express}
\newacronym{pe}{PE}{processing element}
\newacronym{pmca}{PMCA}{programmable manycore accelerator}

\newacronym{sdk}{SDK}{software development kit}
\newacronym{simd}{SIMD}{single-instruction-multiple-data}
\newacronym{simt}{SIMT}{single-instruction-multiple-threads}
\newacronym{slc}{SLC}{system-level cache}
\newacronym[plural=SoCs, longplural=systems-on-chip]{soc}{SoC}{system-on-chip}
\newacronym[longplural={scratchpad memories}]{spm}{SPM}{scratchpad memory}
\newacronym{spmd}{SPMD}{single program multiple data}
\newacronym{sram}{SRAM}{static random access memory}

\newacronym{tcdm}{TCDM}{tightly-coupled data memory}
\newacronym{tlb}{TLB}{translation lookaside buffer}
