$date
	Mon Mar 27 21:20:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Cont_M10 $end
$scope module contm10 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 4 # cont [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx #
0"
0!
$end
#1
b0 #
1!
#2
0!
#3
b1 #
1!
#4
0!
#5
b10 #
1!
#6
0!
1"
#7
b0 #
1!
#8
0!
#9
b1 #
1!
0"
#10
0!
#11
b10 #
1!
#12
0!
#13
b11 #
1!
#14
0!
#15
b100 #
1!
#16
0!
#17
b101 #
1!
#18
0!
#19
b110 #
1!
#20
0!
#21
b111 #
1!
#22
0!
#23
b1000 #
1!
#24
0!
#25
b1001 #
1!
#26
0!
#27
b0 #
1!
#28
0!
#29
b1 #
1!
#30
0!
#31
b10 #
1!
#32
0!
#33
b11 #
1!
#34
0!
#35
b100 #
1!
