
---------- Begin Simulation Statistics ----------
final_tick                                25934150500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49891                       # Simulator instruction rate (inst/s)
host_mem_usage                                 844216                       # Number of bytes of host memory used
host_op_rate                                    94917                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   601.31                       # Real time elapsed on the host
host_tick_rate                               43129097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      57074776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025934                       # Number of seconds simulated
sim_ticks                                 25934150500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33937033                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 21328455                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      57074776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.728943                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.728943                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2474465                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1971194                       # number of floating regfile writes
system.cpu.idleCycles                         4736485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               499882                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7151115                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.410341                       # Inst execution rate
system.cpu.iew.exec_refs                     17814114                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7292875                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2947318                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              11101379                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5343                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             30146                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              7781059                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            77642823                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10521239                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            694693                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              73152008                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  19529                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1391775                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 490888                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1407593                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          13386                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       387116                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         112766                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  76728543                       # num instructions consuming a value
system.cpu.iew.wb_count                      71888927                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.646755                       # average fanout of values written-back
system.cpu.iew.wb_producers                  49624594                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.385990                       # insts written-back per cycle
system.cpu.iew.wb_sent                       72891591                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                105813089                       # number of integer regfile reads
system.cpu.int_regfile_writes                54809390                       # number of integer regfile writes
system.cpu.ipc                               0.578388                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.578388                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1788097      2.42%      2.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              53671878     72.68%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                48198      0.07%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11240      0.02%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               41758      0.06%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6282      0.01%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                71992      0.10%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                36028      0.05%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              128975      0.17%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3185      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             102      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             532      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              67      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            133      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8983658     12.17%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5435332      7.36%     95.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1686326      2.28%     97.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1932708      2.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               73846707                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4426635                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8378635                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3892406                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7189692                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1546247                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020939                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  695494     44.98%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     11      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2625      0.17%     45.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     45.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    351      0.02%     45.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   213      0.01%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   74      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     45.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 106371      6.88%     52.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                266464     17.23%     69.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            401311     25.95%     95.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            73319      4.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               69178222                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          188064186                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     67996521                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          91034042                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   77617796                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  73846707                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               25027                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        20568013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             71349                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          16146                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     16285681                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      47131817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.566812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.234125                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            26691269     56.63%     56.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3799341      8.06%     64.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3541354      7.51%     72.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3276513      6.95%     79.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3171250      6.73%     85.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2352990      4.99%     90.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2203797      4.68%     95.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1300037      2.76%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              795266      1.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        47131817                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.423735                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            577120                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           808764                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             11101379                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7781059                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                33891185                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         51868302                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          425769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   228                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        88945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186082                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3204                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1221353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1008                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2444958                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1008                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 8831789                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6693162                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            524708                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3813121                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3487936                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.471946                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  497104                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1162                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          519946                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             157751                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           362195                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       100966                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      3788399                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong      1067726                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      1785160                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        25580                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        10739                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      2839095                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       119168                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        15683                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         5766                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        39126                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        57012                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        14665                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1       394850                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       300999                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       412403                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4       295361                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5       211387                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6       149367                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7        72197                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8        68229                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9        25351                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10         9901                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11         3531                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12         2015                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       970577                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1       238796                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       197835                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3       228085                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4       123641                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5        71605                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        58071                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7        32240                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8        16381                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9         4295                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10         2914                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11         1151                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts        19264159                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            409810                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     44369983                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.286338                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.314953                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        28700654     64.68%     64.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4309137      9.71%     74.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2201474      4.96%     79.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3246092      7.32%     86.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1282948      2.89%     89.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          700749      1.58%     91.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          503841      1.14%     92.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          434872      0.98%     93.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2990216      6.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     44369983                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               57074776                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11951795                       # Number of memory references committed
system.cpu.commit.loads                       7407322                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.branches                    6256848                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     942648                       # Number of committed floating point instructions.
system.cpu.commit.integer                    56281248                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                384261                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       542628      0.95%      0.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     44264783     77.56%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        47135      0.08%     78.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        10742      0.02%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        35556      0.06%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5216      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        57941      0.10%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        33024      0.06%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       123394      0.22%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1757      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           76      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          403      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           31      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           91      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7196387     12.61%     91.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4107835      7.20%     98.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       210935      0.37%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       436638      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     57074776                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2990216                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13496638                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13496638                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13888649                       # number of overall hits
system.cpu.dcache.overall_hits::total        13888649                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       426383                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         426383                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       431802                       # number of overall misses
system.cpu.dcache.overall_misses::total        431802                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10925724990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10925724990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10925724990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10925724990                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13923021                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13923021                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14320451                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14320451                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030153                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030153                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25624.204037                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25624.204037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25302.627107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25302.627107                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        63093                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          864                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2414                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.136288                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       206811                       # number of writebacks
system.cpu.dcache.writebacks::total            206811                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       136729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       136729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       136729                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       136729                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       289654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       289654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       293719                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       293719                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7259437490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7259437490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7363665990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7363665990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020510                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020510                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25062.445159                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25062.445159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25070.444847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25070.444847                       # average overall mshr miss latency
system.cpu.dcache.replacements                 292521                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      9029387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9029387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       348261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        348261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7365777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7365777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9377648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9377648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21150.163240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21150.163240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       133813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       133813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       214448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       214448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3830227500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3830227500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17860.868369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17860.868369                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4467251                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4467251                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        78122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        78122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3559947990                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3559947990                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45569.084125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45569.084125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3429209990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3429209990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016546                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016546                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45597.558572                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45597.558572                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       392011                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        392011                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         5419                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         5419                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       397430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       397430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013635                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013635                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4065                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4065                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    104228500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    104228500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010228                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010228                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25640.467405                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25640.467405                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.376324                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14182961                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            293033                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.400559                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.376324                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28933935                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28933935                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 23412634                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              10461653                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  12133065                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                633577                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 490888                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3435293                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                119250                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               81605730                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                527768                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    10529197                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7294555                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         56150                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         34295                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           24724037                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       44353951                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     8831789                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4142791                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      21767983                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1217420                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         49                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 3651                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         26926                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          452                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   6822547                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                306654                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           47131817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.840640                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.104597                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 33142779     70.32%     70.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   608033      1.29%     71.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1046116      2.22%     73.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   921738      1.96%     75.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1035362      2.20%     77.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1076105      2.28%     80.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   910340      1.93%     82.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   827556      1.76%     83.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  7563788     16.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             47131817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.170273                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.855126                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5843433                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5843433                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5843433                       # number of overall hits
system.cpu.icache.overall_hits::total         5843433                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       979109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         979109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       979109                       # number of overall misses
system.cpu.icache.overall_misses::total        979109                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15128133982                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15128133982                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15128133982                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15128133982                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6822542                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6822542                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6822542                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6822542                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.143511                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.143511                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.143511                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.143511                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15450.919134                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15450.919134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15450.919134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15450.919134                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        10051                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               419                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.988067                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       928782                       # number of writebacks
system.cpu.icache.writebacks::total            928782                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        49173                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        49173                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        49173                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        49173                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       929936                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       929936                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       929936                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       929936                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13527184985                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13527184985                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13527184985                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13527184985                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.136303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.136303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.136303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.136303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14546.361239                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14546.361239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14546.361239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14546.361239                       # average overall mshr miss latency
system.cpu.icache.replacements                 928782                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5843433                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5843433                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       979109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        979109                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15128133982                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15128133982                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6822542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6822542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.143511                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.143511                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15450.919134                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15450.919134                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        49173                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        49173                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       929936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       929936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13527184985                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13527184985                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.136303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.136303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14546.361239                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14546.361239                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.998722                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6773369                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            929936                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.283694                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.998722                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14575020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14575020                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6828416                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        100525                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      708141                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3694056                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 3052                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               13386                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3236578                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                24220                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1789                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  25934150500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 490888                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 23862302                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5068668                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5255                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  12212858                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5491846                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               79796557                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 49874                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 445249                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  69637                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4871869                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            85755483                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   196644850                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                117646767                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2647689                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63900066                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 21855374                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     111                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  95                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3274423                       # count of insts added to the skid buffer
system.cpu.rob.reads                        116815540                       # The number of ROB reads
system.cpu.rob.writes                       155448605                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   57074776                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               893543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               231572                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1125115                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              893543                       # number of overall hits
system.l2.overall_hits::.cpu.data              231572                       # number of overall hits
system.l2.overall_hits::total                 1125115                       # number of overall hits
system.l2.demand_misses::.cpu.inst              35677                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              61461                       # number of demand (read+write) misses
system.l2.demand_misses::total                  97138                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             35677                       # number of overall misses
system.l2.overall_misses::.cpu.data             61461                       # number of overall misses
system.l2.overall_misses::total                 97138                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2659812000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4450781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7110593500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2659812000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4450781500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7110593500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           929220                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           293033                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1222253                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          929220                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          293033                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1222253                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.038395                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.209741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079475                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.038395                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.209741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079475                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74552.568882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72416.353460                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73200.946077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74552.568882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72416.353460                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73200.946077                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45629                       # number of writebacks
system.l2.writebacks::total                     45629                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         35677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         61461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             97138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        35677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        61461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            97138                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2295986250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3823423000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6119409250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2295986250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3823423000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6119409250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.038395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.209741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079475                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.038395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.209741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079475                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64354.801413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62208.929240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62997.068603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64354.801413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62208.929240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62997.068603                       # average overall mshr miss latency
system.l2.replacements                          89704                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       206811                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           206811                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       206811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       206811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       928516                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           928516                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       928516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       928516                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          107                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           107                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              686                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  686                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          686                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              686                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             32065                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32065                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42545                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42545                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2968325000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2968325000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         74610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             74610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.570232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.570232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69769.068046                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69769.068046                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2533334250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2533334250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.570232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.570232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59544.817252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59544.817252                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         893543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             893543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        35677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            35677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2659812000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2659812000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       929220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         929220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.038395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74552.568882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74552.568882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        35677                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        35677                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2295986250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2295986250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.038395                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038395                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64354.801413                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64354.801413                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        199507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            199507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1482456500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1482456500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       218423                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        218423                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.086603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78370.506450                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78370.506450                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1290088750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1290088750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.086603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68200.927786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68200.927786                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8111.825671                       # Cycle average of tags in use
system.l2.tags.total_refs                     2443786                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97896                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.963083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      99.938420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3678.969394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4332.917858                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.449093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.528921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990213                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5814                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19649040                       # Number of tag accesses
system.l2.tags.data_accesses                 19649040                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     45629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     35677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     61341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000723407500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2717                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2717                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              242551                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42935                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       97138                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45629                       # Number of write requests accepted
system.mem_ctrls.readBursts                     97138                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45629                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    120                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 97138                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45629                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   83474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.706662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.736291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.155814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2714     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2717                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.786897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.757144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1659     61.06%     61.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               54      1.99%     63.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              933     34.34%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               66      2.43%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2717                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    7680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6216832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2920256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    239.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   25933746000                       # Total gap between requests
system.mem_ctrls.avgGap                     181650.84                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2283328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3925824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2919040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 88043292.569000869989                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 151376618.254760265350                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 112555836.367186963558                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        35677                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        61461                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        45629                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1118624000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1796321750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 616016082500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31354.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29227.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13500538.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2283328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3933504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6216832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2283328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2283328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2920256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2920256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        35677                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        61461                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          97138                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     88043293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    151672753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        239716045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     88043293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     88043293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    112602724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       112602724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    112602724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     88043293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    151672753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       352318770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                97018                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               45610                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         7743                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2933                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2846                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1095858250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             485090000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2914945750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11295.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30045.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               69984                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27669                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        44969                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   202.977162                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   130.520354                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   240.329126                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21619     48.08%     48.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12520     27.84%     75.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4067      9.04%     84.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1919      4.27%     89.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1244      2.77%     91.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          726      1.61%     93.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          523      1.16%     94.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          379      0.84%     95.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1972      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        44969                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6209152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2919040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              239.419911                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              112.555836                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.75                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       164112900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        87220485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      355429200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     120101760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2046751200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7860596400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3339264480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   13973476425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.806020                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8598387750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    865800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16469962750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       157008600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        83436870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      337279320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     117982440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2046751200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7759054320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3424773600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   13926286350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.986409                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8820197000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    865800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16248153500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              54593                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45629                       # Transaction distribution
system.membus.trans_dist::CleanEvict            43315                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42545                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42545                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         54593                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       283220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       283220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 283220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9137088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9137088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9137088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             97138                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   97138    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               97138                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            92149500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          121422500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1148359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       252440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       928782                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          129785                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             686                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            74610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           74610                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        929936                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       218423                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2787938                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       879959                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3667897                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    118912128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31990016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              150902144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           90420                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2966080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1313359                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003210                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056567                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1309143     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4216      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1313359                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  25934150500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2358072000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1395255795                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         440074136                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
