[Benchmarks] set sniper output to rundi /scratch/miz087/results/in_mix_50us_10_splash2_lu.cont_large
/scratch/miz087/results/in_mix_50us_10_splash2_lu.cont_large
[SPLASH] Benchmarks to run: lu.cont

[SPLASH] [========== Running benchmark lu.cont ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/in_mix_50us_10_splash2_lu.cont_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/in_mix_50us_10_splash2_lu.cont_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/kernels/lu/contiguous_blocks/LU -n1024 -p4':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/in_mix_50us_10_splash2_lu.cont_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------

Blocked Dense LU Factorization
     1024 by 1024 Matrix
     4 Processors
     16 by 16 Element Blocks


[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 3648.32 seconds
[SNIPER] Simulated 2764.2M instructions, 454.1M cycles, 6.09 IPC
[SNIPER] Simulation speed 761.6 KIPS (190.4 KIPS / target core - 5251.8ns/instr)
[SNIPER] Sampling: executed 69.58% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[HOOKS] Leaving ROI
                            PROCESS STATISTICS
              Total      Diagonal     Perimeter      Interior       Barrier
 Proc         Time         Time         Time           Time          Time
    0    3610325104       1024051      78751862    3356324653     174012533

                            TIMING INFORMATION
Start time                        :        522290863
Initialization finish time        :        677982469
Overall finish time               :         -6583719
Total time with initialization    :       -528874582
Total time without initialization :       -684566188


 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 224161, miss: 18409, miss rate: 0.082124
*** DRAM Total Access In ROI: 56532, miss: 2520, miss rate: 0.0445765
*** DRAM Remap Times: 0 invalid times, 0 total invalid_blocks, 1044 migrate times, 127310 total migrate blocks.
*** DRAM Statistics: 45483011 reads, 5689012 writes, 38255765 row hits, 2046853 ACT time, 2046853 PRE time, 1110847 RD time, 109356 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 62841853

**Ramulator Active Cycles: 4.1656e+06

**DRAM Cycles: 6.28419e+07

**Maximum Bandwidth: 0

Number of Incoming Requests: 462129

**Serving Request**
Channel_0: serving reads(19437), serving writes(3246).
Channel_1: serving reads(2741), serving writes(577).
Channel_2: serving reads(19692), serving writes(1749).
Channel_3: serving reads(10729), serving writes(966).
Channel_4: serving reads(22752), serving writes(3230).
Channel_5: serving reads(6732), serving writes(435).
Channel_6: serving reads(13058), serving writes(1720).
Channel_7: serving reads(15768), serving writes(2202).
Channel_8: serving reads(27263), serving writes(5347).
Channel_9: serving reads(10357), serving writes(1042).
Channel_10: serving reads(10476), serving writes(1299).
Channel_11: serving reads(0), serving writes(0).
Channel_12: serving reads(0), serving writes(0).
Channel_13: serving reads(10742), serving writes(989).
Channel_14: serving reads(11784), serving writes(1809).
Channel_15: serving reads(21316), serving writes(2521).
Channel_16: serving reads(29862), serving writes(5865).
Channel_17: serving reads(10690), serving writes(1272).
Channel_18: serving reads(0), serving writes(0).
Channel_19: serving reads(9090), serving writes(638).
Channel_20: serving reads(0), serving writes(0).
Channel_21: serving reads(9885), serving writes(847).
Channel_22: serving reads(10424), serving writes(1137).
Channel_23: serving reads(25633), serving writes(4258).
Channel_24: serving reads(9218), serving writes(682).
Channel_25: serving reads(24182), serving writes(3711).
Channel_26: serving reads(0), serving writes(0).
Channel_27: serving reads(10705), serving writes(1298).
Channel_28: serving reads(0), serving writes(0).
Channel_29: serving reads(9466), serving writes(807).
Channel_30: serving reads(11943), serving writes(1792).
Channel_31: serving reads(20944), serving writes(3769).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 31558, Cool Access: 435004

Hits on previous hot rows: 1461

Hits on previous cool rows: 96

Total remap times: 522, Total Inter-Vault remaps: 0, Total number of intervals: 485


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (6033), hot access (0), error acces (0).
/*BANK*/0->1: cool access (0), hot access (0), error acces (0).
/*BANK*/0->2: cool access (17094), hot access (0), error acces (0).
/*BANK*/0->3: cool access (12273), hot access (0), error acces (0).
/*BANK*/0->4: cool access (0), hot access (0), error acces (0).
/*BANK*/0->5: cool access (0), hot access (0), error acces (0).
/*BANK*/0->6: cool access (0), hot access (0), error acces (0).
/*BANK*/0->7: cool access (0), hot access (0), error acces (0).
/*BANK*/1->0: cool access (4907), hot access (0), error acces (0).
/*BANK*/1->1: cool access (0), hot access (0), error acces (0).
/*BANK*/1->2: cool access (0), hot access (0), error acces (0).
/*BANK*/1->3: cool access (0), hot access (0), error acces (0).
/*BANK*/1->4: cool access (0), hot access (0), error acces (0).
/*BANK*/1->5: cool access (0), hot access (0), error acces (0).
/*BANK*/1->6: cool access (0), hot access (0), error acces (0).
/*BANK*/1->7: cool access (19), hot access (0), error acces (0).
/*BANK*/2->0: cool access (2170), hot access (0), error acces (0).
/*BANK*/2->1: cool access (0), hot access (0), error acces (0).
/*BANK*/2->2: cool access (0), hot access (0), error acces (0).
/*BANK*/2->3: cool access (16273), hot access (0), error acces (0).
/*BANK*/2->4: cool access (13477), hot access (0), error acces (0).
/*BANK*/2->5: cool access (0), hot access (0), error acces (0).
/*BANK*/2->6: cool access (0), hot access (0), error acces (0).
/*BANK*/2->7: cool access (0), hot access (0), error acces (0).
/*BANK*/3->0: cool access (18384), hot access (0), error acces (0).
/*BANK*/3->1: cool access (0), hot access (0), error acces (0).
/*BANK*/3->2: cool access (0), hot access (0), error acces (0).
/*BANK*/3->3: cool access (0), hot access (0), error acces (0).
/*BANK*/3->4: cool access (0), hot access (0), error acces (0).
/*BANK*/3->5: cool access (0), hot access (0), error acces (0).
/*BANK*/3->6: cool access (0), hot access (0), error acces (0).
/*BANK*/3->7: cool access (0), hot access (0), error acces (0).
/*BANK*/4->0: cool access (18360), hot access (0), error acces (0).
/*BANK*/4->1: cool access (0), hot access (0), error acces (0).
/*BANK*/4->2: cool access (0), hot access (0), error acces (0).
/*BANK*/4->3: cool access (0), hot access (0), error acces (0).
/*BANK*/4->4: cool access (20752), hot access (0), error acces (0).
/*BANK*/4->5: cool access (937), hot access (0), error acces (0).
/*BANK*/4->6: cool access (0), hot access (0), error acces (0).
/*BANK*/4->7: cool access (0), hot access (0), error acces (0).
/*BANK*/5->0: cool access (1538), hot access (0), error acces (0).
/*BANK*/5->1: cool access (9221), hot access (0), error acces (0).
/*BANK*/5->2: cool access (0), hot access (0), error acces (0).
/*BANK*/5->3: cool access (0), hot access (0), error acces (0).
/*BANK*/5->4: cool access (0), hot access (0), error acces (0).
/*BANK*/5->5: cool access (0), hot access (0), error acces (0).
/*BANK*/5->6: cool access (0), hot access (0), error acces (0).
/*BANK*/5->7: cool access (0), hot access (0), error acces (0).
/*BANK*/6->0: cool access (7156), hot access (0), error acces (0).
/*BANK*/6->1: cool access (5540), hot access (0), error acces (0).
/*BANK*/6->2: cool access (8449), hot access (0), error acces (0).
/*BANK*/6->3: cool access (0), hot access (0), error acces (0).
/*BANK*/6->4: cool access (0), hot access (0), error acces (0).
/*BANK*/6->5: cool access (0), hot access (0), error acces (0).
/*BANK*/6->6: cool access (0), hot access (0), error acces (0).
/*BANK*/6->7: cool access (0), hot access (0), error acces (0).
/*BANK*/7->0: cool access (11081), hot access (0), error acces (0).
/*BANK*/7->1: cool access (1908), hot access (0), error acces (0).
/*BANK*/7->2: cool access (14712), hot access (0), error acces (0).
/*BANK*/7->3: cool access (0), hot access (0), error acces (0).
/*BANK*/7->4: cool access (0), hot access (0), error acces (0).
/*BANK*/7->5: cool access (0), hot access (0), error acces (0).
/*BANK*/7->6: cool access (0), hot access (0), error acces (0).
/*BANK*/7->7: cool access (0), hot access (0), error acces (0).
/*BANK*/8->0: cool access (0), hot access (0), error acces (0).
/*BANK*/8->1: cool access (14988), hot access (3970), error acces (0).
/*BANK*/8->2: cool access (0), hot access (0), error acces (0).
/*BANK*/8->3: cool access (23998), hot access (0), error acces (0).
/*BANK*/8->4: cool access (0), hot access (0), error acces (0).
/*BANK*/8->5: cool access (0), hot access (0), error acces (0).
/*BANK*/8->6: cool access (0), hot access (0), error acces (0).
/*BANK*/8->7: cool access (4681), hot access (0), error acces (0).
/*BANK*/9->0: cool access (0), hot access (0), error acces (0).
/*BANK*/9->1: cool access (0), hot access (0), error acces (0).
/*BANK*/9->2: cool access (17600), hot access (0), error acces (0).
/*BANK*/9->3: cool access (0), hot access (0), error acces (0).
/*BANK*/9->4: cool access (0), hot access (0), error acces (0).
/*BANK*/9->5: cool access (0), hot access (0), error acces (0).
/*BANK*/9->6: cool access (0), hot access (0), error acces (0).
/*BANK*/9->7: cool access (0), hot access (0), error acces (0).
/*BANK*/10->0: cool access (0), hot access (0), error acces (0).
/*BANK*/10->1: cool access (0), hot access (0), error acces (0).
/*BANK*/10->2: cool access (0), hot access (0), error acces (0).
/*BANK*/10->3: cool access (16661), hot access (0), error acces (0).
/*BANK*/10->4: cool access (538), hot access (0), error acces (0).
/*BANK*/10->5: cool access (0), hot access (0), error acces (0).
/*BANK*/10->6: cool access (0), hot access (0), error acces (0).
/*BANK*/10->7: cool access (0), hot access (0), error acces (0).
/*BANK*/11->0: cool access (0), hot access (0), error acces (0).
/*BANK*/11->1: cool access (0), hot access (0), error acces (0).
/*BANK*/11->2: cool access (0), hot access (0), error acces (0).
/*BANK*/11->3: cool access (0), hot access (0), error acces (0).
/*BANK*/11->4: cool access (0), hot access (0), error acces (0).
/*BANK*/11->5: cool access (0), hot access (0), error acces (0).
/*BANK*/11->6: cool access (0), hot access (0), error acces (0).
/*BANK*/11->7: cool access (0), hot access (0), error acces (0).
/*BANK*/12->0: cool access (0), hot access (0), error acces (0).
/*BANK*/12->1: cool access (0), hot access (0), error acces (0).
/*BANK*/12->2: cool access (0), hot access (0), error acces (0).
/*BANK*/12->3: cool access (0), hot access (0), error acces (0).
/*BANK*/12->4: cool access (0), hot access (0), error acces (0).
/*BANK*/12->5: cool access (0), hot access (0), error acces (0).
/*BANK*/12->6: cool access (0), hot access (0), error acces (0).
/*BANK*/12->7: cool access (0), hot access (0), error acces (0).
/*BANK*/13->0: cool access (17470), hot access (774), error acces (0).
/*BANK*/13->1: cool access (0), hot access (0), error acces (0).
/*BANK*/13->2: cool access (0), hot access (0), error acces (0).
/*BANK*/13->3: cool access (0), hot access (0), error acces (0).
/*BANK*/13->4: cool access (0), hot access (0), error acces (0).
/*BANK*/13->5: cool access (0), hot access (0), error acces (0).
/*BANK*/13->6: cool access (0), hot access (0), error acces (0).
/*BANK*/13->7: cool access (15), hot access (0), error acces (0).
/*BANK*/14->0: cool access (0), hot access (0), error acces (0).
/*BANK*/14->1: cool access (14175), hot access (3422), error acces (0).
/*BANK*/14->2: cool access (0), hot access (0), error acces (0).
/*BANK*/14->3: cool access (0), hot access (0), error acces (0).
/*BANK*/14->4: cool access (0), hot access (0), error acces (0).
/*BANK*/14->5: cool access (0), hot access (0), error acces (0).
/*BANK*/14->6: cool access (0), hot access (0), error acces (0).
/*BANK*/14->7: cool access (1962), hot access (0), error acces (0).
/*BANK*/15->0: cool access (14798), hot access (1377), error acces (0).
/*BANK*/15->1: cool access (0), hot access (0), error acces (0).
/*BANK*/15->2: cool access (15565), hot access (1525), error acces (0).
/*BANK*/15->3: cool access (0), hot access (0), error acces (0).
/*BANK*/15->4: cool access (0), hot access (0), error acces (0).
/*BANK*/15->5: cool access (0), hot access (0), error acces (0).
/*BANK*/15->6: cool access (0), hot access (0), error acces (0).
/*BANK*/15->7: cool access (2069), hot access (0), error acces (0).
/*BANK*/16->0: cool access (0), hot access (0), error acces (0).
/*BANK*/16->1: cool access (16734), hot access (6015), error acces (0).
/*BANK*/16->2: cool access (0), hot access (0), error acces (0).
/*BANK*/16->3: cool access (15248), hot access (3094), error acces (0).
/*BANK*/16->4: cool access (0), hot access (0), error acces (0).
/*BANK*/16->5: cool access (0), hot access (0), error acces (0).
/*BANK*/16->6: cool access (0), hot access (0), error acces (0).
/*BANK*/16->7: cool access (9529), hot access (0), error acces (0).
/*BANK*/17->0: cool access (0), hot access (0), error acces (0).
/*BANK*/17->1: cool access (0), hot access (0), error acces (0).
/*BANK*/17->2: cool access (15369), hot access (1233), error acces (0).
/*BANK*/17->3: cool access (0), hot access (0), error acces (0).
/*BANK*/17->4: cool access (0), hot access (0), error acces (0).
/*BANK*/17->5: cool access (0), hot access (0), error acces (0).
/*BANK*/17->6: cool access (0), hot access (0), error acces (0).
/*BANK*/17->7: cool access (1032), hot access (0), error acces (0).
/*BANK*/18->0: cool access (0), hot access (0), error acces (0).
/*BANK*/18->1: cool access (0), hot access (0), error acces (0).
/*BANK*/18->2: cool access (0), hot access (0), error acces (0).
/*BANK*/18->3: cool access (0), hot access (0), error acces (0).
/*BANK*/18->4: cool access (0), hot access (0), error acces (0).
/*BANK*/18->5: cool access (0), hot access (0), error acces (0).
/*BANK*/18->6: cool access (0), hot access (0), error acces (0).
/*BANK*/18->7: cool access (0), hot access (0), error acces (0).
/*BANK*/19->0: cool access (0), hot access (0), error acces (0).
/*BANK*/19->1: cool access (0), hot access (0), error acces (0).
/*BANK*/19->2: cool access (0), hot access (0), error acces (0).
/*BANK*/19->3: cool access (15049), hot access (0), error acces (0).
/*BANK*/19->4: cool access (0), hot access (0), error acces (0).
/*BANK*/19->5: cool access (0), hot access (0), error acces (0).
/*BANK*/19->6: cool access (0), hot access (0), error acces (0).
/*BANK*/19->7: cool access (0), hot access (0), error acces (0).
/*BANK*/20->0: cool access (0), hot access (0), error acces (0).
/*BANK*/20->1: cool access (0), hot access (0), error acces (0).
/*BANK*/20->2: cool access (0), hot access (0), error acces (0).
/*BANK*/20->3: cool access (0), hot access (0), error acces (0).
/*BANK*/20->4: cool access (0), hot access (0), error acces (0).
/*BANK*/20->5: cool access (0), hot access (0), error acces (0).
/*BANK*/20->6: cool access (0), hot access (0), error acces (0).
/*BANK*/20->7: cool access (0), hot access (0), error acces (0).
/*BANK*/21->0: cool access (15356), hot access (1013), error acces (0).
/*BANK*/21->1: cool access (0), hot access (0), error acces (0).
/*BANK*/21->2: cool access (0), hot access (0), error acces (0).
/*BANK*/21->3: cool access (0), hot access (0), error acces (0).
/*BANK*/21->4: cool access (0), hot access (0), error acces (0).
/*BANK*/21->5: cool access (0), hot access (0), error acces (0).
/*BANK*/21->6: cool access (0), hot access (0), error acces (0).
/*BANK*/21->7: cool access (33), hot access (0), error acces (0).
/*BANK*/22->0: cool access (0), hot access (0), error acces (0).
/*BANK*/22->1: cool access (15179), hot access (1087), error acces (0).
/*BANK*/22->2: cool access (0), hot access (0), error acces (0).
/*BANK*/22->3: cool access (0), hot access (0), error acces (0).
/*BANK*/22->4: cool access (0), hot access (0), error acces (0).
/*BANK*/22->5: cool access (0), hot access (0), error acces (0).
/*BANK*/22->6: cool access (0), hot access (0), error acces (0).
/*BANK*/22->7: cool access (985), hot access (0), error acces (0).
/*BANK*/23->0: cool access (15521), hot access (3886), error acces (0).
/*BANK*/23->1: cool access (0), hot access (0), error acces (0).
/*BANK*/23->2: cool access (20894), hot access (0), error acces (0).
/*BANK*/23->3: cool access (0), hot access (0), error acces (0).
/*BANK*/23->4: cool access (0), hot access (0), error acces (0).
/*BANK*/23->5: cool access (0), hot access (0), error acces (0).
/*BANK*/23->6: cool access (0), hot access (0), error acces (0).
/*BANK*/23->7: cool access (4023), hot access (0), error acces (0).
/*BANK*/24->0: cool access (0), hot access (0), error acces (0).
/*BANK*/24->1: cool access (15185), hot access (220), error acces (212).
/*BANK*/24->2: cool access (0), hot access (0), error acces (0).
/*BANK*/24->3: cool access (0), hot access (0), error acces (0).
/*BANK*/24->4: cool access (0), hot access (0), error acces (0).
/*BANK*/24->5: cool access (0), hot access (0), error acces (0).
/*BANK*/24->6: cool access (0), hot access (0), error acces (0).
/*BANK*/24->7: cool access (0), hot access (0), error acces (0).
/*BANK*/25->0: cool access (0), hot access (0), error acces (0).
/*BANK*/25->1: cool access (0), hot access (0), error acces (0).
/*BANK*/25->2: cool access (15265), hot access (1997), error acces (0).
/*BANK*/25->3: cool access (14195), hot access (3106), error acces (0).
/*BANK*/25->4: cool access (0), hot access (0), error acces (0).
/*BANK*/25->5: cool access (0), hot access (0), error acces (0).
/*BANK*/25->6: cool access (0), hot access (0), error acces (0).
/*BANK*/25->7: cool access (5649), hot access (0), error acces (0).
/*BANK*/26->0: cool access (0), hot access (0), error acces (0).
/*BANK*/26->1: cool access (0), hot access (0), error acces (0).
/*BANK*/26->2: cool access (0), hot access (0), error acces (0).
/*BANK*/26->3: cool access (0), hot access (0), error acces (0).
/*BANK*/26->4: cool access (0), hot access (0), error acces (0).
/*BANK*/26->5: cool access (0), hot access (0), error acces (0).
/*BANK*/26->6: cool access (0), hot access (0), error acces (0).
/*BANK*/26->7: cool access (0), hot access (0), error acces (0).
/*BANK*/27->0: cool access (0), hot access (0), error acces (0).
/*BANK*/27->1: cool access (0), hot access (0), error acces (0).
/*BANK*/27->2: cool access (0), hot access (0), error acces (0).
/*BANK*/27->3: cool access (18896), hot access (0), error acces (0).
/*BANK*/27->4: cool access (0), hot access (0), error acces (0).
/*BANK*/27->5: cool access (0), hot access (0), error acces (0).
/*BANK*/27->6: cool access (0), hot access (0), error acces (0).
/*BANK*/27->7: cool access (0), hot access (0), error acces (0).
/*BANK*/28->0: cool access (0), hot access (0), error acces (0).
/*BANK*/28->1: cool access (0), hot access (0), error acces (0).
/*BANK*/28->2: cool access (0), hot access (0), error acces (0).
/*BANK*/28->3: cool access (0), hot access (0), error acces (0).
/*BANK*/28->4: cool access (0), hot access (0), error acces (0).
/*BANK*/28->5: cool access (0), hot access (0), error acces (0).
/*BANK*/28->6: cool access (0), hot access (0), error acces (0).
/*BANK*/28->7: cool access (0), hot access (0), error acces (0).
/*BANK*/29->0: cool access (15475), hot access (741), error acces (0).
/*BANK*/29->1: cool access (0), hot access (0), error acces (0).
/*BANK*/29->2: cool access (0), hot access (0), error acces (0).
/*BANK*/29->3: cool access (0), hot access (0), error acces (0).
/*BANK*/29->4: cool access (0), hot access (0), error acces (0).
/*BANK*/29->5: cool access (0), hot access (0), error acces (0).
/*BANK*/29->6: cool access (0), hot access (0), error acces (0).
/*BANK*/29->7: cool access (31), hot access (0), error acces (0).
/*BANK*/30->0: cool access (0), hot access (0), error acces (0).
/*BANK*/30->1: cool access (16654), hot access (2071), error acces (0).
/*BANK*/30->2: cool access (0), hot access (0), error acces (0).
/*BANK*/30->3: cool access (0), hot access (0), error acces (0).
/*BANK*/30->4: cool access (0), hot access (0), error acces (0).
/*BANK*/30->5: cool access (0), hot access (0), error acces (0).
/*BANK*/30->6: cool access (0), hot access (0), error acces (0).
/*BANK*/30->7: cool access (1942), hot access (0), error acces (0).
/*BANK*/31->0: cool access (16058), hot access (4734), error acces (0).
/*BANK*/31->1: cool access (0), hot access (0), error acces (0).
/*BANK*/31->2: cool access (10850), hot access (0), error acces (0).
/*BANK*/31->3: cool access (0), hot access (0), error acces (0).
/*BANK*/31->4: cool access (0), hot access (0), error acces (0).
/*BANK*/31->5: cool access (0), hot access (0), error acces (0).
/*BANK*/31->6: cool access (0), hot access (0), error acces (0).
/*BANK*/31->7: cool access (4012), hot access (0), error acces (0).
{Summary}: 40265 Hot Accesses, 613968 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core        27.10 W     3.25  J     33.86%
  core-ifetch       5.08 W     0.61  J      6.34%
  core-alu          1.58 W     0.19  J      1.98%
  core-int          4.38 W     0.53  J      5.47%
  core-fp           4.23 W     0.51  J      5.28%
  core-mem          6.69 W     0.80  J      8.36%
  core-other        3.79 W     0.46  J      4.74%
  icache            3.77 W     0.45  J      4.71%
  dcache           13.98 W     1.68  J     17.47%
  l2                1.68 W     0.20  J      2.09%
  l3                3.44 W     0.41  J      4.29%
  dram              4.30 W     0.52  J      5.37%
  other             0.03 W     3.93 mJ      0.04%

  core             52.84 W     6.35  J     66.03%
  cache            22.86 W     2.75  J     28.56%
  total            80.03 W     9.61  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 3794.69 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/in_mix_50us_10_splash2_lu.cont_large
