/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [6:0] _10_;
  wire [11:0] _11_;
  wire [5:0] _12_;
  wire [11:0] _13_;
  wire [18:0] _14_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~((celloutsig_0_6z | celloutsig_0_24z) & celloutsig_0_10z);
  assign celloutsig_0_33z = ~((celloutsig_0_15z | celloutsig_0_30z) & celloutsig_0_17z);
  assign celloutsig_0_3z = ~((in_data[29] | _01_) & celloutsig_0_1z);
  assign celloutsig_0_45z = ~((celloutsig_0_6z | celloutsig_0_17z) & celloutsig_0_11z);
  assign celloutsig_0_46z = ~((in_data[73] | _02_) & celloutsig_0_31z);
  assign celloutsig_0_49z = ~((celloutsig_0_46z | celloutsig_0_9z) & celloutsig_0_48z);
  assign celloutsig_0_55z = ~((celloutsig_0_23z | celloutsig_0_26z) & celloutsig_0_49z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z | in_data[56]) & celloutsig_0_4z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z | celloutsig_0_3z) & celloutsig_0_3z);
  assign celloutsig_0_7z = ~((celloutsig_0_1z | in_data[13]) & celloutsig_0_1z);
  assign celloutsig_0_88z = ~((celloutsig_0_55z | celloutsig_0_84z) & celloutsig_0_70z);
  assign celloutsig_1_0z = ~((in_data[112] | in_data[150]) & in_data[163]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[187]) & in_data[168]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_2z) & celloutsig_1_1z);
  assign celloutsig_0_8z = ~((celloutsig_0_7z | celloutsig_0_7z) & celloutsig_0_3z);
  assign celloutsig_1_7z = ~((celloutsig_1_3z | in_data[169]) & celloutsig_1_6z);
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_1z) & celloutsig_1_5z);
  assign celloutsig_1_11z = ~((celloutsig_1_5z | celloutsig_1_8z) & celloutsig_1_3z);
  assign celloutsig_0_9z = ~((celloutsig_0_7z | celloutsig_0_6z) & _05_);
  assign celloutsig_1_18z = ~((celloutsig_1_7z | celloutsig_1_2z) & celloutsig_1_11z);
  assign celloutsig_0_11z = ~((celloutsig_0_5z | celloutsig_0_7z) & celloutsig_0_9z);
  assign celloutsig_0_13z = ~((celloutsig_0_5z | celloutsig_0_11z) & celloutsig_0_4z);
  assign celloutsig_0_15z = ~((celloutsig_0_11z | celloutsig_0_5z) & celloutsig_0_1z);
  assign celloutsig_0_1z = ~((_07_ | in_data[91]) & in_data[90]);
  assign celloutsig_0_21z = ~((in_data[13] | celloutsig_0_15z) & _08_);
  assign celloutsig_0_22z = ~((celloutsig_0_3z | _09_) & celloutsig_0_1z);
  assign celloutsig_0_23z = ~((celloutsig_0_16z | celloutsig_0_11z) & celloutsig_0_4z);
  reg [18:0] _42_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _42_ <= 19'h00000;
    else _42_ <= in_data[56:38];
  assign { _14_[18:13], _01_, _11_[10:9], _07_, _11_[7:2], _00_, _11_[0], _14_[0] } = _42_;
  reg [11:0] _43_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _43_ <= 12'h000;
    else _43_ <= { _01_, _11_[10:9], _07_, _11_[7:2], _00_, _11_[0] };
  assign { _13_[11:10], _08_, _05_, _12_[5:2], _03_, _12_[0], _13_[1], _09_ } = _43_;
  reg [6:0] _44_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _44_ <= 7'h00;
    else _44_ <= { celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_19z };
  assign { _06_, _10_[5:3], _04_, _10_[1], _02_ } = _44_;
  assign celloutsig_0_27z = celloutsig_0_25z & ~(celloutsig_0_13z);
  assign celloutsig_0_30z = celloutsig_0_7z & ~(celloutsig_0_8z);
  assign celloutsig_0_37z = celloutsig_0_17z & ~(celloutsig_0_24z);
  assign celloutsig_0_48z = _10_[1] & ~(celloutsig_0_33z);
  assign celloutsig_0_4z = _11_[2] & ~(_05_);
  assign celloutsig_0_69z = celloutsig_0_45z & ~(celloutsig_0_37z);
  assign celloutsig_0_70z = celloutsig_0_69z & ~(celloutsig_0_33z);
  assign celloutsig_0_84z = celloutsig_0_33z & ~(celloutsig_0_22z);
  assign celloutsig_0_87z = celloutsig_0_10z & ~(in_data[70]);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_5z = celloutsig_1_2z & ~(celloutsig_1_3z);
  assign celloutsig_1_6z = celloutsig_1_5z & ~(in_data[98]);
  assign celloutsig_1_19z = celloutsig_1_3z & ~(celloutsig_1_18z);
  assign celloutsig_0_10z = _13_[1] & ~(_11_[10]);
  assign celloutsig_0_14z = celloutsig_0_11z & ~(in_data[49]);
  assign celloutsig_0_16z = celloutsig_0_6z & ~(celloutsig_0_3z);
  assign celloutsig_0_17z = celloutsig_0_7z & ~(celloutsig_0_14z);
  assign celloutsig_0_19z = _12_[5] & ~(celloutsig_0_17z);
  assign celloutsig_0_24z = celloutsig_0_21z & ~(celloutsig_0_5z);
  assign celloutsig_0_25z = celloutsig_0_4z & ~(celloutsig_0_14z);
  assign celloutsig_0_26z = celloutsig_0_11z & ~(celloutsig_0_8z);
  assign { _10_[6], _10_[2], _10_[0] } = { _06_, _04_, _02_ };
  assign { _11_[11], _11_[8], _11_[1] } = { _01_, _07_, _00_ };
  assign _12_[1] = _03_;
  assign { _13_[9:2], _13_[0] } = { _08_, _05_, _12_[5:2], _03_, _12_[0], _09_ };
  assign _14_[12:1] = { _01_, _11_[10:9], _07_, _11_[7:2], _00_, _11_[0] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
