# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart_testing.srcs/sources_1/new/central_interface.vhd" \
"../../../../uart_testing.srcs/sources_1/new/uart_tx.vhd" \
"../../../../uart_testing.srcs/sources_1/new/fifo_protector.vhd" \
"../../../../uart_testing.srcs/sources_1/new/threshold_memory.vhd" \
"../../../../uart_testing.srcs/sources_1/new/image_thresholding.vhd" \
"../../../../uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_central_interface_0_0/fpga_design_central_interface_0_0_sim_netlist.vhdl" \
"../../../../uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_uart_tx_0_0/fpga_design_uart_tx_0_0_sim_netlist.vhdl" \
"../../../../uart_testing.ip_user_files/bd/fpga_design/sim/fpga_design.vhd" \
"../../../../uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_fifo_protector_0_0/fpga_design_fifo_protector_0_0_sim_netlist.vhdl" \
"../../../../uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_fifo_generator_0_0/fpga_design_fifo_generator_0_0_sim_netlist.vhdl" \
"../../../../uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_threshold_memory_0_0/fpga_design_threshold_memory_0_0_sim_netlist.vhdl" \
"../../../../uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_image_thresholding_0_0/fpga_design_image_thresholding_0_0_sim_netlist.vhdl" \
"../../../../uart_testing.srcs/sources_1/bd/FPGA_Design/hdl/fpga_design_wrapper.vhd" \

# Do not sort compile order
nosort
