<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `/Users/rodydavis/.cargo/registry/src/github.com-1ecc6299db9ec823/cranelift-codegen-0.52.0/src/regalloc/pressure.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>pressure.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../cranelift_codegen/index.html'><div class='logo-container'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! Register pressure tracking.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! SSA-based register allocation depends on a spilling phase that &quot;lowers register pressure</span>
<span class="doccomment">//! sufficiently&quot;. This module defines the data structures needed to measure register pressure</span>
<span class="doccomment">//! accurately enough to guarantee that the coloring phase will not run out of registers.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Ideally, measuring register pressure amounts to simply counting the number of live registers at</span>
<span class="doccomment">//! any given program point. This simplistic method has two problems:</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! 1. Registers are not interchangeable. Most ISAs have separate integer and floating-point</span>
<span class="doccomment">//!    register banks, so we need to at least count the number of live registers in each register</span>
<span class="doccomment">//!    bank separately.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! 2. Some ISAs have complicated register aliasing properties. In particular, the 32-bit ARM</span>
<span class="doccomment">//!    ISA has a floating-point register bank where two 32-bit registers alias one 64-bit register.</span>
<span class="doccomment">//!    This makes it difficult to accurately measure register pressure.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! This module deals with the problems via *register banks* and *top-level register classes*.</span>
<span class="doccomment">//! Register classes in different register banks are completely independent, so we can count</span>
<span class="doccomment">//! registers in one bank without worrying about the other bank at all.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! All register classes have a unique top-level register class, and we will count registers for</span>
<span class="doccomment">//! each top-level register class individually. However, a register bank can have multiple</span>
<span class="doccomment">//! top-level register classes that interfere with each other, so all top-level counts need to</span>
<span class="doccomment">//! be considered when determining how many more registers can be allocated.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Currently, the only register bank with multiple top-level registers is the `arm32`</span>
<span class="doccomment">//! floating-point register bank which has `S`, `D`, and `Q` top-level classes.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! # Base and transient counts</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! We maintain two separate register counts per top-level register class: base counts and</span>
<span class="doccomment">//! transient counts. The base counts are adjusted with the `take` and `free` functions. The</span>
<span class="doccomment">//! transient counts are adjusted with `take_transient` and `free_transient`.</span>

<span class="comment">// Remove once we&#39;re using the pressure tracker.</span>
<span class="attribute">#![<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span>

<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">isa</span>::<span class="ident">registers</span>::{<span class="ident">RegClass</span>, <span class="ident">RegClassMask</span>, <span class="ident">RegInfo</span>};
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">regalloc</span>::<span class="ident">RegisterSet</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">cmp</span>::<span class="ident">min</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">fmt</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">iter</span>::<span class="ident">ExactSizeIterator</span>;
<span class="kw">use</span> <span class="ident">cranelift_codegen_shared</span>::<span class="ident">constants</span>::<span class="ident">MAX_TRACKED_TOP_RCS</span>;

<span class="doccomment">/// Information per top-level register class.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Everything but the counts is static information computed from the constructor arguments.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Default</span>)]</span>
<span class="kw">struct</span> <span class="ident">TopRC</span> {
    <span class="doccomment">/// Number of registers currently used from this register class.</span>
    <span class="ident">base_count</span>: <span class="ident">u32</span>,
    <span class="ident">transient_count</span>: <span class="ident">u32</span>,

    <span class="doccomment">/// Max number of registers that can be allocated.</span>
    <span class="ident">limit</span>: <span class="ident">u32</span>,

    <span class="doccomment">/// Register units per register.</span>
    <span class="ident">width</span>: <span class="ident">u8</span>,

    <span class="doccomment">/// The first aliasing top-level RC.</span>
    <span class="ident">first_toprc</span>: <span class="ident">u8</span>,

    <span class="doccomment">/// The number of aliasing top-level RCs.</span>
    <span class="ident">num_toprcs</span>: <span class="ident">u8</span>,
}

<span class="kw">impl</span> <span class="ident">TopRC</span> {
    <span class="kw">fn</span> <span class="ident">total_count</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="ident">base_count</span> <span class="op">+</span> <span class="self">self</span>.<span class="ident">transient_count</span>
    }
}

<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Pressure</span> {
    <span class="doccomment">/// Bit mask of top-level register classes that are aliased by other top-level register classes.</span>
    <span class="doccomment">/// Unaliased register classes can use a simpler interference algorithm.</span>
    <span class="ident">aliased</span>: <span class="ident">RegClassMask</span>,

    <span class="doccomment">/// Current register counts per top-level register class.</span>
    <span class="ident">toprc</span>: [<span class="ident">TopRC</span>; <span class="ident">MAX_TRACKED_TOP_RCS</span>],
}

<span class="kw">impl</span> <span class="ident">Pressure</span> {
    <span class="doccomment">/// Create a new register pressure tracker.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">reginfo</span>: <span class="kw-2">&amp;</span><span class="ident">RegInfo</span>, <span class="ident">usable</span>: <span class="kw-2">&amp;</span><span class="ident">RegisterSet</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">p</span> <span class="op">=</span> <span class="self">Self</span> {
            <span class="ident">aliased</span>: <span class="number">0</span>,
            <span class="ident">toprc</span>: <span class="ident">Default</span>::<span class="ident">default</span>(),
        };

        <span class="comment">// Get the layout of aliasing top-level register classes from the register banks.</span>
        <span class="kw">for</span> <span class="ident">bank</span> <span class="kw">in</span> <span class="ident">reginfo</span>.<span class="ident">banks</span> {
            <span class="kw">let</span> <span class="ident">first</span> <span class="op">=</span> <span class="ident">bank</span>.<span class="ident">first_toprc</span>;
            <span class="kw">let</span> <span class="ident">num</span> <span class="op">=</span> <span class="ident">bank</span>.<span class="ident">num_toprcs</span>;

            <span class="kw">if</span> <span class="ident">bank</span>.<span class="ident">pressure_tracking</span> {
                <span class="kw">for</span> <span class="ident">rc</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">p</span>.<span class="ident">toprc</span>[<span class="ident">first</span>..<span class="ident">first</span> <span class="op">+</span> <span class="ident">num</span>] {
                    <span class="ident">rc</span>.<span class="ident">first_toprc</span> <span class="op">=</span> <span class="ident">first</span> <span class="kw">as</span> <span class="ident">u8</span>;
                    <span class="ident">rc</span>.<span class="ident">num_toprcs</span> <span class="op">=</span> <span class="ident">num</span> <span class="kw">as</span> <span class="ident">u8</span>;
                }

                <span class="comment">// Flag the top-level register classes with aliases.</span>
                <span class="kw">if</span> <span class="ident">num</span> <span class="op">&gt;</span> <span class="number">1</span> {
                    <span class="ident">p</span>.<span class="ident">aliased</span> <span class="op">|</span><span class="op">=</span> ((<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">num</span>) <span class="op">-</span> <span class="number">1</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">first</span>;
                }
            } <span class="kw">else</span> {
                <span class="comment">// This bank has no pressure tracking, so its top-level register classes may exceed</span>
                <span class="comment">// `MAX_TRACKED_TOPRCS`. Fill in dummy entries.</span>
                <span class="kw">for</span> <span class="ident">rc</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">p</span>.<span class="ident">toprc</span>[<span class="ident">first</span>..<span class="ident">min</span>(<span class="ident">first</span> <span class="op">+</span> <span class="ident">num</span>, <span class="ident">MAX_TRACKED_TOP_RCS</span>)] {
                    <span class="comment">// These aren&#39;t used if we don&#39;t set the `aliased` bit.</span>
                    <span class="ident">rc</span>.<span class="ident">first_toprc</span> <span class="op">=</span> <span class="op">!</span><span class="number">0</span>;
                    <span class="ident">rc</span>.<span class="ident">limit</span> <span class="op">=</span> <span class="op">!</span><span class="number">0</span>;
                }
            }
        }

        <span class="comment">// Compute per-class limits from `usable`.</span>
        <span class="kw">for</span> (<span class="ident">toprc</span>, <span class="ident">rc</span>) <span class="kw">in</span> <span class="ident">p</span>
            .<span class="ident">toprc</span>
            .<span class="ident">iter_mut</span>()
            .<span class="ident">take_while</span>(<span class="op">|</span><span class="ident">t</span><span class="op">|</span> <span class="ident">t</span>.<span class="ident">num_toprcs</span> <span class="op">&gt;</span> <span class="number">0</span>)
            .<span class="ident">zip</span>(<span class="ident">reginfo</span>.<span class="ident">classes</span>)
        {
            <span class="ident">toprc</span>.<span class="ident">limit</span> <span class="op">=</span> <span class="ident">usable</span>.<span class="ident">iter</span>(<span class="ident">rc</span>).<span class="ident">len</span>() <span class="kw">as</span> <span class="ident">u32</span>;
            <span class="ident">toprc</span>.<span class="ident">width</span> <span class="op">=</span> <span class="ident">rc</span>.<span class="ident">width</span>;
        }

        <span class="ident">p</span>
    }

    <span class="doccomment">/// Check for an available register in the register class `rc`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// If it is possible to allocate one more register from `rc`&#39;s top-level register class,</span>
    <span class="doccomment">/// returns 0.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// If not, returns a bit-mask of top-level register classes that are interfering. Register</span>
    <span class="doccomment">/// pressure should be eased in one of the returned top-level register classes before calling</span>
    <span class="doccomment">/// `can_take()` to check again.</span>
    <span class="kw">fn</span> <span class="ident">check_avail</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">rc</span>: <span class="ident">RegClass</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">RegClassMask</span> {
        <span class="kw">let</span> <span class="ident">entry</span> <span class="op">=</span> <span class="kw">match</span> <span class="self">self</span>.<span class="ident">toprc</span>.<span class="ident">get</span>(<span class="ident">rc</span>.<span class="ident">toprc</span> <span class="kw">as</span> <span class="ident">usize</span>) {
            <span class="prelude-val">None</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw">return</span> <span class="number">0</span>, <span class="comment">// Not a pressure tracked bank.</span>
            <span class="prelude-val">Some</span>(<span class="ident">e</span>) <span class="op">=</span><span class="op">&gt;</span> <span class="ident">e</span>,
        };
        <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">rc</span>.<span class="ident">toprc</span>;
        <span class="kw">if</span> (<span class="self">self</span>.<span class="ident">aliased</span> <span class="op">&amp;</span> <span class="ident">mask</span>) <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
            <span class="comment">// This is a simple unaliased top-level register class.</span>
            <span class="kw">if</span> <span class="ident">entry</span>.<span class="ident">total_count</span>() <span class="op">&lt;</span> <span class="ident">entry</span>.<span class="ident">limit</span> {
                <span class="number">0</span>
            } <span class="kw">else</span> {
                <span class="ident">mask</span>
            }
        } <span class="kw">else</span> {
            <span class="comment">// This is the more complicated case. The top-level register class has aliases.</span>
            <span class="self">self</span>.<span class="ident">check_avail_aliased</span>(<span class="ident">entry</span>)
        }
    }

    <span class="doccomment">/// Check for an available register in a top-level register class that may have aliases.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This is the out-of-line slow path for `check_avail()`.</span>
    <span class="kw">fn</span> <span class="ident">check_avail_aliased</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">entry</span>: <span class="kw-2">&amp;</span><span class="ident">TopRC</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">RegClassMask</span> {
        <span class="kw">let</span> <span class="ident">first</span> <span class="op">=</span> <span class="ident">usize</span>::<span class="ident">from</span>(<span class="ident">entry</span>.<span class="ident">first_toprc</span>);
        <span class="kw">let</span> <span class="ident">num</span> <span class="op">=</span> <span class="ident">usize</span>::<span class="ident">from</span>(<span class="ident">entry</span>.<span class="ident">num_toprcs</span>);
        <span class="kw">let</span> <span class="ident">width</span> <span class="op">=</span> <span class="ident">u32</span>::<span class="ident">from</span>(<span class="ident">entry</span>.<span class="ident">width</span>);
        <span class="kw">let</span> <span class="ident">ulimit</span> <span class="op">=</span> <span class="ident">entry</span>.<span class="ident">limit</span> <span class="op">*</span> <span class="ident">width</span>;

        <span class="comment">// Count up the number of available register units.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">units</span> <span class="op">=</span> <span class="number">0</span>;
        <span class="kw">for</span> (<span class="ident">rc</span>, <span class="ident">rci</span>) <span class="kw">in</span> <span class="self">self</span>.<span class="ident">toprc</span>[<span class="ident">first</span>..<span class="ident">first</span> <span class="op">+</span> <span class="ident">num</span>].<span class="ident">iter</span>().<span class="ident">zip</span>(<span class="ident">first</span>..) {
            <span class="kw">let</span> <span class="ident">rcw</span> <span class="op">=</span> <span class="ident">u32</span>::<span class="ident">from</span>(<span class="ident">rc</span>.<span class="ident">width</span>);
            <span class="comment">// If `rc.width` is smaller than `width`, each register in `rc` could potentially block</span>
            <span class="comment">// one of ours. This is assuming that none of the smaller registers are straddling the</span>
            <span class="comment">// bigger ones.</span>
            <span class="comment">//</span>
            <span class="comment">// If `rc.width` is larger than `width`, we are also assuming that the registers are</span>
            <span class="comment">// aligned and `rc.width` is a multiple of `width`.</span>
            <span class="kw">let</span> <span class="ident">u</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">rcw</span> <span class="op">&lt;</span> <span class="ident">width</span> {
                <span class="comment">// We can&#39;t take more than the total number of register units in the class.</span>
                <span class="comment">// This matters for arm32 S-registers which can only ever lock out 16 D-registers.</span>
                <span class="ident">min</span>(<span class="ident">rc</span>.<span class="ident">total_count</span>() <span class="op">*</span> <span class="ident">width</span>, <span class="ident">rc</span>.<span class="ident">limit</span> <span class="op">*</span> <span class="ident">rcw</span>)
            } <span class="kw">else</span> {
                <span class="ident">rc</span>.<span class="ident">total_count</span>() <span class="op">*</span> <span class="ident">rcw</span>
            };

            <span class="comment">// If this top-level RC on its own is responsible for exceeding our limit, return it</span>
            <span class="comment">// early to guarantee that registers here are spilled before spilling other registers</span>
            <span class="comment">// unnecessarily.</span>
            <span class="kw">if</span> <span class="ident">u</span> <span class="op">&gt;</span><span class="op">=</span> <span class="ident">ulimit</span> {
                <span class="kw">return</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">rci</span>;
            }

            <span class="ident">units</span> <span class="op">+</span><span class="op">=</span> <span class="ident">u</span>;
        }

        <span class="comment">// We&#39;ve counted up the worst-case number of register units claimed by all aliasing</span>
        <span class="comment">// classes. Compare to the unit limit in this class.</span>
        <span class="kw">if</span> <span class="ident">units</span> <span class="op">&lt;</span> <span class="ident">ulimit</span> {
            <span class="number">0</span>
        } <span class="kw">else</span> {
            <span class="comment">// Registers need to be spilled from any one of the aliasing classes.</span>
            ((<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">num</span>) <span class="op">-</span> <span class="number">1</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">first</span>
        }
    }

    <span class="doccomment">/// Take a register from `rc`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This does not check if there are enough registers available.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">take</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">rc</span>: <span class="ident">RegClass</span>) {
        <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">t</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">toprc</span>.<span class="ident">get_mut</span>(<span class="ident">rc</span>.<span class="ident">toprc</span> <span class="kw">as</span> <span class="ident">usize</span>) {
            <span class="ident">t</span>.<span class="ident">base_count</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
        }
    }

    <span class="doccomment">/// Free a register in `rc`.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">free</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">rc</span>: <span class="ident">RegClass</span>) {
        <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">t</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">toprc</span>.<span class="ident">get_mut</span>(<span class="ident">rc</span>.<span class="ident">toprc</span> <span class="kw">as</span> <span class="ident">usize</span>) {
            <span class="ident">t</span>.<span class="ident">base_count</span> <span class="op">-</span><span class="op">=</span> <span class="number">1</span>;
        }
    }

    <span class="doccomment">/// Reset all counts to 0, both base and transient.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">reset</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) {
        <span class="kw">for</span> <span class="ident">e</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">toprc</span> {
            <span class="ident">e</span>.<span class="ident">base_count</span> <span class="op">=</span> <span class="number">0</span>;
            <span class="ident">e</span>.<span class="ident">transient_count</span> <span class="op">=</span> <span class="number">0</span>;
        }
    }

    <span class="doccomment">/// Try to increment a transient counter.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This will fail if there are not enough registers available.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">take_transient</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">rc</span>: <span class="ident">RegClass</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">RegClassMask</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">check_avail</span>(<span class="ident">rc</span>);
        <span class="kw">if</span> <span class="ident">mask</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">t</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">toprc</span>.<span class="ident">get_mut</span>(<span class="ident">rc</span>.<span class="ident">toprc</span> <span class="kw">as</span> <span class="ident">usize</span>) {
                <span class="ident">t</span>.<span class="ident">transient_count</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
            }

            <span class="prelude-val">Ok</span>(())
        } <span class="kw">else</span> {
            <span class="prelude-val">Err</span>(<span class="ident">mask</span>)
        }
    }

    <span class="doccomment">/// Reset all transient counts to 0.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">reset_transient</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) {
        <span class="kw">for</span> <span class="ident">e</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">toprc</span> {
            <span class="ident">e</span>.<span class="ident">transient_count</span> <span class="op">=</span> <span class="number">0</span>;
        }
    }

    <span class="doccomment">/// Preserve the transient counts by transferring them to the base counts.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">preserve_transient</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) {
        <span class="kw">for</span> <span class="ident">e</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">toprc</span> {
            <span class="ident">e</span>.<span class="ident">base_count</span> <span class="op">+</span><span class="op">=</span> <span class="ident">e</span>.<span class="ident">transient_count</span>;
            <span class="ident">e</span>.<span class="ident">transient_count</span> <span class="op">=</span> <span class="number">0</span>;
        }
    }
}

<span class="kw">impl</span> <span class="ident">fmt</span>::<span class="ident">Display</span> <span class="kw">for</span> <span class="ident">Pressure</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">fmt</span>::<span class="ident">Formatter</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="prelude-ty">Result</span> {
        <span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot;Pressure[&quot;</span>)<span class="question-mark">?</span>;
        <span class="kw">for</span> <span class="ident">rc</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">toprc</span> {
            <span class="kw">if</span> <span class="ident">rc</span>.<span class="ident">limit</span> <span class="op">&gt;</span> <span class="number">0</span> <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">rc</span>.<span class="ident">limit</span> <span class="op">&lt;</span> <span class="op">!</span><span class="number">0</span> {
                <span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot; {}+{}/{}&quot;</span>, <span class="ident">rc</span>.<span class="ident">base_count</span>, <span class="ident">rc</span>.<span class="ident">transient_count</span>, <span class="ident">rc</span>.<span class="ident">limit</span>)<span class="question-mark">?</span>;
            }
        }
        <span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot; ]&quot;</span>)
    }
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">test</span>)]</span>
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;arm32&quot;</span>)]</span>
<span class="kw">mod</span> <span class="ident">tests</span> {
    <span class="kw">use</span> <span class="kw">super</span>::<span class="ident">Pressure</span>;
    <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">isa</span>::{<span class="ident">RegClass</span>, <span class="ident">TargetIsa</span>};
    <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">regalloc</span>::<span class="ident">RegisterSet</span>;
    <span class="kw">use</span> <span class="ident">alloc</span>::<span class="ident">boxed</span>::<span class="ident">Box</span>;
    <span class="kw">use</span> <span class="ident">core</span>::<span class="ident">borrow</span>::<span class="ident">Borrow</span>;
    <span class="kw">use</span> <span class="ident">core</span>::<span class="ident">str</span>::<span class="ident">FromStr</span>;
    <span class="kw">use</span> <span class="ident">target_lexicon</span>::<span class="ident">triple</span>;

    <span class="comment">// Make an arm32 `TargetIsa`, if possible.</span>
    <span class="kw">fn</span> <span class="ident">arm32</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">Box</span><span class="op">&lt;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span><span class="op">&gt;</span><span class="op">&gt;</span> {
        <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">isa</span>;
        <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">settings</span>;

        <span class="kw">let</span> <span class="ident">shared_builder</span> <span class="op">=</span> <span class="ident">settings</span>::<span class="ident">builder</span>();
        <span class="kw">let</span> <span class="ident">shared_flags</span> <span class="op">=</span> <span class="ident">settings</span>::<span class="ident">Flags</span>::<span class="ident">new</span>(<span class="ident">shared_builder</span>);

        <span class="ident">isa</span>::<span class="ident">lookup</span>(<span class="macro">triple</span><span class="macro">!</span>(<span class="string">&quot;arm&quot;</span>))
            .<span class="ident">ok</span>()
            .<span class="ident">map</span>(<span class="op">|</span><span class="ident">b</span><span class="op">|</span> <span class="ident">b</span>.<span class="ident">finish</span>(<span class="ident">shared_flags</span>))
    }

    <span class="comment">// Get a register class by name.</span>
    <span class="kw">fn</span> <span class="ident">rc_by_name</span>(<span class="ident">isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>, <span class="ident">name</span>: <span class="kw-2">&amp;</span><span class="ident">str</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">RegClass</span> {
        <span class="ident">isa</span>.<span class="ident">register_info</span>()
            .<span class="ident">classes</span>
            .<span class="ident">iter</span>()
            .<span class="ident">find</span>(<span class="op">|</span><span class="ident">rc</span><span class="op">|</span> <span class="ident">rc</span>.<span class="ident">name</span> <span class="op">=</span><span class="op">=</span> <span class="ident">name</span>)
            .<span class="ident">expect</span>(<span class="string">&quot;Can&#39;t find named register class.&quot;</span>)
    }

    <span class="attribute">#[<span class="ident">test</span>]</span>
    <span class="kw">fn</span> <span class="ident">basic_counting</span>() {
        <span class="kw">let</span> <span class="ident">isa</span> <span class="op">=</span> <span class="ident">arm32</span>().<span class="ident">expect</span>(<span class="string">&quot;This test requires arm32 support&quot;</span>);
        <span class="kw">let</span> <span class="ident">isa</span> <span class="op">=</span> <span class="ident">isa</span>.<span class="ident">borrow</span>();
        <span class="kw">let</span> <span class="ident">gpr</span> <span class="op">=</span> <span class="ident">rc_by_name</span>(<span class="ident">isa</span>, <span class="string">&quot;GPR&quot;</span>);
        <span class="kw">let</span> <span class="ident">s</span> <span class="op">=</span> <span class="ident">rc_by_name</span>(<span class="ident">isa</span>, <span class="string">&quot;S&quot;</span>);
        <span class="kw">let</span> <span class="ident">reginfo</span> <span class="op">=</span> <span class="ident">isa</span>.<span class="ident">register_info</span>();
        <span class="kw">let</span> <span class="ident">regs</span> <span class="op">=</span> <span class="ident">RegisterSet</span>::<span class="ident">new</span>();

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pressure</span> <span class="op">=</span> <span class="ident">Pressure</span>::<span class="ident">new</span>(<span class="kw-2">&amp;</span><span class="ident">reginfo</span>, <span class="kw-2">&amp;</span><span class="ident">regs</span>);
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">count</span> <span class="op">=</span> <span class="number">0</span>;
        <span class="kw">while</span> <span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">gpr</span>) <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
            <span class="ident">pressure</span>.<span class="ident">take</span>(<span class="ident">gpr</span>);
            <span class="ident">count</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
        }
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">count</span>, <span class="number">16</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">gpr</span>), <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">gpr</span>.<span class="ident">toprc</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">s</span>), <span class="number">0</span>);
        <span class="ident">pressure</span>.<span class="ident">free</span>(<span class="ident">gpr</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">gpr</span>), <span class="number">0</span>);
        <span class="ident">pressure</span>.<span class="ident">take</span>(<span class="ident">gpr</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">gpr</span>), <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">gpr</span>.<span class="ident">toprc</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">s</span>), <span class="number">0</span>);
        <span class="ident">pressure</span>.<span class="ident">reset</span>();
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">gpr</span>), <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">s</span>), <span class="number">0</span>);
    }

    <span class="attribute">#[<span class="ident">test</span>]</span>
    <span class="kw">fn</span> <span class="ident">arm_float_bank</span>() {
        <span class="kw">let</span> <span class="ident">isa</span> <span class="op">=</span> <span class="ident">arm32</span>().<span class="ident">expect</span>(<span class="string">&quot;This test requires arm32 support&quot;</span>);
        <span class="kw">let</span> <span class="ident">isa</span> <span class="op">=</span> <span class="ident">isa</span>.<span class="ident">borrow</span>();
        <span class="kw">let</span> <span class="ident">s</span> <span class="op">=</span> <span class="ident">rc_by_name</span>(<span class="ident">isa</span>, <span class="string">&quot;S&quot;</span>);
        <span class="kw">let</span> <span class="ident">d</span> <span class="op">=</span> <span class="ident">rc_by_name</span>(<span class="ident">isa</span>, <span class="string">&quot;D&quot;</span>);
        <span class="kw">let</span> <span class="ident">q</span> <span class="op">=</span> <span class="ident">rc_by_name</span>(<span class="ident">isa</span>, <span class="string">&quot;Q&quot;</span>);
        <span class="kw">let</span> <span class="ident">reginfo</span> <span class="op">=</span> <span class="ident">isa</span>.<span class="ident">register_info</span>();
        <span class="kw">let</span> <span class="ident">regs</span> <span class="op">=</span> <span class="ident">RegisterSet</span>::<span class="ident">new</span>();

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pressure</span> <span class="op">=</span> <span class="ident">Pressure</span>::<span class="ident">new</span>(<span class="kw-2">&amp;</span><span class="ident">reginfo</span>, <span class="kw-2">&amp;</span><span class="ident">regs</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">s</span>), <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">d</span>), <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">q</span>), <span class="number">0</span>);

        <span class="comment">// Allocating a single S-register should not affect availability.</span>
        <span class="ident">pressure</span>.<span class="ident">take</span>(<span class="ident">s</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">s</span>), <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">d</span>), <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">q</span>), <span class="number">0</span>);

        <span class="ident">pressure</span>.<span class="ident">take</span>(<span class="ident">d</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">s</span>), <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">d</span>), <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">q</span>), <span class="number">0</span>);

        <span class="ident">pressure</span>.<span class="ident">take</span>(<span class="ident">q</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">s</span>), <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">d</span>), <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">q</span>), <span class="number">0</span>);

        <span class="comment">// Take a total of 16 S-regs.</span>
        <span class="kw">for</span> <span class="kw">_</span> <span class="kw">in</span> <span class="number">1</span>..<span class="number">16</span> {
            <span class="ident">pressure</span>.<span class="ident">take</span>(<span class="ident">s</span>);
        }
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">s</span>), <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">d</span>), <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">q</span>), <span class="number">0</span>);

        <span class="comment">// We&#39;ve taken 16 S, 1 D, and 1 Q. There should be 6 more Qs.</span>
        <span class="kw">for</span> <span class="kw">_</span> <span class="kw">in</span> <span class="number">0</span>..<span class="number">6</span> {
            <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">d</span>), <span class="number">0</span>);
            <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">q</span>), <span class="number">0</span>);
            <span class="ident">pressure</span>.<span class="ident">take</span>(<span class="ident">q</span>);
        }

        <span class="comment">// We&#39;ve taken 16 S, 1 D, and 7 Qs.</span>
        <span class="macro">assert</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">s</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>);
        <span class="macro">assert_eq</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">d</span>), <span class="number">0</span>);
        <span class="macro">assert</span><span class="macro">!</span>(<span class="ident">pressure</span>.<span class="ident">check_avail</span>(<span class="ident">q</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>);
    }
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "cranelift_codegen";</script><script src="../../../aliases.js"></script><script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script><script defer src="../../../search-index.js"></script></body></html>