# Half_Adder_using_verilog
This repository contains a Half Adder implementation using Verilog HDL. A Half Adder is a fundamental combinational circuit that performs the addition of two binary digits and outputs the sum and carry.
