$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  8 # a [7:0] $end
  $var wire  1 $ clk $end
  $var wire  3 % count [2:0] $end
  $var wire  8 ' dout [7:0] $end
  $var wire  1 & lin $end
  $scope module top $end
   $var wire  8 # a [7:0] $end
   $var wire  1 $ clk $end
   $var wire  3 % count [2:0] $end
   $var wire  8 ' dout [7:0] $end
   $var wire  1 & lin $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000000 #
1$
b000 %
0&
b00000000 '
#2
0$
#3
b10101010 #
1$
b001 %
b10101010 '
#4
0$
#5
1$
b010 %
b01010101 '
#6
0$
#7
1$
b00101010 '
#8
0$
#9
1$
b011 %
b01010100 '
#10
0$
#11
1$
b10101000 '
#12
0$
#13
1$
b100 %
b11010100 '
#14
0$
#15
1$
b11101010 '
#16
0$
#17
1$
b101 %
1&
b11110101 '
#18
0$
#19
1$
b11111010 '
#20
0$
#21
1$
b110 %
b01111101 '
#22
0$
#23
1$
b10111110 '
#24
0$
#25
1$
b01011111 '
#26
0$
#27
1$
b10101111 '
#28
0$
#29
1$
b111 %
b01011111 '
#30
0$
#31
1$
b10111110 '
#32
0$
#33
1$
b01111101 '
#34
0$
#35
1$
b11111010 '
#36
0$
#37
