#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x151805b60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x151805cd0 .scope module, "test" "test" 3 3;
 .timescale 0 0;
v0x15182c900_0 .var "clk_1", 0 0;
v0x15182ca10_0 .var "clk_2", 0 0;
v0x15182cb20_0 .net "data_1", 7 0, v0x151829030_0;  1 drivers
v0x15182cbb0_0 .net "data_2", 7 0, L_0x15182d670;  1 drivers
v0x15182cc40_0 .net "data_out", 7 0, v0x15182b040_0;  1 drivers
v0x15182cd10_0 .var "idle_s", 0 0;
v0x15182cda0_0 .net "ready_1", 0 0, L_0x15182dd00;  1 drivers
v0x15182ce30_0 .net "ready_2", 0 0, L_0x15182d600;  1 drivers
v0x15182cf00_0 .net "ready_level", 0 0, v0x1518299e0_0;  1 drivers
v0x15182d090_0 .var "reset_1", 0 0;
v0x15182d1a0_0 .var "reset_2", 0 0;
v0x15182d2b0_0 .var "time_", 15 0;
v0x15182d340_0 .var "time_add", 3 0;
v0x15182d3d0_0 .net "valid_1", 0 0, v0x151829210_0;  1 drivers
v0x15182d460_0 .net "valid_2", 0 0, v0x15182a9c0_0;  1 drivers
v0x15182d4f0_0 .net "valid_level", 0 0, v0x15182c050_0;  1 drivers
S_0x15180c120 .scope module, "master_" "master" 3 21, 4 1 0, S_0x151805cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_1";
    .port_info 1 /INPUT 1 "reset_1";
    .port_info 2 /INPUT 1 "ready_1";
    .port_info 3 /OUTPUT 1 "valid_1";
    .port_info 4 /OUTPUT 8 "data_1";
v0x151815fb0_0 .net "clk_1", 0 0, v0x15182c900_0;  1 drivers
v0x151829030_0 .var "data_1", 7 0;
v0x1518290d0_0 .net "ready_1", 0 0, L_0x15182dd00;  alias, 1 drivers
v0x151829180_0 .net "reset_1", 0 0, v0x15182d090_0;  1 drivers
v0x151829210_0 .var "valid_1", 0 0;
E_0x151808ba0 .event posedge, v0x151829180_0, v0x151815fb0_0;
S_0x151829370 .scope module, "rx" "handshake_reciever" 3 39, 5 8 0, S_0x151805cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_2";
    .port_info 1 /INPUT 1 "reset_2";
    .port_info 2 /INPUT 8 "data_1";
    .port_info 3 /OUTPUT 8 "data_2";
    .port_info 4 /INPUT 1 "ready_2";
    .port_info 5 /OUTPUT 1 "ready_level";
    .port_info 6 /INPUT 1 "valid_level";
    .port_info 7 /OUTPUT 1 "valid_2";
L_0x15182d670 .functor BUFZ 8, v0x15182a630_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15182d6e0 .functor AND 1, L_0x15182d600, v0x15182a9c0_0, C4<1>, C4<1>;
v0x15182a410_0 .net "clk_2", 0 0, v0x15182ca10_0;  1 drivers
v0x15182a4f0_0 .net "data_1", 7 0, v0x151829030_0;  alias, 1 drivers
v0x15182a580_0 .net "data_2", 7 0, L_0x15182d670;  alias, 1 drivers
v0x15182a630_0 .var "data_reg", 7 0;
v0x15182a6d0_0 .net "ready_2", 0 0, L_0x15182d600;  alias, 1 drivers
v0x15182a7b0_0 .net "ready_level", 0 0, v0x1518299e0_0;  alias, 1 drivers
v0x15182a840_0 .net "ready_pulse_2", 0 0, L_0x15182d6e0;  1 drivers
v0x15182a8f0_0 .net "reset_2", 0 0, v0x15182d1a0_0;  1 drivers
v0x15182a9c0_0 .var "valid_2", 0 0;
v0x15182aad0_0 .net "valid_level", 0 0, v0x15182c050_0;  alias, 1 drivers
v0x15182ab60_0 .net "valid_pulse_2", 0 0, L_0x15182d980;  1 drivers
S_0x151829630 .scope module, "ready_sender" "sender_pulse_syn" 5 26, 6 4 0, S_0x151829370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pulse_in";
    .port_info 3 /OUTPUT 1 "level";
L_0x15182d7d0 .functor NOT 1, v0x151829cb0_0, C4<0>, C4<0>, C4<0>;
L_0x15182d840 .functor AND 1, L_0x15182d7d0, L_0x15182d6e0, C4<1>, C4<1>;
L_0x15182d8b0 .functor XOR 1, L_0x15182d840, v0x1518299e0_0, C4<0>, C4<0>;
v0x151829880_0 .net *"_ivl_0", 0 0, L_0x15182d7d0;  1 drivers
v0x151829940_0 .net "clk", 0 0, v0x15182ca10_0;  alias, 1 drivers
v0x1518299e0_0 .var "level", 0 0;
v0x151829a90_0 .net "level_next", 0 0, L_0x15182d8b0;  1 drivers
v0x151829b30_0 .net "pulse_edge", 0 0, L_0x15182d840;  1 drivers
v0x151829c10_0 .net "pulse_in", 0 0, L_0x15182d6e0;  alias, 1 drivers
v0x151829cb0_0 .var "pulse_temp", 0 0;
v0x151829d50_0 .net "reset", 0 0, v0x15182d1a0_0;  alias, 1 drivers
E_0x151829850 .event posedge, v0x151829d50_0, v0x151829940_0;
S_0x151829e30 .scope module, "valid_reciever" "reciever_pulse_syn" 5 32, 6 31 0, S_0x151829370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "level";
    .port_info 3 /OUTPUT 1 "pulse_out";
L_0x15182d980 .functor XOR 1, v0x15182a1a0_0, v0x15182c050_0, C4<0>, C4<0>;
v0x15182a060_0 .net "clk", 0 0, v0x15182ca10_0;  alias, 1 drivers
v0x15182a110_0 .net "level", 0 0, v0x15182c050_0;  alias, 1 drivers
v0x15182a1a0_0 .var "level_q", 0 0;
v0x15182a250_0 .net "pulse_out", 0 0, L_0x15182d980;  alias, 1 drivers
v0x15182a2f0_0 .net "reset", 0 0, v0x15182d1a0_0;  alias, 1 drivers
S_0x15182ac60 .scope module, "slave_" "slave" 3 29, 7 1 0, S_0x151805cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_2";
    .port_info 1 /INPUT 1 "reset_2";
    .port_info 2 /INPUT 1 "valid_2";
    .port_info 3 /INPUT 8 "data_2";
    .port_info 4 /INPUT 1 "idle_s";
    .port_info 5 /OUTPUT 1 "ready_2";
    .port_info 6 /OUTPUT 8 "data_out";
L_0x15182d600 .functor NOT 1, v0x15182cd10_0, C4<0>, C4<0>, C4<0>;
v0x15182aef0_0 .net "clk_2", 0 0, v0x15182ca10_0;  alias, 1 drivers
v0x15182af80_0 .net "data_2", 7 0, L_0x15182d670;  alias, 1 drivers
v0x15182b040_0 .var "data_out", 7 0;
v0x15182b0f0_0 .net "idle_s", 0 0, v0x15182cd10_0;  1 drivers
v0x15182b190_0 .net "ready_2", 0 0, L_0x15182d600;  alias, 1 drivers
v0x15182b260_0 .net "reset_2", 0 0, v0x15182d1a0_0;  alias, 1 drivers
v0x15182b2f0_0 .net "valid_2", 0 0, v0x15182a9c0_0;  alias, 1 drivers
S_0x15182b430 .scope module, "tx" "handshake_sender" 3 50, 5 65 0, S_0x151805cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_1";
    .port_info 1 /INPUT 1 "reset_1";
    .port_info 2 /INPUT 1 "valid_1";
    .port_info 3 /OUTPUT 1 "valid_level";
    .port_info 4 /INPUT 1 "ready_level";
    .port_info 5 /OUTPUT 1 "ready_1";
v0x15182c490_0 .net "clk_1", 0 0, v0x15182c900_0;  alias, 1 drivers
v0x15182c530_0 .net "ready_1", 0 0, L_0x15182dd00;  alias, 1 drivers
v0x15182c610_0 .net "ready_level", 0 0, v0x1518299e0_0;  alias, 1 drivers
v0x15182c6a0_0 .net "reset_1", 0 0, v0x15182d090_0;  alias, 1 drivers
v0x15182c730_0 .net "valid_1", 0 0, v0x151829210_0;  alias, 1 drivers
v0x15182c840_0 .net "valid_level", 0 0, v0x15182c050_0;  alias, 1 drivers
S_0x15182b6b0 .scope module, "ready_reciever" "reciever_pulse_syn" 5 82, 6 31 0, S_0x15182b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "level";
    .port_info 3 /OUTPUT 1 "pulse_out";
L_0x15182dd00 .functor XOR 1, v0x15182ba50_0, v0x1518299e0_0, C4<0>, C4<0>;
v0x15182b900_0 .net "clk", 0 0, v0x15182c900_0;  alias, 1 drivers
v0x15182b9c0_0 .net "level", 0 0, v0x1518299e0_0;  alias, 1 drivers
v0x15182ba50_0 .var "level_q", 0 0;
v0x15182bae0_0 .net "pulse_out", 0 0, L_0x15182dd00;  alias, 1 drivers
v0x15182bb90_0 .net "reset", 0 0, v0x15182d090_0;  alias, 1 drivers
S_0x15182bc90 .scope module, "valid_sender" "sender_pulse_syn" 5 76, 6 4 0, S_0x15182b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pulse_in";
    .port_info 3 /OUTPUT 1 "level";
L_0x15182da50 .functor NOT 1, v0x15182c310_0, C4<0>, C4<0>, C4<0>;
L_0x15182db00 .functor AND 1, L_0x15182da50, v0x151829210_0, C4<1>, C4<1>;
L_0x15182dc70 .functor XOR 1, L_0x15182db00, v0x15182c050_0, C4<0>, C4<0>;
v0x15182bec0_0 .net *"_ivl_0", 0 0, L_0x15182da50;  1 drivers
v0x15182bf70_0 .net "clk", 0 0, v0x15182c900_0;  alias, 1 drivers
v0x15182c050_0 .var "level", 0 0;
v0x15182c120_0 .net "level_next", 0 0, L_0x15182dc70;  1 drivers
v0x15182c1b0_0 .net "pulse_edge", 0 0, L_0x15182db00;  1 drivers
v0x15182c280_0 .net "pulse_in", 0 0, v0x151829210_0;  alias, 1 drivers
v0x15182c310_0 .var "pulse_temp", 0 0;
v0x15182c3a0_0 .net "reset", 0 0, v0x15182d090_0;  alias, 1 drivers
    .scope S_0x15180c120;
T_0 ;
    %wait E_0x151808ba0;
    %load/vec4 v0x151829180_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151829210_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x151829030_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1518290d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151829210_0, 0;
    %load/vec4 v0x151829030_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x151829030_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x151829030_0;
    %assign/vec4 v0x151829030_0, 0;
    %load/vec4 v0x151829210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151829210_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151829210_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15182ac60;
T_1 ;
    %wait E_0x151829850;
    %load/vec4 v0x15182b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15182b040_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15182b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x15182af80_0;
    %assign/vec4 v0x15182b040_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x15182b040_0;
    %assign/vec4 v0x15182b040_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x151829630;
T_2 ;
    %wait E_0x151829850;
    %load/vec4 v0x151829d50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151829cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1518299e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x151829c10_0;
    %assign/vec4 v0x151829cb0_0, 0;
    %load/vec4 v0x151829a90_0;
    %assign/vec4 v0x1518299e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x151829e30;
T_3 ;
    %wait E_0x151829850;
    %load/vec4 v0x15182a2f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15182a1a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15182a110_0;
    %assign/vec4 v0x15182a1a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x151829370;
T_4 ;
    %wait E_0x151829850;
    %load/vec4 v0x15182a8f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15182a9c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15182a630_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15182ab60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15182a9c0_0, 0;
    %load/vec4 v0x15182a4f0_0;
    %assign/vec4 v0x15182a630_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x15182a630_0;
    %assign/vec4 v0x15182a630_0, 0;
    %load/vec4 v0x15182a6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15182a9c0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x15182a9c0_0;
    %assign/vec4 v0x15182a9c0_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15182bc90;
T_5 ;
    %wait E_0x151808ba0;
    %load/vec4 v0x15182c3a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15182c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15182c050_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15182c280_0;
    %assign/vec4 v0x15182c310_0, 0;
    %load/vec4 v0x15182c120_0;
    %assign/vec4 v0x15182c050_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15182b6b0;
T_6 ;
    %wait E_0x151808ba0;
    %load/vec4 v0x15182bb90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15182ba50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15182b9c0_0;
    %assign/vec4 v0x15182ba50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x151805cd0;
T_7 ;
    %delay 7, 0;
    %load/vec4 v0x15182c900_0;
    %inv;
    %store/vec4 v0x15182c900_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x151805cd0;
T_8 ;
    %delay 13, 0;
    %load/vec4 v0x15182ca10_0;
    %inv;
    %store/vec4 v0x15182ca10_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x151805cd0;
T_9 ;
    %delay 1, 0;
    %vpi_call/w 3 72 "$display", "time = %d, data_1=%d,   data_2=%d,   data_out=%d,   valid_1=%d,   valid_2=%d,   ready_1=%d,   ready_2=%d,   ready_level=%d,   valid_level=%d,   idle_s=%d", v0x15182d2b0_0, v0x15182cb20_0, v0x15182cbb0_0, v0x15182cc40_0, v0x15182d3d0_0, v0x15182d460_0, v0x15182cda0_0, v0x15182ce30_0, v0x15182cf00_0, v0x15182d4f0_0, v0x15182cd10_0 {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_0x151805cd0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15182c900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15182ca10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15182d090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15182d1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15182cd10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15182cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15182d090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15182d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x15182d2b0_0, 0, 16;
T_10.0 ;
    %load/vec4 v0x15182d2b0_0;
    %cmpi/u 1000, 0, 16;
    %jmp/0xz T_10.1, 5;
    %vpi_func 3 89 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x15182d340_0, 0, 4;
    %load/vec4 v0x15182cd10_0;
    %inv;
    %store/vec4 v0x15182cd10_0, 0, 1;
    %load/vec4 v0x15182d340_0;
    %pad/u 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x15182d2b0_0;
    %load/vec4 v0x15182d340_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x15182d2b0_0, 0, 16;
    %jmp T_10.0;
T_10.1 ;
    %delay 100, 0;
    %vpi_call/w 3 94 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "testbench/hs_tb.sv";
    "verilog/master.sv";
    "verilog/handshaking.sv";
    "verilog/pulse_synchronizor.sv";
    "verilog/slave.sv";
