{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613551163782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613551163782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 17 15:39:23 2021 " "Processing started: Wed Feb 17 15:39:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613551163782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551163782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off backprop_stack -c backprop_stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off backprop_stack -c backprop_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551163782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613551164125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613551164125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "continuous_systolic.sv 1 1 " "Found 1 design units, including 1 entities, in source file continuous_systolic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 continuous_systolic " "Found entity 1: continuous_systolic" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551170208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551170208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 1 1 " "Found 1 design units, including 1 entities, in source file /neural-burning/mult_matrix_prep/mult_matrix_prep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_matrix_prep " "Found entity 1: mult_matrix_prep" {  } { { "../mult_matrix_prep/mult_matrix_prep.sv" "" { Text "G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551170209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551170209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_to_z_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file z_to_z_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 z_to_z_calculator " "Found entity 1: z_to_z_calculator" {  } { { "z_to_z_calculator.sv" "" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551170210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551170210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/general_data_operator/src/gdo.sv 1 0 " "Found 1 design units, including 0 entities, in source file /neural-burning/general_data_operator/src/gdo.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gdo (SystemVerilog) " "Found design unit 1: gdo (SystemVerilog)" {  } { { "../general_data_operator/src/gdo.sv" "" { Text "G:/neural-burning/general_data_operator/src/gdo.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551170211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551170211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file backprop_stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backprop_stack " "Found entity 1: backprop_stack" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551170213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551170213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "z_to_z_calculator " "Elaborating entity \"z_to_z_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613551170254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_matrix_prep mult_matrix_prep:mult_z_to_z_matrix_prep_inst " "Elaborating entity \"mult_matrix_prep\" for hierarchy \"mult_matrix_prep:mult_z_to_z_matrix_prep_inst\"" {  } { { "z_to_z_calculator.sv" "mult_z_to_z_matrix_prep_inst" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551170256 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1613551170256 ""}
{ "Warning" "WSGN_SEARCH_FILE" "transformer.sv 1 1 " "Using design file transformer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 transformer " "Found entity 1: transformer" {  } { { "transformer.sv" "" { Text "G:/neural-burning/backprop_stack/transformer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551170271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613551170271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transformer transformer:transformer_inst " "Elaborating entity \"transformer\" for hierarchy \"transformer:transformer_inst\"" {  } { { "z_to_z_calculator.sv" "transformer_inst" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551170272 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "transformed_data\[15..0\] transformer.sv(15) " "Output port \"transformed_data\[15..0\]\" at transformer.sv(15) has no driver" {  } { { "transformer.sv" "" { Text "G:/neural-burning/backprop_stack/transformer.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613551170276 "|z_to_z_calculator|transformer:transformer_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "transform_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"transform_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1613551170285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "continuous_systolic continuous_systolic:continuous_systolic " "Elaborating entity \"continuous_systolic\" for hierarchy \"continuous_systolic:continuous_systolic\"" {  } { { "z_to_z_calculator.sv" "continuous_systolic" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551170312 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "continuous_systolic.sv(87) " "Verilog HDL warning at continuous_systolic.sv(87): ignoring unsupported system task" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 87 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1613551170367 "|z_to_z_calculator|continuous_systolic:continuous_systolic"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "continuous_systolic.sv(89) " "Verilog HDL warning at continuous_systolic.sv(89): ignoring unsupported system task" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 89 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1613551170367 "|z_to_z_calculator|continuous_systolic:continuous_systolic"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "continuous_systolic.sv(94) " "Verilog HDL warning at continuous_systolic.sv(94): ignoring unsupported system task" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 94 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1613551170367 "|z_to_z_calculator|continuous_systolic:continuous_systolic"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "continuous_systolic.sv(96) " "Verilog HDL warning at continuous_systolic.sv(96): ignoring unsupported system task" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 96 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1613551170367 "|z_to_z_calculator|continuous_systolic:continuous_systolic"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "continuous_systolic.sv(101) " "Verilog HDL warning at continuous_systolic.sv(101): ignoring unsupported system task" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 101 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1613551170367 "|z_to_z_calculator|continuous_systolic:continuous_systolic"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "continuous_systolic.sv(103) " "Verilog HDL warning at continuous_systolic.sv(103): ignoring unsupported system task" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 103 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1613551170367 "|z_to_z_calculator|continuous_systolic:continuous_systolic"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1613551170367 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1613551170367 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "b_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"b_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1613551170368 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1613551171180 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1613551171180 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1613551171180 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1613551171180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "continuous_systolic:continuous_systolic\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"continuous_systolic:continuous_systolic\|lpm_divide:Mod2\"" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551171347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "continuous_systolic:continuous_systolic\|lpm_divide:Mod2 " "Instantiated megafunction \"continuous_systolic:continuous_systolic\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613551171349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613551171349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613551171349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613551171349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613551171349 ""}  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613551171349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cho " "Found entity 1: lpm_divide_cho" {  } { { "db/lpm_divide_cho.tdf" "" { Text "G:/neural-burning/backprop_stack/db/lpm_divide_cho.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551171434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551171434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ibg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ibg " "Found entity 1: abs_divider_ibg" {  } { { "db/abs_divider_ibg.tdf" "" { Text "G:/neural-burning/backprop_stack/db/abs_divider_ibg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551171467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551171467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "G:/neural-burning/backprop_stack/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551171520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551171520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_in9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_in9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_in9 " "Found entity 1: lpm_abs_in9" {  } { { "db/lpm_abs_in9.tdf" "" { Text "G:/neural-burning/backprop_stack/db/lpm_abs_in9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551171565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551171565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "G:/neural-burning/backprop_stack/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551171584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551171584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613551172387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613551173385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551173385 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_cost " "No output dependent on input pin \"set_cost\"" {  } { { "z_to_z_calculator.sv" "" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613551173866 "|z_to_z_calculator|set_cost"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1613551173866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1845 " "Implemented 1845 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "148 " "Implemented 148 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613551173871 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613551173871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1637 " "Implemented 1637 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613551173871 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1613551173871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613551173871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613551173907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 17 15:39:33 2021 " "Processing ended: Wed Feb 17 15:39:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613551173907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613551173907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613551173907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551173907 ""}
