
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    joker.ece.northwestern.edu
Date:        Fri Mar  8 10:06:38 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/comparator.prjlog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:07:18 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:07:18 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:07:18 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs

compiler completed
# Fri Mar  8 10:07:22 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on comparator|rev_1
# Fri Mar  8 10:07:22 2024

multi_srs_gen completed
# Fri Mar  8 10:07:22 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs
Complete: Compile Process on comparator|rev_1

Running: premap (Premap) on comparator|rev_1
# Fri Mar  8 10:07:22 2024

premap completed with warnings
# Fri Mar  8 10:07:23 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on comparator|rev_1

Running Flow: map (Map) on comparator|rev_1
# Fri Mar  8 10:07:23 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on comparator|rev_1
# Fri Mar  8 10:07:23 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:07:27 2024

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
01WARNING:  No database file, or it is out of date.
INFO:  Resetting Correlation database
WARNING:  No database file, or it is out of date.
INFO:  Target Implementation: /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/comparator.prj|rev_1
INFO:  **** *_synplify.sdc verification mode  *****
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/backup/divider.srr
log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: timing in foreground

running timing analysis on /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srd

Running: timing (Timing Analysis) on comparator|rev_1
# Fri Mar  8 10:07:35 2024

timing completed with warnings
# Fri Mar  8 10:07:35 2024

Return Code: 1
Run Time:00h:00m:00s
INFO:  Running with: effort = high, paths per endpoint = 1, sorted by = slack, QOR mode = 1 
 
INFO:  Exiting after *.itd file creation, correlation check not run. 
 
0
/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/sdc_verif_slack.xml /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/sdc_verif_slack_match.xmlINFO:  Resetting Correlation database
INFO:  Loading database...

INFO:  Target Implementation: /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/comparator.prj|rev_1
INFO:  **** *_synplify.sdc verification mode  *****
INFO:  Running with: effort = high, paths per endpoint = 1, sorted by = slack, QOR mode = 1 
INFO:  Expect CTD file: /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider_ctd.txt
INFO:  Using "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider_ctd.txt".
Total finding took: 0 seconds
Correlation passed!
0
/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/sdc_verif_slack.xml /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/sdc_verif_slack_match.xmllog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:10:14 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:10:14 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:10:14 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs

compiler completed
# Fri Mar  8 10:10:18 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on comparator|rev_1
# Fri Mar  8 10:10:18 2024

multi_srs_gen completed
# Fri Mar  8 10:10:18 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs
Complete: Compile Process on comparator|rev_1

Running: premap (Premap) on comparator|rev_1
# Fri Mar  8 10:10:18 2024

premap completed with warnings
# Fri Mar  8 10:10:19 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on comparator|rev_1

Running Flow: map (Map) on comparator|rev_1
# Fri Mar  8 10:10:19 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on comparator|rev_1
# Fri Mar  8 10:10:19 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:10:22 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:11:13 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:11:13 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:11:13 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs

compiler completed
# Fri Mar  8 10:11:16 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on comparator|rev_1
# Fri Mar  8 10:11:16 2024

multi_srs_gen completed
# Fri Mar  8 10:11:16 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs
Complete: Compile Process on comparator|rev_1

Running: premap (Premap) on comparator|rev_1
# Fri Mar  8 10:11:16 2024

premap completed with warnings
# Fri Mar  8 10:11:17 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on comparator|rev_1

Running Flow: map (Map) on comparator|rev_1
# Fri Mar  8 10:11:17 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on comparator|rev_1
# Fri Mar  8 10:11:17 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:11:22 2024

Return Code: 1
Run Time:00h:00m:05s
Complete: Map on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:12:25 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:12:25 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:12:25 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs

compiler completed
# Fri Mar  8 10:12:28 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on comparator|rev_1
# Fri Mar  8 10:12:28 2024

multi_srs_gen completed
# Fri Mar  8 10:12:28 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs
Complete: Compile Process on comparator|rev_1

Running: premap (Premap) on comparator|rev_1
# Fri Mar  8 10:12:28 2024

premap completed with warnings
# Fri Mar  8 10:12:29 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on comparator|rev_1

Running Flow: map (Map) on comparator|rev_1
# Fri Mar  8 10:12:29 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on comparator|rev_1
# Fri Mar  8 10:12:29 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:12:32 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:13:34 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:13:34 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:13:34 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs

compiler completed
# Fri Mar  8 10:13:37 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on comparator|rev_1
# Fri Mar  8 10:13:37 2024

multi_srs_gen completed
# Fri Mar  8 10:13:37 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs
Complete: Compile Process on comparator|rev_1

Running: premap (Premap) on comparator|rev_1
# Fri Mar  8 10:13:37 2024

premap completed with warnings
# Fri Mar  8 10:13:38 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on comparator|rev_1

Running Flow: map (Map) on comparator|rev_1
# Fri Mar  8 10:13:38 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on comparator|rev_1
# Fri Mar  8 10:13:38 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:13:42 2024

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:16:26 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:16:26 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:16:26 2024
compiler exited with errors
Job failed on: comparator|rev_1

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synlog/divider_compiler.srr"
# Fri Mar  8 10:16:27 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on comparator|rev_1
Complete: Compile on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:16:35 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:16:35 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:16:35 2024
compiler exited with errors
Job failed on: comparator|rev_1

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synlog/divider_compiler.srr"
# Fri Mar  8 10:16:35 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on comparator|rev_1
Complete: Compile on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:16:52 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:16:52 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:16:52 2024
compiler exited with errors
Job failed on: comparator|rev_1

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synlog/divider_compiler.srr"
# Fri Mar  8 10:16:52 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on comparator|rev_1
Complete: Compile on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:16:58 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:16:58 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:16:58 2024
compiler exited with errors
Job failed on: comparator|rev_1

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synlog/divider_compiler.srr"
# Fri Mar  8 10:16:59 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on comparator|rev_1
Complete: Compile on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:17:26 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:17:26 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:17:26 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs

compiler completed
# Fri Mar  8 10:17:30 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on comparator|rev_1
# Fri Mar  8 10:17:30 2024

multi_srs_gen completed
# Fri Mar  8 10:17:30 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs
Complete: Compile Process on comparator|rev_1

Running: premap (Premap) on comparator|rev_1
# Fri Mar  8 10:17:30 2024

premap completed with warnings
# Fri Mar  8 10:17:31 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on comparator|rev_1

Running Flow: map (Map) on comparator|rev_1
# Fri Mar  8 10:17:31 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on comparator|rev_1
# Fri Mar  8 10:17:31 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:17:34 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
00WARNING:  No database file, or it is out of date.
INFO:  Resetting Correlation database
WARNING:  No database file, or it is out of date.
INFO:  Target Implementation: /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/comparator.prj|rev_1
INFO:  **** *_synplify.sdc verification mode  *****
INFO:  Running with: effort = high, paths per endpoint = 1, sorted by = slack, QOR mode = 1 
 
INFO:  Exiting after *.itd file creation, correlation check not run. 
 
0
/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/sdc_verif_slack.xml /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/sdc_verif_slack_match.xmlMouse stroke not recognized
0
/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/sdc_verif_slack.xml /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/sdc_verif_slack_match.xmllog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:24:53 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:24:53 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:24:53 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs

compiler completed
# Fri Mar  8 10:24:56 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on comparator|rev_1
# Fri Mar  8 10:24:56 2024

multi_srs_gen completed
# Fri Mar  8 10:24:57 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srs
Complete: Compile Process on comparator|rev_1

Running: premap (Premap) on comparator|rev_1
# Fri Mar  8 10:24:57 2024

premap completed with warnings
# Fri Mar  8 10:24:57 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on comparator|rev_1

Running Flow: map (Map) on comparator|rev_1
# Fri Mar  8 10:24:57 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on comparator|rev_1
# Fri Mar  8 10:24:57 2024
Warning: The design file /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_mult.srs has been modified.
As a result the open designs d:1, d:3, d:4, d:5 are out of date.
Continued use can yield inconsistent results.

Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/divider_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:25:06 2024

Return Code: 1
Run Time:00h:00m:09s
Complete: Map on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
0Warning: The design file /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srm has been modified.
As a result the open design d:2 is out of date.
Continued use can yield inconsistent results.

log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/divider.srr"
Running: rev_1 in foreground

Running comparator|rev_1

Running Flow: compile (Compile) on comparator|rev_1
# Fri Mar  8 10:25:11 2024

Running Flow: compile_flow (Compile Process) on comparator|rev_1
# Fri Mar  8 10:25:11 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on comparator|rev_1
# Fri Mar  8 10:25:11 2024

compiler completed
# Fri Mar  8 10:25:14 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on comparator|rev_1
# Fri Mar  8 10:25:14 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on comparator|rev_1

Running: premap (Premap) on comparator|rev_1
# Fri Mar  8 10:25:14 2024
Up-To-Date: premap. No run necessary
Complete: Compile on comparator|rev_1

Running Flow: map (Map) on comparator|rev_1
# Fri Mar  8 10:25:14 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on comparator|rev_1
# Fri Mar  8 10:25:14 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on comparator|rev_1
Complete: Logic Synthesis on comparator|rev_1
0exit status=0
License checkin: synplifypremierdp
