--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf FPGA.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DQ<0>       |    1.848(R)|      SLOW  |   -0.361(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<1>       |    1.843(R)|      SLOW  |   -0.356(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<2>       |    1.756(R)|      SLOW  |   -0.274(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<3>       |    2.510(R)|      SLOW  |   -0.960(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<4>       |    2.224(R)|      SLOW  |   -0.720(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<5>       |    3.046(R)|      SLOW  |   -1.323(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<6>       |    2.925(R)|      SLOW  |   -1.207(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<7>       |    3.350(R)|      SLOW  |   -1.396(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<8>       |    1.731(R)|      SLOW  |   -0.250(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<9>       |    1.819(R)|      SLOW  |   -0.332(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<10>      |    1.703(R)|      SLOW  |   -0.225(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<11>      |    1.883(R)|      SLOW  |   -0.398(R)|      SLOW  |CLK_BUFGP         |   0.000|
FROM_RP     |    4.332(R)|      SLOW  |   -1.842(R)|      FAST  |CLK_BUFGP         |   0.000|
RESET       |    2.523(R)|      SLOW  |   -0.718(R)|      SLOW  |CLK_BUFGP         |   0.000|
SCL         |    1.705(R)|      SLOW  |   -0.364(R)|      SLOW  |CLK_BUFGP         |   0.000|
SDA         |    1.785(R)|      SLOW  |   -0.429(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW0         |    2.528(R)|      SLOW  |   -0.899(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A<0>        |        11.991(R)|      SLOW  |         5.497(R)|      FAST  |CLK_BUFGP         |   0.000|
A<1>        |         8.850(R)|      SLOW  |         3.563(R)|      FAST  |CLK_BUFGP         |   0.000|
A<2>        |         8.894(R)|      SLOW  |         3.571(R)|      FAST  |CLK_BUFGP         |   0.000|
A<3>        |         8.818(R)|      SLOW  |         3.536(R)|      FAST  |CLK_BUFGP         |   0.000|
A<4>        |         8.848(R)|      SLOW  |         3.561(R)|      FAST  |CLK_BUFGP         |   0.000|
A<5>        |         8.816(R)|      SLOW  |         3.534(R)|      FAST  |CLK_BUFGP         |   0.000|
A<6>        |         9.064(R)|      SLOW  |         3.669(R)|      FAST  |CLK_BUFGP         |   0.000|
A<7>        |         9.000(R)|      SLOW  |         3.632(R)|      FAST  |CLK_BUFGP         |   0.000|
A<8>        |         9.162(R)|      SLOW  |         3.755(R)|      FAST  |CLK_BUFGP         |   0.000|
A<9>        |         9.472(R)|      SLOW  |         3.915(R)|      FAST  |CLK_BUFGP         |   0.000|
A<10>       |         9.165(R)|      SLOW  |         3.780(R)|      FAST  |CLK_BUFGP         |   0.000|
A<11>       |         9.212(R)|      SLOW  |         3.812(R)|      FAST  |CLK_BUFGP         |   0.000|
A<12>       |         9.596(R)|      SLOW  |         4.061(R)|      FAST  |CLK_BUFGP         |   0.000|
CE          |        11.978(R)|      SLOW  |         5.314(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<0>      |        11.403(R)|      SLOW  |         4.751(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |        11.420(R)|      SLOW  |         4.768(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |        11.286(R)|      SLOW  |         4.720(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |        11.693(R)|      SLOW  |         4.918(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |        11.679(R)|      SLOW  |         4.941(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |        11.526(R)|      SLOW  |         4.859(R)|      FAST  |CLK_BUFGP         |   0.000|
OE          |        11.548(R)|      SLOW  |         5.071(R)|      FAST  |CLK_BUFGP         |   0.000|
SDA         |        10.691(R)|      SLOW  |         4.574(R)|      FAST  |CLK_BUFGP         |   0.000|
TO_RP       |        12.989(R)|      SLOW  |         5.801(R)|      FAST  |CLK_BUFGP         |   0.000|
WE          |        11.540(R)|      SLOW  |         5.139(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.578|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 21 23:24:18 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



