--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf
-ucf OExp01.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5096 paths analyzed, 494 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.629ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/CR (SLICE_X42Y47.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_1 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (1.168 - 1.165)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_1 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y57.DQ      Tcko                  0.223   XLXI_2/sw_temp<1>
                                                       XLXI_2/sw_temp_1
    SLICE_X94Y54.A1      net (fanout=1)        0.540   XLXI_2/sw_temp<1>
    SLICE_X94Y54.COUT    Topcya                0.289   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.157   XLXI_2/sw_temp_7_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X92Y53.A1      net (fanout=42)       0.544   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X92Y53.A       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X42Y47.CE      net (fanout=6)        1.623   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X42Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (0.890ns logic, 2.707ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_4 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (1.168 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_4 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y55.BQ      Tcko                  0.223   XLXI_2/sw_temp<5>
                                                       XLXI_2/sw_temp_4
    SLICE_X94Y54.B4      net (fanout=1)        0.513   XLXI_2/sw_temp<4>
    SLICE_X94Y54.COUT    Topcyb                0.299   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.157   XLXI_2/sw_temp_7_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X92Y53.A1      net (fanout=42)       0.544   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X92Y53.A       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X42Y47.CE      net (fanout=6)        1.623   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X42Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (0.900ns logic, 2.680ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_3 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.553ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (1.168 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_3 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y55.DQ      Tcko                  0.259   XLXI_2/sw_temp<3>
                                                       XLXI_2/sw_temp_3
    SLICE_X94Y54.B1      net (fanout=1)        0.450   XLXI_2/sw_temp<3>
    SLICE_X94Y54.COUT    Topcyb                0.299   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.157   XLXI_2/sw_temp_7_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X92Y53.A1      net (fanout=42)       0.544   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X92Y53.A       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X42Y47.CE      net (fanout=6)        1.623   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X42Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (0.936ns logic, 2.617ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_28 (SLICE_X46Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_3/clkdiv_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 0)
  Clock Path Skew:      -0.342ns (0.989 - 1.331)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_3/clkdiv_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y34.BQ     Tcko                  0.223   XLXI_2/rst_counter<26>
                                                       XLXI_2/rst
    SLICE_X46Y67.SR      net (fanout=306)      2.769   XLXN_274
    SLICE_X46Y67.CLK     Trck                  0.154   XLXI_3/clkdiv<31>
                                                       XLXI_3/clkdiv_28
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.377ns logic, 2.769ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_29 (SLICE_X46Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_3/clkdiv_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 0)
  Clock Path Skew:      -0.342ns (0.989 - 1.331)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_3/clkdiv_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y34.BQ     Tcko                  0.223   XLXI_2/rst_counter<26>
                                                       XLXI_2/rst
    SLICE_X46Y67.SR      net (fanout=306)      2.769   XLXN_274
    SLICE_X46Y67.CLK     Trck                  0.154   XLXI_3/clkdiv<31>
                                                       XLXI_3/clkdiv_29
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.377ns logic, 2.769ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/S_0 (SLICE_X41Y68.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/S_0_1 (FF)
  Destination:          XLXI_6/P7SEG/S_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/S_0_1 to XLXI_6/P7SEG/S_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y68.DMUX    Tshcko                0.127   XLXI_6/P7SEG/S<1>
                                                       XLXI_6/P7SEG/S_0_1
    SLICE_X41Y68.C6      net (fanout=1)        0.049   XLXI_6/P7SEG/S_0_1
    SLICE_X41Y68.CLK     Tah         (-Th)     0.033   XLXI_6/P7SEG/S<1>
                                                       XLXI_6/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       XLXI_6/P7SEG/S_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.094ns logic, 0.049ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/EN (SLICE_X40Y68.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/Go_0 (FF)
  Destination:          XLXI_6/P7SEG/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.320 - 0.290)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/Go_0 to XLXI_6/P7SEG/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.BQ      Tcko                  0.118   XLXI_6/P7SEG/Go<1>
                                                       XLXI_6/P7SEG/Go_0
    SLICE_X40Y68.B6      net (fanout=5)        0.131   XLXI_6/P7SEG/Go<0>
    SLICE_X40Y68.CLK     Tah         (-Th)     0.059   SEGEN_OBUF
                                                       XLXI_6/P7SEG/state[1]_Go[1]_Select_16_o1
                                                       XLXI_6/P7SEG/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (0.059ns logic, 0.131ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/EN (SLICE_X40Y68.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/state_FSM_FFd1 (FF)
  Destination:          XLXI_6/P7SEG/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/state_FSM_FFd1 to XLXI_6/P7SEG/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y68.BQ      Tcko                  0.100   XLXI_6/P7SEG/S<1>
                                                       XLXI_6/P7SEG/state_FSM_FFd1
    SLICE_X40Y68.B4      net (fanout=5)        0.149   XLXI_6/P7SEG/state_FSM_FFd1
    SLICE_X40Y68.CLK     Tah         (-Th)     0.059   SEGEN_OBUF
                                                       XLXI_6/P7SEG/state[1]_Go[1]_Select_16_o1
                                                       XLXI_6/P7SEG/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (0.041ns logic, 0.149ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.629|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5096 paths, 0 nets, and 641 connections

Design statistics:
   Minimum period:   3.629ns{1}   (Maximum frequency: 275.558MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 14 21:36:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 469 MB



