0.7
2020.2
Sep 11 2025
21:29:11
C:/Users/ryanh/fpga/iclab/lab3/lab3.sim/sim_1/behav/xsim/glbl.v,1748340170,verilog,,,,glbl,,,,,,,,
C:/Users/ryanh/fpga/iclab/lab3/lab3.srcs/sim_1/new/PATTERN.v,1768321759,verilog,,C:/Users/ryanh/fpga/iclab/lab3/lab3.srcs/sources_1/new/SUBWAY.v,,PATTERN,,,../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ryanh/fpga/iclab/lab3/lab3.srcs/sim_1/new/TESTBED.v,1768292791,verilog,,,,TESTBED,,,../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ryanh/fpga/iclab/lab3/lab3.srcs/sources_1/new/SUBWAY.v,1768321457,verilog,,C:/Users/ryanh/fpga/iclab/lab3/lab3.srcs/sim_1/new/TESTBED.v,,SUBWAY,,,../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
