.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_ADC_SAR */
.set ADC_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x01
.set ADC_IRQ__INTC_NUMBER, 0
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* DIR */
.set DIR__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set DIR__0__MASK, 0x04
.set DIR__0__PC, CYREG_PRT0_PC2
.set DIR__0__PORT, 0
.set DIR__0__SHIFT, 2
.set DIR__AG, CYREG_PRT0_AG
.set DIR__AMUX, CYREG_PRT0_AMUX
.set DIR__BIE, CYREG_PRT0_BIE
.set DIR__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DIR__BYP, CYREG_PRT0_BYP
.set DIR__CTL, CYREG_PRT0_CTL
.set DIR__DM0, CYREG_PRT0_DM0
.set DIR__DM1, CYREG_PRT0_DM1
.set DIR__DM2, CYREG_PRT0_DM2
.set DIR__DR, CYREG_PRT0_DR
.set DIR__INP_DIS, CYREG_PRT0_INP_DIS
.set DIR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DIR__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DIR__LCD_EN, CYREG_PRT0_LCD_EN
.set DIR__MASK, 0x04
.set DIR__PORT, 0
.set DIR__PRT, CYREG_PRT0_PRT
.set DIR__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DIR__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DIR__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DIR__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DIR__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DIR__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DIR__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DIR__PS, CYREG_PRT0_PS
.set DIR__SHIFT, 2
.set DIR__SLW, CYREG_PRT0_SLW

/* DIR_P */
.set DIR_P__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set DIR_P__0__MASK, 0x10
.set DIR_P__0__PC, CYREG_PRT0_PC4
.set DIR_P__0__PORT, 0
.set DIR_P__0__SHIFT, 4
.set DIR_P__AG, CYREG_PRT0_AG
.set DIR_P__AMUX, CYREG_PRT0_AMUX
.set DIR_P__BIE, CYREG_PRT0_BIE
.set DIR_P__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DIR_P__BYP, CYREG_PRT0_BYP
.set DIR_P__CTL, CYREG_PRT0_CTL
.set DIR_P__DM0, CYREG_PRT0_DM0
.set DIR_P__DM1, CYREG_PRT0_DM1
.set DIR_P__DM2, CYREG_PRT0_DM2
.set DIR_P__DR, CYREG_PRT0_DR
.set DIR_P__INP_DIS, CYREG_PRT0_INP_DIS
.set DIR_P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DIR_P__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DIR_P__LCD_EN, CYREG_PRT0_LCD_EN
.set DIR_P__MASK, 0x10
.set DIR_P__PORT, 0
.set DIR_P__PRT, CYREG_PRT0_PRT
.set DIR_P__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DIR_P__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DIR_P__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DIR_P__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DIR_P__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DIR_P__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DIR_P__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DIR_P__PS, CYREG_PRT0_PS
.set DIR_P__SHIFT, 4
.set DIR_P__SLW, CYREG_PRT0_SLW

/* ENA */
.set ENA__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set ENA__0__MASK, 0x02
.set ENA__0__PC, CYREG_PRT0_PC1
.set ENA__0__PORT, 0
.set ENA__0__SHIFT, 1
.set ENA__AG, CYREG_PRT0_AG
.set ENA__AMUX, CYREG_PRT0_AMUX
.set ENA__BIE, CYREG_PRT0_BIE
.set ENA__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ENA__BYP, CYREG_PRT0_BYP
.set ENA__CTL, CYREG_PRT0_CTL
.set ENA__DM0, CYREG_PRT0_DM0
.set ENA__DM1, CYREG_PRT0_DM1
.set ENA__DM2, CYREG_PRT0_DM2
.set ENA__DR, CYREG_PRT0_DR
.set ENA__INP_DIS, CYREG_PRT0_INP_DIS
.set ENA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ENA__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ENA__LCD_EN, CYREG_PRT0_LCD_EN
.set ENA__MASK, 0x02
.set ENA__PORT, 0
.set ENA__PRT, CYREG_PRT0_PRT
.set ENA__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ENA__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ENA__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ENA__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ENA__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ENA__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ENA__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ENA__PS, CYREG_PRT0_PS
.set ENA__SHIFT, 1
.set ENA__SLW, CYREG_PRT0_SLW

/* ENA_P */
.set ENA_P__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set ENA_P__0__MASK, 0x40
.set ENA_P__0__PC, CYREG_PRT0_PC6
.set ENA_P__0__PORT, 0
.set ENA_P__0__SHIFT, 6
.set ENA_P__AG, CYREG_PRT0_AG
.set ENA_P__AMUX, CYREG_PRT0_AMUX
.set ENA_P__BIE, CYREG_PRT0_BIE
.set ENA_P__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ENA_P__BYP, CYREG_PRT0_BYP
.set ENA_P__CTL, CYREG_PRT0_CTL
.set ENA_P__DM0, CYREG_PRT0_DM0
.set ENA_P__DM1, CYREG_PRT0_DM1
.set ENA_P__DM2, CYREG_PRT0_DM2
.set ENA_P__DR, CYREG_PRT0_DR
.set ENA_P__INP_DIS, CYREG_PRT0_INP_DIS
.set ENA_P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ENA_P__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ENA_P__LCD_EN, CYREG_PRT0_LCD_EN
.set ENA_P__MASK, 0x40
.set ENA_P__PORT, 0
.set ENA_P__PRT, CYREG_PRT0_PRT
.set ENA_P__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ENA_P__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ENA_P__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ENA_P__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ENA_P__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ENA_P__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ENA_P__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ENA_P__PS, CYREG_PRT0_PS
.set ENA_P__SHIFT, 6
.set ENA_P__SLW, CYREG_PRT0_SLW

/* PUL */
.set PUL__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set PUL__0__MASK, 0x08
.set PUL__0__PC, CYREG_PRT0_PC3
.set PUL__0__PORT, 0
.set PUL__0__SHIFT, 3
.set PUL__AG, CYREG_PRT0_AG
.set PUL__AMUX, CYREG_PRT0_AMUX
.set PUL__BIE, CYREG_PRT0_BIE
.set PUL__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PUL__BYP, CYREG_PRT0_BYP
.set PUL__CTL, CYREG_PRT0_CTL
.set PUL__DM0, CYREG_PRT0_DM0
.set PUL__DM1, CYREG_PRT0_DM1
.set PUL__DM2, CYREG_PRT0_DM2
.set PUL__DR, CYREG_PRT0_DR
.set PUL__INP_DIS, CYREG_PRT0_INP_DIS
.set PUL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PUL__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PUL__LCD_EN, CYREG_PRT0_LCD_EN
.set PUL__MASK, 0x08
.set PUL__PORT, 0
.set PUL__PRT, CYREG_PRT0_PRT
.set PUL__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PUL__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PUL__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PUL__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PUL__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PUL__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PUL__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PUL__PS, CYREG_PRT0_PS
.set PUL__SHIFT, 3
.set PUL__SLW, CYREG_PRT0_SLW

/* PUL_P */
.set PUL_P__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set PUL_P__0__MASK, 0x20
.set PUL_P__0__PC, CYREG_PRT0_PC5
.set PUL_P__0__PORT, 0
.set PUL_P__0__SHIFT, 5
.set PUL_P__AG, CYREG_PRT0_AG
.set PUL_P__AMUX, CYREG_PRT0_AMUX
.set PUL_P__BIE, CYREG_PRT0_BIE
.set PUL_P__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PUL_P__BYP, CYREG_PRT0_BYP
.set PUL_P__CTL, CYREG_PRT0_CTL
.set PUL_P__DM0, CYREG_PRT0_DM0
.set PUL_P__DM1, CYREG_PRT0_DM1
.set PUL_P__DM2, CYREG_PRT0_DM2
.set PUL_P__DR, CYREG_PRT0_DR
.set PUL_P__INP_DIS, CYREG_PRT0_INP_DIS
.set PUL_P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PUL_P__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PUL_P__LCD_EN, CYREG_PRT0_LCD_EN
.set PUL_P__MASK, 0x20
.set PUL_P__PORT, 0
.set PUL_P__PRT, CYREG_PRT0_PRT
.set PUL_P__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PUL_P__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PUL_P__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PUL_P__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PUL_P__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PUL_P__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PUL_P__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PUL_P__PS, CYREG_PRT0_PS
.set PUL_P__SHIFT, 5
.set PUL_P__SLW, CYREG_PRT0_SLW

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* PWM_P_PWMUDB */
.set PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_P_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_P_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_P_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_P_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_P_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set PWM_P_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_P_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_P_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_P_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_P_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_P_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_P_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_P_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_P_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_P_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_P_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_P_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_P_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_P_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWM_P_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_P_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_P_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_P_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_P_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_P_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_P_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_P_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_P_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_P_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_P_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_P_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_P_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_P_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_P_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_P_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_P_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_P_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_P_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_P_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_P_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_P_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_P_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_P_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_P_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_P_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set PWM_P_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set PWM_P_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_P_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set PWM_P_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set PWM_P_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_P_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_P_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set PWM_P_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1

/* Rx_net */
.set Rx_net__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Rx_net__0__MASK, 0x08
.set Rx_net__0__PC, CYREG_PRT3_PC3
.set Rx_net__0__PORT, 3
.set Rx_net__0__SHIFT, 3
.set Rx_net__AG, CYREG_PRT3_AG
.set Rx_net__AMUX, CYREG_PRT3_AMUX
.set Rx_net__BIE, CYREG_PRT3_BIE
.set Rx_net__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_net__BYP, CYREG_PRT3_BYP
.set Rx_net__CTL, CYREG_PRT3_CTL
.set Rx_net__DM0, CYREG_PRT3_DM0
.set Rx_net__DM1, CYREG_PRT3_DM1
.set Rx_net__DM2, CYREG_PRT3_DM2
.set Rx_net__DR, CYREG_PRT3_DR
.set Rx_net__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_net__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_net__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_net__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_net__MASK, 0x08
.set Rx_net__PORT, 3
.set Rx_net__PRT, CYREG_PRT3_PRT
.set Rx_net__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_net__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_net__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_net__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_net__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_net__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_net__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_net__PS, CYREG_PRT3_PS
.set Rx_net__SHIFT, 3
.set Rx_net__SLW, CYREG_PRT3_SLW

/* Tx_net */
.set Tx_net__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Tx_net__0__MASK, 0x10
.set Tx_net__0__PC, CYREG_PRT3_PC4
.set Tx_net__0__PORT, 3
.set Tx_net__0__SHIFT, 4
.set Tx_net__AG, CYREG_PRT3_AG
.set Tx_net__AMUX, CYREG_PRT3_AMUX
.set Tx_net__BIE, CYREG_PRT3_BIE
.set Tx_net__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx_net__BYP, CYREG_PRT3_BYP
.set Tx_net__CTL, CYREG_PRT3_CTL
.set Tx_net__DM0, CYREG_PRT3_DM0
.set Tx_net__DM1, CYREG_PRT3_DM1
.set Tx_net__DM2, CYREG_PRT3_DM2
.set Tx_net__DR, CYREG_PRT3_DR
.set Tx_net__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx_net__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx_net__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx_net__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx_net__MASK, 0x10
.set Tx_net__PORT, 3
.set Tx_net__PRT, CYREG_PRT3_PRT
.set Tx_net__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx_net__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx_net__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx_net__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx_net__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx_net__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx_net__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx_net__PS, CYREG_PRT3_PS
.set Tx_net__SHIFT, 4
.set Tx_net__SLW, CYREG_PRT3_SLW

/* BATTERY */
.set BATTERY__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set BATTERY__0__MASK, 0x20
.set BATTERY__0__PC, CYREG_PRT2_PC5
.set BATTERY__0__PORT, 2
.set BATTERY__0__SHIFT, 5
.set BATTERY__AG, CYREG_PRT2_AG
.set BATTERY__AMUX, CYREG_PRT2_AMUX
.set BATTERY__BIE, CYREG_PRT2_BIE
.set BATTERY__BIT_MASK, CYREG_PRT2_BIT_MASK
.set BATTERY__BYP, CYREG_PRT2_BYP
.set BATTERY__CTL, CYREG_PRT2_CTL
.set BATTERY__DM0, CYREG_PRT2_DM0
.set BATTERY__DM1, CYREG_PRT2_DM1
.set BATTERY__DM2, CYREG_PRT2_DM2
.set BATTERY__DR, CYREG_PRT2_DR
.set BATTERY__INP_DIS, CYREG_PRT2_INP_DIS
.set BATTERY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set BATTERY__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set BATTERY__LCD_EN, CYREG_PRT2_LCD_EN
.set BATTERY__MASK, 0x20
.set BATTERY__PORT, 2
.set BATTERY__PRT, CYREG_PRT2_PRT
.set BATTERY__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set BATTERY__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set BATTERY__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set BATTERY__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set BATTERY__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set BATTERY__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set BATTERY__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set BATTERY__PS, CYREG_PRT2_PS
.set BATTERY__SHIFT, 5
.set BATTERY__SLW, CYREG_PRT2_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Timer_1_TimerHW */
.set Timer_1_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x01
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x01
.set Timer_1_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR0_SR0

/* UART_net_BUART */
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set UART_net_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_net_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_net_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_net_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_net_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_net_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_net_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_net_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_net_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_net_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_net_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_net_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_net_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_net_BUART_sRX_RxSts__3__POS, 3
.set UART_net_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_net_BUART_sRX_RxSts__4__POS, 4
.set UART_net_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_net_BUART_sRX_RxSts__5__POS, 5
.set UART_net_BUART_sRX_RxSts__MASK, 0x38
.set UART_net_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_net_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB06_A0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB06_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB06_D0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB06_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB06_F0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB06_F1
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_net_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_net_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_net_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_net_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_net_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_net_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_net_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_net_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_net_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_net_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_net_BUART_sTX_TxSts__0__POS, 0
.set UART_net_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_net_BUART_sTX_TxSts__1__POS, 1
.set UART_net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_net_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_net_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_net_BUART_sTX_TxSts__2__POS, 2
.set UART_net_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_net_BUART_sTX_TxSts__3__POS, 3
.set UART_net_BUART_sTX_TxSts__MASK, 0x0F
.set UART_net_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_net_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST

/* UART_net_IntClock */
.set UART_net_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_net_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_net_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_net_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_net_IntClock__INDEX, 0x02
.set UART_net_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_net_IntClock__PM_ACT_MSK, 0x04
.set UART_net_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_net_IntClock__PM_STBY_MSK, 0x04

/* isr_timer */
.set isr_timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_timer__INTC_MASK, 0x04
.set isr_timer__INTC_NUMBER, 2
.set isr_timer__INTC_PRIOR_NUM, 7
.set isr_timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_rx_net */
.set isr_rx_net__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_rx_net__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_rx_net__INTC_MASK, 0x02
.set isr_rx_net__INTC_NUMBER, 1
.set isr_rx_net__INTC_PRIOR_NUM, 7
.set isr_rx_net__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_rx_net__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_rx_net__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_tx_net */
.set isr_tx_net__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_tx_net__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_tx_net__INTC_MASK, 0x08
.set isr_tx_net__INTC_NUMBER, 3
.set isr_tx_net__INTC_PRIOR_NUM, 7
.set isr_tx_net__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_tx_net__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_tx_net__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000B
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
