// Seed: 992660389
module module_0 (
    input tri0 id_0
    , id_16,
    output wire id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wand id_5,
    input tri id_6,
    input wand id_7,
    output tri id_8,
    output supply0 id_9,
    input uwire id_10,
    output wire id_11,
    input tri0 id_12,
    input tri0 id_13,
    output uwire id_14
);
  logic id_17 = id_7 + -1;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output wor   id_3,
    output tri1  id_4
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_4,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_3,
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_3
  );
  always id_0 <= -1;
  assign id_3 = id_1;
  logic id_6;
  ;
endmodule
