// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/12/2013 12:49:52"

module 	test (
	sig1,
	sig2,
	sig4,
	sig3);
input 	[1:0] sig1;
input 	[1:0] sig2;
input 	[1:0] sig4;
output 	[1:0] sig3;
wire \sig3~0 ;
wire \sig3~1 ;


wire gnd;
wire vcc;

assign gnd = 1'b0;
assign vcc = 1'b1;


cycloneii_lcell_comb \sig3~0_I (
	.datab(sig4[0]),
	.datac(sig2[0]),
	.datad(sig1[0]),
	.combout(\sig3~0 ));
defparam \sig3~0_I .sum_lutc_input = "datac";
defparam \sig3~0_I .lut_mask = "FCCC";

cycloneii_lcell_comb \sig3~1_I (
	.datab(sig1[1]),
	.datac(sig4[1]),
	.datad(sig2[1]),
	.combout(\sig3~1 ));
defparam \sig3~1_I .sum_lutc_input = "datac";
defparam \sig3~1_I .lut_mask = "FCF0";

assign sig3[0] = \sig3~0 ;

assign sig3[1] = \sig3~1 ;

endmodule
