<profile>

<section name = "Vitis HLS Report for 'pu_kernel'" level="0">
<item name = "Date">Tue Sep  2 16:52:41 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">spmm_prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_405">pu_kernel_Pipeline_pu_save_stream_into_pu, 6, 6, 24.000 ns, 24.000 ns, 6, 6, no</column>
<column name="grp_pu_kernel_Pipeline_init_au_fu_415">pu_kernel_Pipeline_init_au, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_dfm_fu_421">dfm, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_pu_comp_fu_434">pu_comp, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_148_140_fu_445">pu_kernel_Pipeline_VITIS_LOOP_148_140, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_148_1_fu_451">pu_kernel_Pipeline_VITIS_LOOP_148_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_241_3_fu_457">pu_kernel_Pipeline_VITIS_LOOP_241_3, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_235_2_fu_464">pu_kernel_Pipeline_VITIS_LOOP_235_2, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_148_141_fu_472">pu_kernel_Pipeline_VITIS_LOOP_148_141, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_202_1">?, ?, ?, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 125, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 10, 2026, 1905, -</column>
<column name="Memory">64, -, 148, 155, 0</column>
<column name="Multiplexer">-, -, -, 869, -</column>
<column name="Register">-, -, 441, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">4, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dfm_fu_421">dfm, 0, 3, 543, 673, 0</column>
<column name="grp_pu_comp_fu_434">pu_comp, 0, 3, 344, 227, 0</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_148_1_fu_451">pu_kernel_Pipeline_VITIS_LOOP_148_1, 0, 0, 32, 83, 0</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_148_140_fu_445">pu_kernel_Pipeline_VITIS_LOOP_148_140, 0, 0, 32, 83, 0</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_148_141_fu_472">pu_kernel_Pipeline_VITIS_LOOP_148_141, 0, 0, 32, 83, 0</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_235_2_fu_464">pu_kernel_Pipeline_VITIS_LOOP_235_2, 0, 4, 939, 522, 0</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_241_3_fu_457">pu_kernel_Pipeline_VITIS_LOOP_241_3, 0, 0, 63, 94, 0</column>
<column name="grp_pu_kernel_Pipeline_init_au_fu_415">pu_kernel_Pipeline_init_au, 0, 0, 32, 83, 0</column>
<column name="grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_405">pu_kernel_Pipeline_pu_save_stream_into_pu, 0, 0, 9, 57, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="AU0_U">pu_kernel_AU0_RAM_AUTO_1R1W, 16, 0, 0, 0, 61278, 32, 1, 1960896</column>
<column name="Dbuf_U">pu_kernel_Dbuf_RAM_2P_BRAM_1R1W, 16, 0, 0, 0, 61278, 32, 1, 1960896</column>
<column name="p_ref_U">pu_kernel_p_ref_RAM_AUTO_1R1W, 0, 2, 3, 0, 4, 1, 1, 4</column>
<column name="p_v_value_U">pu_kernel_p_v_value_RAM_AUTO_1R1W, 0, 32, 33, 0, 4, 32, 1, 128</column>
<column name="p_v_y_U">pu_kernel_p_v_value_RAM_AUTO_1R1W, 0, 32, 33, 0, 4, 32, 1, 128</column>
<column name="resA_U">pu_kernel_resA_RAM_AUTO_1R1W, 16, 0, 0, 0, 61278, 32, 1, 1960896</column>
<column name="resB_U">pu_kernel_resA_RAM_AUTO_1R1W, 16, 0, 0, 0, 61278, 32, 1, 1960896</column>
<column name="tile_ref_U">pu_kernel_tile_ref_RAM_AUTO_1R1W, 0, 2, 3, 0, 4, 1, 1, 4</column>
<column name="tile_to_dbuf_begin_U">pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W, 0, 16, 17, 0, 4, 16, 1, 64</column>
<column name="tile_value_U">pu_kernel_tile_value_RAM_AUTO_1R1W, 0, 32, 33, 0, 4, 32, 1, 128</column>
<column name="tile_y_U">pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W, 0, 32, 33, 0, 4, 32, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln202_fu_654_p2">+, 0, 0, 9, 2, 1</column>
<column name="ap_block_state21_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op142_call_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op144_call_state15">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln202_fu_648_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln210_fu_673_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln211_fu_697_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln212_fu_705_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln234_fu_715_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln251_fu_679_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op151_call_state18">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op153_call_state18">or, 0, 0, 2, 1, 1</column>
<column name="or_ln206_fu_685_p2">or, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AU0_address0">37, 7, 16, 112</column>
<column name="AU0_ce0">37, 7, 1, 7</column>
<column name="AU0_ce1">9, 2, 1, 2</column>
<column name="AU0_d0">37, 7, 32, 224</column>
<column name="AU0_we0">37, 7, 1, 7</column>
<column name="Dbuf_ce0">9, 2, 1, 2</column>
<column name="Dbuf_ce1">9, 2, 1, 2</column>
<column name="Dbuf_we1">9, 2, 1, 2</column>
<column name="ap_NS_fsm">107, 22, 1, 22</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_au0_r_8_phi_fu_397_p6">9, 2, 32, 64</column>
<column name="au0_r_8_reg_394">9, 2, 32, 64</column>
<column name="au0_r_fu_126">9, 2, 32, 64</column>
<column name="au1_r_fu_134">9, 2, 32, 64</column>
<column name="i_fu_130">9, 2, 2, 4</column>
<column name="m_axi_gmem3_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem3_RREADY">9, 2, 1, 2</column>
<column name="p_ref_address0">20, 4, 2, 8</column>
<column name="p_ref_address1">14, 3, 2, 6</column>
<column name="p_ref_ce0">14, 3, 1, 3</column>
<column name="p_ref_d0">14, 3, 1, 3</column>
<column name="p_ref_d1">14, 3, 1, 3</column>
<column name="p_v_value_address0">20, 4, 2, 8</column>
<column name="p_v_value_address1">14, 3, 2, 6</column>
<column name="p_v_value_ce0">14, 3, 1, 3</column>
<column name="p_v_value_d0">14, 3, 32, 96</column>
<column name="p_v_value_d1">14, 3, 32, 96</column>
<column name="p_v_y_address0">20, 4, 2, 8</column>
<column name="p_v_y_address1">14, 3, 2, 6</column>
<column name="p_v_y_ce0">14, 3, 1, 3</column>
<column name="p_v_y_d0">14, 3, 32, 96</column>
<column name="p_v_y_d1">14, 3, 32, 96</column>
<column name="resA_address0">20, 4, 16, 64</column>
<column name="resA_ce0">20, 4, 1, 4</column>
<column name="resA_we0">9, 2, 1, 2</column>
<column name="resB_address0">14, 3, 16, 48</column>
<column name="resB_ce0">14, 3, 1, 3</column>
<column name="resB_we0">9, 2, 1, 2</column>
<column name="s_01_blk_n">9, 2, 1, 2</column>
<column name="tile_ref_address0">14, 3, 2, 6</column>
<column name="tile_ref_ce0">14, 3, 1, 3</column>
<column name="tile_ref_we0">9, 2, 1, 2</column>
<column name="tile_to_dbuf_begin_address0">20, 4, 2, 8</column>
<column name="tile_to_dbuf_begin_ce0">14, 3, 1, 3</column>
<column name="tile_to_dbuf_begin_we0">9, 2, 1, 2</column>
<column name="tile_value_address0">20, 4, 2, 8</column>
<column name="tile_value_ce0">14, 3, 1, 3</column>
<column name="tile_value_we0">9, 2, 1, 2</column>
<column name="tile_y_address0">31, 6, 2, 12</column>
<column name="tile_y_ce0">20, 4, 1, 4</column>
<column name="tile_y_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln202_reg_816">2, 0, 2, 0</column>
<column name="ap_CS_fsm">21, 0, 21, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="au0_r_7_reg_849">32, 0, 32, 0</column>
<column name="au0_r_8_reg_394">32, 0, 32, 0</column>
<column name="au0_r_fu_126">32, 0, 32, 0</column>
<column name="au1_r_4_reg_871">32, 0, 32, 0</column>
<column name="au1_r_fu_134">32, 0, 32, 0</column>
<column name="grp_dfm_fu_421_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pu_comp_fu_434_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_148_140_fu_445_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_148_141_fu_472_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_148_1_fu_451_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_235_2_fu_464_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pu_kernel_Pipeline_VITIS_LOOP_241_3_fu_457_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pu_kernel_Pipeline_init_au_fu_415_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_405_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_130">2, 0, 2, 0</column>
<column name="icmp_ln210_reg_841">1, 0, 1, 0</column>
<column name="icmp_ln211_reg_877">1, 0, 1, 0</column>
<column name="icmp_ln212_reg_881">1, 0, 1, 0</column>
<column name="icmp_ln234_reg_885">1, 0, 1, 0</column>
<column name="icmp_ln251_reg_845">1, 0, 1, 0</column>
<column name="reg_481">32, 0, 32, 0</column>
<column name="reg_486">16, 0, 16, 0</column>
<column name="shl_ln205_reg_821">1, 0, 2, 1</column>
<column name="tile_y_load_reg_806">32, 0, 32, 0</column>
<column name="tmp_11_reg_774">1, 0, 1, 0</column>
<column name="tmp_12_reg_779">1, 0, 1, 0</column>
<column name="trunc_ln178_12_reg_754">32, 0, 32, 0</column>
<column name="trunc_ln178_13_reg_759">32, 0, 32, 0</column>
<column name="trunc_ln178_14_reg_764">32, 0, 32, 0</column>
<column name="trunc_ln178_15_reg_769">32, 0, 32, 0</column>
<column name="trunc_ln_reg_784">30, 0, 30, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pu_kernel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pu_kernel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pu_kernel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pu_kernel, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pu_kernel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pu_kernel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pu_kernel, return value</column>
<column name="s_01_dout">in, 388, ap_fifo, s_01, pointer</column>
<column name="s_01_num_data_valid">in, 5, ap_fifo, s_01, pointer</column>
<column name="s_01_fifo_cap">in, 5, ap_fifo, s_01, pointer</column>
<column name="s_01_empty_n">in, 1, ap_fifo, s_01, pointer</column>
<column name="s_01_read">out, 1, ap_fifo, s_01, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RFIFONUM">in, 9, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="B1">in, 64, ap_none, B1, scalar</column>
<column name="K">in, 32, ap_none, K, scalar</column>
</table>
</item>
</section>
</profile>
