//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sat Aug 23 09:28:28 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  ff_sdr_ready,
  w_bus_vdp_rdata_en,
  w_bus_vdp_ready,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_valid,
  slot_data_dir_d,
  w_bus_ioreq,
  w_bus_write,
  w_iorq_rd,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk85m;
input n36_6;
input ff_sdr_ready;
input w_bus_vdp_rdata_en;
input w_bus_vdp_ready;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_valid;
output slot_data_dir_d;
output w_bus_ioreq;
output w_bus_write;
output w_iorq_rd;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire n296_3;
wire ff_valid_6;
wire w_iorq_wr_11;
wire w_iorq_rd_8;
wire w_active_7;
wire w_active;
wire n71_7;
wire n85_10;
wire ff_iorq_rd;
wire ff_initial_busy;
wire ff_active;
wire ff_iorq_wr;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_iorq_rd_10;
wire VCC;
wire GND;
  LUT2 n296_s0 (
    .F(n296_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n296_s0.INIT=4'h4;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(w_bus_write),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h4;
  LUT2 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(w_bus_vdp_ready),
    .I1(ff_active) 
);
defparam ff_valid_s3.INIT=4'hB;
  LUT4 w_iorq_wr_s3 (
    .F(w_iorq_wr_11),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d),
    .I2(ff_iorq_wr_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_wr_s3.INIT=16'hF011;
  LUT4 w_iorq_rd_s4 (
    .F(w_iorq_rd_8),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d),
    .I2(ff_iorq_rd_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_rd_s4.INIT=16'hF011;
  LUT2 w_iorq_rd_s5 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s5.INIT=4'h1;
  LUT4 w_active_s2 (
    .F(w_active_7),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n71_s2 (
    .F(n71_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n71_s2.INIT=8'h0E;
  LUT4 n85_s4 (
    .F(n85_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n85_s4.INIT=16'hF0BB;
  DFFRE ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .RESET(n36_6) 
);
  DFFSE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(clk85m),
    .CE(ff_sdr_ready),
    .SET(n36_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .RESET(n36_6) 
);
  DFFRE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n71_7),
    .CLK(clk85m),
    .CE(ff_valid_6),
    .RESET(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFR ff_iorq_wr_pre_s2 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_iorq_wr_pre_s2.INIT=1'b0;
  DFFR ff_iorq_rd_pre_s2 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd_8),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_iorq_rd_pre_s2.INIT=1'b0;
  DFFR ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_7),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFS ff_write_s4 (
    .Q(w_bus_write),
    .D(n85_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV ff_iorq_rd_s4 (
    .O(ff_iorq_rd_10),
    .I(ff_initial_busy) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  n1177_7,
  w_pre_vram_refresh,
  ff_vram_refresh,
  w_vram_address1_16_7,
  w_bus_ioreq,
  w_sprite_collision,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_cpu_vram_rdata,
  w_bus_address,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  w_bus_vdp_ready,
  w_cpu_vram_write,
  n1563_4,
  n1573_4,
  ff_line_interrupt_11,
  w_cpu_vram_valid,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_bus_vdp_rdata,
  w_cpu_vram_wdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input n1177_7;
input w_pre_vram_refresh;
input ff_vram_refresh;
input w_vram_address1_16_7;
input w_bus_ioreq;
input w_sprite_collision;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [7:0] w_cpu_vram_rdata;
input [7:0] w_bus_address;
input [9:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output w_bus_vdp_ready;
output w_cpu_vram_write;
output n1563_4;
output n1573_4;
output ff_line_interrupt_11;
output w_cpu_vram_valid;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [7:0] w_bus_vdp_rdata;
output [7:0] w_cpu_vram_wdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n944_28;
wire n944_29;
wire n1474_3;
wire n7_3;
wire n1464_4;
wire n84_3;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n115_3;
wire n116_3;
wire n188_3;
wire n189_3;
wire n190_3;
wire n191_3;
wire n192_3;
wire n193_3;
wire n1448_4;
wire n325_3;
wire n326_3;
wire n327_3;
wire n328_3;
wire n329_3;
wire n330_3;
wire n331_3;
wire n332_3;
wire n333_3;
wire n334_3;
wire n335_3;
wire n336_3;
wire n337_3;
wire n338_3;
wire n1553_3;
wire n1581_3;
wire n1589_3;
wire n1597_3;
wire n1603_3;
wire n1611_3;
wire n1626_3;
wire n1634_3;
wire n1654_3;
wire n864_3;
wire n866_3;
wire n904_3;
wire n905_3;
wire n906_3;
wire n907_3;
wire n962_3;
wire n963_3;
wire n964_3;
wire n965_3;
wire n966_3;
wire n967_3;
wire n968_3;
wire n969_3;
wire n944_37;
wire n26_4;
wire n27_4;
wire n28_4;
wire n29_4;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_write_6;
wire ff_busy_8;
wire ff_vram_address_13_6;
wire ff_vram_address_16_6;
wire ff_color_palette_valid_7;
wire ff_line_interrupt_8;
wire ff_frame_interrupt_8;
wire n1007_7;
wire n996_7;
wire n385_7;
wire n384_7;
wire n383_7;
wire n252_7;
wire n225_6;
wire n224_6;
wire n223_6;
wire n222_6;
wire n221_6;
wire n220_6;
wire n219_6;
wire n218_6;
wire n944_39;
wire n51_6;
wire n970_6;
wire n1474_4;
wire n1474_5;
wire n1474_6;
wire n188_4;
wire n191_4;
wire n205_4;
wire n325_4;
wire n326_4;
wire n327_4;
wire n328_4;
wire n329_4;
wire n330_4;
wire n331_4;
wire n332_4;
wire n333_4;
wire n334_4;
wire n335_4;
wire n336_4;
wire n1553_4;
wire n1570_4;
wire n1662_4;
wire n864_4;
wire n904_4;
wire n905_4;
wire n962_4;
wire n962_5;
wire n962_6;
wire n962_7;
wire n963_4;
wire n963_5;
wire n964_4;
wire n964_5;
wire n965_4;
wire n965_5;
wire n966_4;
wire n967_4;
wire n968_4;
wire n968_5;
wire n969_4;
wire ff_vram_address_16_7;
wire ff_vram_address_16_8;
wire ff_line_interrupt_9;
wire ff_line_interrupt_10;
wire ff_frame_interrupt_9;
wire n385_8;
wire n383_8;
wire n51_7;
wire n51_8;
wire n325_5;
wire n962_8;
wire n962_9;
wire n962_10;
wire n963_6;
wire n963_7;
wire n964_6;
wire n965_6;
wire n966_5;
wire n967_5;
wire n967_6;
wire n968_6;
wire ff_line_interrupt_12;
wire ff_line_interrupt_13;
wire ff_line_interrupt_14;
wire ff_line_interrupt_15;
wire ff_frame_interrupt_10;
wire ff_frame_interrupt_11;
wire ff_frame_interrupt_12;
wire n384_9;
wire n966_6;
wire n967_7;
wire ff_line_interrupt_16;
wire ff_frame_interrupt_13;
wire ff_frame_interrupt_14;
wire ff_frame_interrupt_15;
wire ff_frame_interrupt_16;
wire n384_11;
wire n1697_6;
wire n190_6;
wire n189_6;
wire n1667_5;
wire n1638_5;
wire n1570_6;
wire n1563_6;
wire n1673_5;
wire n1646_5;
wire n1587_5;
wire n1573_6;
wire n1662_6;
wire n1614_5;
wire n1556_5;
wire n215_5;
wire n210_10;
wire n251_12;
wire n908_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_busy;
wire ff_line_interrupt;
wire ff_frame_interrupt;
wire ff_vram_address_inc;
wire ff_color_palette_g_phase;
wire n944_31;
wire n944_33;
wire n944_35;
wire n127_5;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n944_s28 (
    .F(n944_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n944_s28.INIT=8'hCA;
  LUT3 n944_s29 (
    .F(n944_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n944_s29.INIT=8'hCA;
  LUT3 n1474_s0 (
    .F(n1474_3),
    .I0(n1474_4),
    .I1(n1474_5),
    .I2(n1474_6) 
);
defparam n1474_s0.INIT=8'h40;
  LUT2 n7_s0 (
    .F(n7_3),
    .I0(w_bus_valid),
    .I1(w_bus_vdp_ready) 
);
defparam n7_s0.INIT=4'h8;
  LUT4 n1464_s1 (
    .F(n1464_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port1) 
);
defparam n1464_s1.INIT=16'h4000;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(n1474_4),
    .I1(ff_bus_wdata[7]),
    .I2(n1464_4) 
);
defparam n84_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1464_4) 
);
defparam n111_s0.INIT=8'hAC;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1464_4) 
);
defparam n112_s0.INIT=8'hAC;
  LUT3 n113_s0 (
    .F(n113_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1464_4) 
);
defparam n113_s0.INIT=8'hAC;
  LUT3 n114_s0 (
    .F(n114_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1464_4) 
);
defparam n114_s0.INIT=8'hAC;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1464_4) 
);
defparam n115_s0.INIT=8'hAC;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1464_4) 
);
defparam n116_s0.INIT=8'hAC;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(w_register_data[5]),
    .I1(n188_4),
    .I2(ff_register_pointer[5]),
    .I3(n1474_4) 
);
defparam n188_s0.INIT=16'h3CAA;
  LUT4 n189_s0 (
    .F(n189_3),
    .I0(w_register_data[4]),
    .I1(n189_6),
    .I2(ff_register_pointer[4]),
    .I3(n1474_4) 
);
defparam n189_s0.INIT=16'h3CAA;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(w_register_data[3]),
    .I1(n190_6),
    .I2(ff_register_pointer[3]),
    .I3(n1474_4) 
);
defparam n190_s0.INIT=16'h3CAA;
  LUT4 n191_s0 (
    .F(n191_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n191_4),
    .I3(n1474_4) 
);
defparam n191_s0.INIT=16'h3CAA;
  LUT4 n192_s0 (
    .F(n192_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n1474_4) 
);
defparam n192_s0.INIT=16'h3CAA;
  LUT3 n193_s0 (
    .F(n193_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1474_4) 
);
defparam n193_s0.INIT=8'h3A;
  LUT3 n1448_s1 (
    .F(n1448_4),
    .I0(n1474_4),
    .I1(ff_2nd_access),
    .I2(n1464_4) 
);
defparam n1448_s1.INIT=8'h3A;
  LUT4 n325_s0 (
    .F(n325_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n325_4),
    .I3(ff_vram_address_inc) 
);
defparam n325_s0.INIT=16'h3CAA;
  LUT4 n326_s0 (
    .F(n326_3),
    .I0(ff_bus_wdata[4]),
    .I1(n326_4),
    .I2(w_cpu_vram_address[12]),
    .I3(ff_vram_address_inc) 
);
defparam n326_s0.INIT=16'h3CAA;
  LUT4 n327_s0 (
    .F(n327_3),
    .I0(ff_bus_wdata[3]),
    .I1(n327_4),
    .I2(w_cpu_vram_address[11]),
    .I3(ff_vram_address_inc) 
);
defparam n327_s0.INIT=16'h3CAA;
  LUT4 n328_s0 (
    .F(n328_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n328_4),
    .I3(ff_vram_address_inc) 
);
defparam n328_s0.INIT=16'h3CAA;
  LUT4 n329_s0 (
    .F(n329_3),
    .I0(ff_bus_wdata[1]),
    .I1(n329_4),
    .I2(w_cpu_vram_address[9]),
    .I3(ff_vram_address_inc) 
);
defparam n329_s0.INIT=16'h3CAA;
  LUT4 n330_s0 (
    .F(n330_3),
    .I0(ff_bus_wdata[0]),
    .I1(n330_4),
    .I2(w_cpu_vram_address[8]),
    .I3(ff_vram_address_inc) 
);
defparam n330_s0.INIT=16'h3CAA;
  LUT4 n331_s0 (
    .F(n331_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n331_4),
    .I3(ff_vram_address_inc) 
);
defparam n331_s0.INIT=16'h3CAA;
  LUT4 n332_s0 (
    .F(n332_3),
    .I0(w_register_data[6]),
    .I1(w_cpu_vram_address[6]),
    .I2(n332_4),
    .I3(ff_vram_address_inc) 
);
defparam n332_s0.INIT=16'h3CAA;
  LUT4 n333_s0 (
    .F(n333_3),
    .I0(w_register_data[5]),
    .I1(n333_4),
    .I2(w_cpu_vram_address[5]),
    .I3(ff_vram_address_inc) 
);
defparam n333_s0.INIT=16'h3CAA;
  LUT4 n334_s0 (
    .F(n334_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n334_4),
    .I3(ff_vram_address_inc) 
);
defparam n334_s0.INIT=16'h3CAA;
  LUT4 n335_s0 (
    .F(n335_3),
    .I0(w_register_data[3]),
    .I1(n335_4),
    .I2(w_cpu_vram_address[3]),
    .I3(ff_vram_address_inc) 
);
defparam n335_s0.INIT=16'h3CAA;
  LUT4 n336_s0 (
    .F(n336_3),
    .I0(w_register_data[2]),
    .I1(n336_4),
    .I2(w_cpu_vram_address[2]),
    .I3(ff_vram_address_inc) 
);
defparam n336_s0.INIT=16'h3CAA;
  LUT4 n337_s0 (
    .F(n337_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n337_s0.INIT=16'h3CAA;
  LUT3 n338_s0 (
    .F(n338_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(ff_vram_address_inc) 
);
defparam n338_s0.INIT=8'h5C;
  LUT4 n1553_s0 (
    .F(n1553_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1553_4) 
);
defparam n1553_s0.INIT=16'h0100;
  LUT4 n1581_s0 (
    .F(n1581_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1553_4) 
);
defparam n1581_s0.INIT=16'h1000;
  LUT4 n1589_s0 (
    .F(n1589_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1553_4) 
);
defparam n1589_s0.INIT=16'h4000;
  LUT4 n1597_s0 (
    .F(n1597_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1553_4) 
);
defparam n1597_s0.INIT=16'h4000;
  LUT4 n1603_s0 (
    .F(n1603_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1553_4) 
);
defparam n1603_s0.INIT=16'h8000;
  LUT4 n1611_s0 (
    .F(n1611_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1570_4) 
);
defparam n1611_s0.INIT=16'h0100;
  LUT4 n1626_s0 (
    .F(n1626_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1570_4) 
);
defparam n1626_s0.INIT=16'h4000;
  LUT4 n1634_s0 (
    .F(n1634_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1570_4) 
);
defparam n1634_s0.INIT=16'h8000;
  LUT4 n1654_s0 (
    .F(n1654_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1474_6) 
);
defparam n1654_s0.INIT=16'h8000;
  LUT4 n864_s0 (
    .F(n864_3),
    .I0(w_register_write),
    .I1(n866_3),
    .I2(w_palette_valid),
    .I3(n864_4) 
);
defparam n864_s0.INIT=16'hFF10;
  LUT4 n866_s0 (
    .F(n866_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port2) 
);
defparam n866_s0.INIT=16'h4000;
  LUT4 n904_s0 (
    .F(n904_3),
    .I0(w_register_data[3]),
    .I1(n904_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n904_s0.INIT=16'hAA3C;
  LUT4 n905_s0 (
    .F(n905_3),
    .I0(w_register_data[2]),
    .I1(n905_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n905_s0.INIT=16'hAA3C;
  LUT4 n906_s0 (
    .F(n906_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n906_s0.INIT=16'hAA3C;
  LUT3 n907_s0 (
    .F(n907_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n907_s0.INIT=8'hC5;
  LUT4 n962_s0 (
    .F(n962_3),
    .I0(n962_4),
    .I1(n962_5),
    .I2(n962_6),
    .I3(n962_7) 
);
defparam n962_s0.INIT=16'hFFB0;
  LUT4 n963_s0 (
    .F(n963_3),
    .I0(n963_4),
    .I1(n962_5),
    .I2(n962_6),
    .I3(n963_5) 
);
defparam n963_s0.INIT=16'hFFB0;
  LUT4 n964_s0 (
    .F(n964_3),
    .I0(n962_5),
    .I1(n964_4),
    .I2(n962_6),
    .I3(n964_5) 
);
defparam n964_s0.INIT=16'hFF70;
  LUT4 n965_s0 (
    .F(n965_3),
    .I0(n965_4),
    .I1(n962_5),
    .I2(n962_6),
    .I3(n965_5) 
);
defparam n965_s0.INIT=16'hFFB0;
  LUT3 n966_s0 (
    .F(n966_3),
    .I0(w_cpu_vram_rdata[3]),
    .I1(w_cpu_vram_rdata_en),
    .I2(n966_4) 
);
defparam n966_s0.INIT=8'hF8;
  LUT4 n967_s0 (
    .F(n967_3),
    .I0(n967_4),
    .I1(n962_6),
    .I2(w_cpu_vram_rdata_en),
    .I3(w_cpu_vram_rdata[2]) 
);
defparam n967_s0.INIT=16'hF444;
  LUT4 n968_s0 (
    .F(n968_3),
    .I0(n962_5),
    .I1(n968_4),
    .I2(n962_6),
    .I3(n968_5) 
);
defparam n968_s0.INIT=16'hFF70;
  LUT4 n969_s0 (
    .F(n969_3),
    .I0(w_cpu_vram_rdata[0]),
    .I1(w_cpu_vram_rdata_en),
    .I2(n969_4),
    .I3(n962_6) 
);
defparam n969_s0.INIT=16'h8F88;
  LUT3 n944_s31 (
    .F(n944_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n944_s31.INIT=8'hCA;
  LUT2 n26_s1 (
    .F(n26_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n26_s1.INIT=4'h1;
  LUT2 n27_s1 (
    .F(n27_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n27_s1.INIT=4'h4;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n29_s1 (
    .F(n29_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n29_s1.INIT=4'h8;
  LUT3 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_color_palette_g_phase),
    .I2(n866_3) 
);
defparam ff_palette_g_2_s2.INIT=8'h40;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1464_4),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n1474_4),
    .I1(ff_2nd_access),
    .I2(n1464_4) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT4 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(n1474_5),
    .I1(n1474_6),
    .I2(ff_not_increment),
    .I3(n1474_4) 
);
defparam ff_register_pointer_5_s3.INIT=16'h0F88;
  LUT3 ff_vram_write_s3 (
    .F(ff_vram_write_6),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_port0) 
);
defparam ff_vram_write_s3.INIT=8'h40;
  LUT3 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_cpu_vram_rdata_en),
    .I1(n205_4),
    .I2(ff_vram_address_inc) 
);
defparam ff_busy_s3.INIT=8'hF4;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1464_4),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_inc),
    .I1(ff_vram_address_16_7),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_type) 
);
defparam ff_vram_address_16_s3.INIT=16'hF2FF;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n866_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 ff_line_interrupt_s3 (
    .F(ff_line_interrupt_8),
    .I0(ff_line_interrupt_9),
    .I1(ff_line_interrupt_10),
    .I2(ff_line_interrupt_11),
    .I3(ff_line_interrupt_enable) 
);
defparam ff_line_interrupt_s3.INIT=16'hCAFF;
  LUT3 ff_frame_interrupt_s3 (
    .F(ff_frame_interrupt_8),
    .I0(ff_frame_interrupt_9),
    .I1(n1177_7),
    .I2(ff_frame_interrupt_enable) 
);
defparam ff_frame_interrupt_s3.INIT=8'hBF;
  LUT2 n1007_s2 (
    .F(n1007_7),
    .I0(ff_line_interrupt_11),
    .I1(ff_frame_interrupt_enable) 
);
defparam n1007_s2.INIT=4'h4;
  LUT2 n996_s2 (
    .F(n996_7),
    .I0(ff_line_interrupt_11),
    .I1(ff_line_interrupt_enable) 
);
defparam n996_s2.INIT=4'h4;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(w_register_data[0]),
    .I1(n385_8),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_type) 
);
defparam n385_s2.INIT=16'hA300;
  LUT4 n384_s2 (
    .F(n384_7),
    .I0(w_register_data[1]),
    .I1(n384_11),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_type) 
);
defparam n384_s2.INIT=16'hA300;
  LUT4 n383_s2 (
    .F(n383_7),
    .I0(w_register_data[2]),
    .I1(n383_8),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_type) 
);
defparam n383_s2.INIT=16'hA300;
  LUT2 n252_s2 (
    .F(n252_7),
    .I0(ff_vram_address_inc),
    .I1(ff_port0) 
);
defparam n252_s2.INIT=4'h4;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[0]),
    .I1(n215_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[1]),
    .I1(n215_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[2]),
    .I1(n215_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n222_s1 (
    .F(n222_6),
    .I0(ff_bus_wdata[3]),
    .I1(n215_5) 
);
defparam n222_s1.INIT=4'h8;
  LUT2 n221_s1 (
    .F(n221_6),
    .I0(ff_bus_wdata[4]),
    .I1(n215_5) 
);
defparam n221_s1.INIT=4'h8;
  LUT2 n220_s1 (
    .F(n220_6),
    .I0(ff_bus_wdata[5]),
    .I1(n215_5) 
);
defparam n220_s1.INIT=4'h8;
  LUT2 n219_s1 (
    .F(n219_6),
    .I0(ff_bus_wdata[6]),
    .I1(n215_5) 
);
defparam n219_s1.INIT=4'h8;
  LUT2 n218_s1 (
    .F(n218_6),
    .I0(ff_bus_wdata[7]),
    .I1(n215_5) 
);
defparam n218_s1.INIT=4'h8;
  LUT2 n944_s30 (
    .F(n944_39),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n944_s30.INIT=4'h8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(w_bus_address[2]),
    .I1(n7_3),
    .I2(n51_7),
    .I3(n51_8) 
);
defparam n51_s1.INIT=16'h1000;
  LUT4 n970_s1 (
    .F(n970_6),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n970_s1.INIT=16'hFF10;
  LUT4 n1474_s1 (
    .F(n1474_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port3) 
);
defparam n1474_s1.INIT=16'h4000;
  LUT3 n1474_s2 (
    .F(n1474_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1474_s2.INIT=8'h10;
  LUT4 n1474_s3 (
    .F(n1474_6),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1474_s3.INIT=16'h1000;
  LUT4 n188_s1 (
    .F(n188_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n191_4) 
);
defparam n188_s1.INIT=16'h8000;
  LUT2 n191_s1 (
    .F(n191_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n191_s1.INIT=4'h8;
  LUT3 n205_s1 (
    .F(n205_4),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_vram_address1_16_7) 
);
defparam n205_s1.INIT=8'h10;
  LUT4 n325_s1 (
    .F(n325_4),
    .I0(n325_5),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]),
    .I3(n331_4) 
);
defparam n325_s1.INIT=16'h8000;
  LUT3 n326_s1 (
    .F(n326_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n328_4) 
);
defparam n326_s1.INIT=8'h80;
  LUT2 n327_s1 (
    .F(n327_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n328_4) 
);
defparam n327_s1.INIT=4'h8;
  LUT4 n328_s1 (
    .F(n328_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n331_4) 
);
defparam n328_s1.INIT=16'h8000;
  LUT3 n329_s1 (
    .F(n329_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n331_4) 
);
defparam n329_s1.INIT=8'h80;
  LUT3 n330_s1 (
    .F(n330_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[6]),
    .I2(n332_4) 
);
defparam n330_s1.INIT=8'h80;
  LUT4 n331_s1 (
    .F(n331_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n334_4) 
);
defparam n331_s1.INIT=16'h8000;
  LUT3 n332_s1 (
    .F(n332_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n334_4) 
);
defparam n332_s1.INIT=8'h80;
  LUT2 n333_s1 (
    .F(n333_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n334_4) 
);
defparam n333_s1.INIT=4'h8;
  LUT4 n334_s1 (
    .F(n334_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n334_s1.INIT=16'h8000;
  LUT3 n335_s1 (
    .F(n335_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[1]) 
);
defparam n335_s1.INIT=8'h80;
  LUT2 n336_s1 (
    .F(n336_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n336_s1.INIT=4'h8;
  LUT4 n1553_s1 (
    .F(n1553_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1553_s1.INIT=16'h0100;
  LUT3 n1563_s1 (
    .F(n1563_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1563_s1.INIT=8'h10;
  LUT4 n1570_s1 (
    .F(n1570_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1570_s1.INIT=16'h1000;
  LUT3 n1573_s1 (
    .F(n1573_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1573_s1.INIT=8'h40;
  LUT4 n1662_s1 (
    .F(n1662_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1662_s1.INIT=16'h4000;
  LUT4 n864_s1 (
    .F(n864_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1474_6) 
);
defparam n864_s1.INIT=16'h0100;
  LUT3 n904_s1 (
    .F(n904_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n904_s1.INIT=8'h80;
  LUT2 n905_s1 (
    .F(n905_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n905_s1.INIT=4'h8;
  LUT4 n962_s1 (
    .F(n962_4),
    .I0(n962_8),
    .I1(n962_9),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n962_s1.INIT=16'h0503;
  LUT4 n962_s2 (
    .F(n962_5),
    .I0(ff_status_register_pointer[0]),
    .I1(n962_10),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_port1) 
);
defparam n962_s2.INIT=16'h4F00;
  LUT4 n962_s3 (
    .F(n962_6),
    .I0(w_cpu_vram_rdata_en),
    .I1(ff_busy),
    .I2(ff_bus_write),
    .I3(ff_bus_valid) 
);
defparam n962_s3.INIT=16'h0100;
  LUT2 n962_s4 (
    .F(n962_7),
    .I0(w_cpu_vram_rdata_en),
    .I1(w_cpu_vram_rdata[7]) 
);
defparam n962_s4.INIT=4'h8;
  LUT4 n963_s1 (
    .F(n963_4),
    .I0(n963_6),
    .I1(n963_7),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n963_s1.INIT=16'h0503;
  LUT2 n963_s2 (
    .F(n963_5),
    .I0(w_cpu_vram_rdata_en),
    .I1(w_cpu_vram_rdata[6]) 
);
defparam n963_s2.INIT=4'h8;
  LUT4 n964_s1 (
    .F(n964_4),
    .I0(w_sprite_collision_x[5]),
    .I1(n964_6),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s1.INIT=16'hC07F;
  LUT2 n964_s2 (
    .F(n964_5),
    .I0(w_cpu_vram_rdata_en),
    .I1(w_cpu_vram_rdata[5]) 
);
defparam n964_s2.INIT=4'h8;
  LUT4 n965_s1 (
    .F(n965_4),
    .I0(w_sprite_collision_x[4]),
    .I1(ff_status_register_pointer[2]),
    .I2(n965_6),
    .I3(ff_status_register_pointer[0]) 
);
defparam n965_s1.INIT=16'h0ECC;
  LUT2 n965_s2 (
    .F(n965_5),
    .I0(w_cpu_vram_rdata_en),
    .I1(w_cpu_vram_rdata[4]) 
);
defparam n965_s2.INIT=4'h8;
  LUT3 n966_s1 (
    .F(n966_4),
    .I0(n962_5),
    .I1(n966_5),
    .I2(n962_6) 
);
defparam n966_s1.INIT=8'h70;
  LUT3 n967_s1 (
    .F(n967_4),
    .I0(ff_status_register_pointer[2]),
    .I1(n967_5),
    .I2(n967_6) 
);
defparam n967_s1.INIT=8'hB0;
  LUT4 n968_s1 (
    .F(n968_4),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(n968_6),
    .I3(ff_status_register_pointer[1]) 
);
defparam n968_s1.INIT=16'h3FF4;
  LUT2 n968_s2 (
    .F(n968_5),
    .I0(w_cpu_vram_rdata_en),
    .I1(w_cpu_vram_rdata[1]) 
);
defparam n968_s2.INIT=4'h8;
  LUT4 n969_s1 (
    .F(n969_4),
    .I0(n944_35),
    .I1(n962_10),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_port1) 
);
defparam n969_s1.INIT=16'hC500;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=16'h0007;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1570_4) 
);
defparam ff_vram_address_16_s5.INIT=16'h4000;
  LUT4 ff_line_interrupt_s4 (
    .F(ff_line_interrupt_9),
    .I0(ff_line_interrupt_12),
    .I1(ff_line_interrupt_13),
    .I2(ff_line_interrupt_14),
    .I3(ff_line_interrupt_15) 
);
defparam ff_line_interrupt_s4.INIT=16'h8000;
  LUT4 ff_line_interrupt_s5 (
    .F(ff_line_interrupt_10),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_line_interrupt_s5.INIT=16'h0100;
  LUT4 ff_line_interrupt_s6 (
    .F(ff_line_interrupt_11),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid),
    .I3(ff_port1) 
);
defparam ff_line_interrupt_s6.INIT=16'h1000;
  LUT4 ff_frame_interrupt_s4 (
    .F(ff_frame_interrupt_9),
    .I0(ff_frame_interrupt_10),
    .I1(w_screen_pos_y[2]),
    .I2(ff_frame_interrupt_11),
    .I3(ff_frame_interrupt_12) 
);
defparam ff_frame_interrupt_s4.INIT=16'h8000;
  LUT3 n385_s3 (
    .F(n385_8),
    .I0(w_cpu_vram_address[13]),
    .I1(n325_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n385_s3.INIT=8'h87;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(w_cpu_vram_address[15]),
    .I1(n325_4),
    .I2(n384_9),
    .I3(w_cpu_vram_address[16]) 
);
defparam n383_s3.INIT=16'h807F;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_bus_address[4]),
    .I1(w_bus_address[5]),
    .I2(w_bus_address[3]) 
);
defparam n51_s2.INIT=8'h10;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_bus_address[6]),
    .I1(ff_busy),
    .I2(w_bus_ioreq),
    .I3(w_bus_address[7]) 
);
defparam n51_s3.INIT=16'h1000;
  LUT4 n325_s2 (
    .F(n325_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(w_cpu_vram_address[7]) 
);
defparam n325_s2.INIT=16'h8000;
  LUT4 n962_s5 (
    .F(n962_8),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n962_s5.INIT=16'h3500;
  LUT4 n962_s6 (
    .F(n962_9),
    .I0(ff_frame_interrupt),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n962_s6.INIT=16'h3FF5;
  LUT2 n962_s7 (
    .F(n962_10),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n962_s7.INIT=4'h1;
  LUT4 n963_s3 (
    .F(n963_6),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n963_s3.INIT=16'h3500;
  LUT4 n963_s4 (
    .F(n963_7),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n963_s4.INIT=16'h3FF5;
  LUT4 n964_s3 (
    .F(n964_6),
    .I0(w_status_color[5]),
    .I1(w_sprite_collision_y[5]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n964_s3.INIT=16'h5F30;
  LUT4 n965_s3 (
    .F(n965_6),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n965_s3.INIT=16'h305F;
  LUT4 n966_s2 (
    .F(n966_5),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(n966_6) 
);
defparam n966_s2.INIT=16'h33D0;
  LUT3 n967_s2 (
    .F(n967_5),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n967_s2.INIT=8'hBC;
  LUT3 n967_s3 (
    .F(n967_6),
    .I0(n967_7),
    .I1(ff_status_register_pointer[2]),
    .I2(n962_5) 
);
defparam n967_s3.INIT=8'hB0;
  LUT4 n968_s3 (
    .F(n968_6),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n968_s3.INIT=16'hC0AF;
  LUT4 ff_line_interrupt_s7 (
    .F(ff_line_interrupt_12),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam ff_line_interrupt_s7.INIT=16'h9009;
  LUT4 ff_line_interrupt_s8 (
    .F(ff_line_interrupt_13),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam ff_line_interrupt_s8.INIT=16'h9009;
  LUT3 ff_line_interrupt_s9 (
    .F(ff_line_interrupt_14),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(ff_line_interrupt_16) 
);
defparam ff_line_interrupt_s9.INIT=8'h90;
  LUT4 ff_line_interrupt_s10 (
    .F(ff_line_interrupt_15),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam ff_line_interrupt_s10.INIT=16'h1001;
  LUT4 ff_frame_interrupt_s5 (
    .F(ff_frame_interrupt_10),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_frame_interrupt_13) 
);
defparam ff_frame_interrupt_s5.INIT=16'h4000;
  LUT4 ff_frame_interrupt_s6 (
    .F(ff_frame_interrupt_11),
    .I0(w_screen_pos_y[0]),
    .I1(ff_line_interrupt_11),
    .I2(ff_frame_interrupt_14),
    .I3(ff_frame_interrupt_15) 
);
defparam ff_frame_interrupt_s6.INIT=16'h1000;
  LUT4 ff_frame_interrupt_s7 (
    .F(ff_frame_interrupt_12),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(ff_frame_interrupt_16),
    .I3(w_screen_pos_y[4]) 
);
defparam ff_frame_interrupt_s7.INIT=16'h1000;
  LUT2 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]) 
);
defparam n384_s4.INIT=4'h8;
  LUT4 n966_s3 (
    .F(n966_6),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n966_s3.INIT=16'hC0AF;
  LUT4 n967_s4 (
    .F(n967_7),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n967_s4.INIT=16'h3500;
  LUT4 ff_line_interrupt_s11 (
    .F(ff_line_interrupt_16),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam ff_line_interrupt_s11.INIT=16'h9009;
  LUT4 ff_frame_interrupt_s8 (
    .F(ff_frame_interrupt_13),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[3]),
    .I3(ff_half_count[6]) 
);
defparam ff_frame_interrupt_s8.INIT=16'h1000;
  LUT3 ff_frame_interrupt_s9 (
    .F(ff_frame_interrupt_14),
    .I0(w_screen_pos_y[1]),
    .I1(ff_half_count[0]),
    .I2(ff_half_count[1]) 
);
defparam ff_frame_interrupt_s9.INIT=8'h01;
  LUT4 ff_frame_interrupt_s10 (
    .F(ff_frame_interrupt_15),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam ff_frame_interrupt_s10.INIT=16'h0100;
  LUT4 ff_frame_interrupt_s11 (
    .F(ff_frame_interrupt_16),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam ff_frame_interrupt_s11.INIT=16'h0001;
  LUT4 n384_s5 (
    .F(n384_11),
    .I0(n325_4),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[13]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n384_s5.INIT=16'h807F;
  LUT3 n1697_s2 (
    .F(n1697_6),
    .I0(n866_3),
    .I1(w_register_write),
    .I2(ff_color_palette_g_phase) 
);
defparam n1697_s2.INIT=8'h02;
  LUT3 n190_s2 (
    .F(n190_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n190_s2.INIT=8'h80;
  LUT4 n189_s2 (
    .F(n189_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n189_s2.INIT=16'h8000;
  LUT4 n1667_s1 (
    .F(n1667_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1662_4) 
);
defparam n1667_s1.INIT=16'h1000;
  LUT4 n1638_s1 (
    .F(n1638_5),
    .I0(n1474_6),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1638_s1.INIT=16'h0200;
  LUT4 n1570_s2 (
    .F(n1570_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1570_4) 
);
defparam n1570_s2.INIT=16'h1000;
  LUT4 n1563_s2 (
    .F(n1563_6),
    .I0(n1553_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1563_s2.INIT=16'h0200;
  LUT4 n1673_s1 (
    .F(n1673_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1662_4) 
);
defparam n1673_s1.INIT=16'h4000;
  LUT4 n1646_s1 (
    .F(n1646_5),
    .I0(n1474_6),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1646_s1.INIT=16'h2000;
  LUT4 n1587_s1 (
    .F(n1587_5),
    .I0(n1570_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1587_s1.INIT=16'h2000;
  LUT4 n1573_s2 (
    .F(n1573_6),
    .I0(n1553_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1573_s2.INIT=16'h2000;
  LUT4 n1662_s2 (
    .F(n1662_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1662_4) 
);
defparam n1662_s2.INIT=16'h1000;
  LUT4 n1614_s1 (
    .F(n1614_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1570_4) 
);
defparam n1614_s1.INIT=16'h1000;
  LUT4 n1556_s1 (
    .F(n1556_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1553_4) 
);
defparam n1556_s1.INIT=16'h1000;
  LUT4 n215_s1 (
    .F(n215_5),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid),
    .I3(ff_port0) 
);
defparam n215_s1.INIT=16'h2000;
  LUT3 n210_s4 (
    .F(n210_10),
    .I0(ff_vram_write_6),
    .I1(w_cpu_vram_valid),
    .I2(n205_4) 
);
defparam n210_s4.INIT=8'h3E;
  LUT4 n251_s6 (
    .F(n251_12),
    .I0(w_cpu_vram_write),
    .I1(n205_4),
    .I2(w_cpu_vram_rdata_en),
    .I3(ff_vram_address_inc) 
);
defparam n251_s6.INIT=16'h00F8;
  LUT4 n908_s8 (
    .F(n908_14),
    .I0(n866_3),
    .I1(w_register_write),
    .I2(n864_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n908_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_4),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n27_4),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n29_4),
    .CLK(clk85m),
    .CE(n7_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n7_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n84_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n111_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n112_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n113_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n114_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n115_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n116_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1474_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1553_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1553_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1553_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1556_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1556_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1553_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1556_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1556_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1556_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1556_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1563_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1563_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1563_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1563_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1563_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1563_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1563_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1573_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1573_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1573_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1573_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1573_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1573_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1573_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1573_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1581_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1581_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1581_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1581_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1581_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1581_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1587_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1587_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1589_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1589_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1589_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1589_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1589_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1589_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1589_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1589_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1597_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1597_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1597_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1597_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1597_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1597_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1611_3),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1614_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1614_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1614_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1614_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1626_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1626_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1626_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1626_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1626_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1626_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1626_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1626_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1638_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1638_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1638_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1638_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1638_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1638_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1638_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1638_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1646_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1654_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1654_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1654_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1654_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1654_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1654_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1654_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1654_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1662_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1662_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1673_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1673_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1673_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1667_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1667_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1667_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1667_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1667_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1667_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n866_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1697_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1697_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1697_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1697_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1697_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1697_6),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n962_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n963_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n964_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n965_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n966_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n967_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n968_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n969_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n970_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFP ff_bus_ready_s0 (
    .Q(w_bus_vdp_ready),
    .D(n51_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n127_5),
    .CLK(clk85m),
    .CE(n1464_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n189_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n190_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n191_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n192_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n193_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_write_s1 (
    .Q(w_cpu_vram_write),
    .D(n215_5),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_write_s1.INIT=1'b0;
  DFFCE ff_vram_wdata_7_s1 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n218_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_wdata_7_s1.INIT=1'b0;
  DFFCE ff_vram_wdata_6_s1 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n219_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_wdata_6_s1.INIT=1'b0;
  DFFCE ff_vram_wdata_5_s1 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n220_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_wdata_5_s1.INIT=1'b0;
  DFFCE ff_vram_wdata_4_s1 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n221_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_wdata_4_s1.INIT=1'b0;
  DFFCE ff_vram_wdata_3_s1 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n222_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_wdata_3_s1.INIT=1'b0;
  DFFCE ff_vram_wdata_2_s1 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_wdata_2_s1.INIT=1'b0;
  DFFCE ff_vram_wdata_1_s1 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_wdata_1_s1.INIT=1'b0;
  DFFCE ff_vram_wdata_0_s1 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_wdata_0_s1.INIT=1'b0;
  DFFCE ff_busy_s1 (
    .Q(ff_busy),
    .D(n252_7),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .CLEAR(n36_6) 
);
defparam ff_busy_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n326_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n327_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n328_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n329_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n330_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n331_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n332_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n333_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n334_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n335_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n336_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n337_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n338_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n383_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n384_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n904_3),
    .CLK(clk85m),
    .CE(n864_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n905_3),
    .CLK(clk85m),
    .CE(n864_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n906_3),
    .CLK(clk85m),
    .CE(n864_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n907_3),
    .CLK(clk85m),
    .CE(n864_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n996_7),
    .CLK(clk85m),
    .CE(ff_line_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_line_interrupt_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1007_7),
    .CLK(clk85m),
    .CE(ff_frame_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_frame_interrupt_s1.INIT=1'b0;
  DFFC ff_vram_valid_s2 (
    .Q(w_cpu_vram_valid),
    .D(n210_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s2.INIT=1'b0;
  DFFC ff_vram_address_inc_s4 (
    .Q(ff_vram_address_inc),
    .D(n251_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n908_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n944_s27 (
    .O(n944_31),
    .I0(n944_28),
    .I1(n944_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n944_s26 (
    .O(n944_33),
    .I0(n944_39),
    .I1(n944_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n944_s23 (
    .O(n944_35),
    .I0(n944_33),
    .I1(n944_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n127_s2 (
    .O(n127_5),
    .I(ff_2nd_access) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  w_vs_end_8,
  reg_50hz_mode,
  ff_v_en_9,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n60_8,
  w_h_count_end_15,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input w_vs_end_8;
input reg_50hz_mode;
input ff_v_en_9;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n60_8;
output w_h_count_end_15;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [9:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_interleaving_page_8;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n103_7;
wire n100_7;
wire n96_7;
wire n93_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire n452_6;
wire w_h_count_end_12;
wire n138_4;
wire n380_4;
wire n264_4;
wire n264_5;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_8;
wire n430_9;
wire n429_8;
wire n428_8;
wire n427_8;
wire n427_9;
wire n159_8;
wire n156_8;
wire n102_8;
wire n101_8;
wire n99_8;
wire n98_8;
wire n97_8;
wire n94_8;
wire n57_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire n138_5;
wire n380_5;
wire n380_6;
wire n264_6;
wire ff_v_active_7;
wire ff_v_active_8;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n428_9;
wire n380_7;
wire n380_8;
wire n380_9;
wire ff_interleaving_page_11;
wire n60_10;
wire ff_blink_counter_3_14;
wire n54_10;
wire n95_10;
wire n97_10;
wire n160_10;
wire n162_9;
wire n59_9;
wire n94_10;
wire n95_12;
wire n98_10;
wire n99_10;
wire n101_10;
wire n102_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n380_11;
wire n393_9;
wire ff_blink_base_3_12;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT4 n138_s0 (
    .F(n138_3),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(n138_4),
    .I3(w_h_count_end_12) 
);
defparam n138_s0.INIT=16'h1000;
  LUT2 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(n264_5) 
);
defparam n264_s0.INIT=4'h8;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n380_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(n380_11),
    .I1(ff_blink_counter_3_9),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'h80FF;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT2 n390_s1 (
    .F(n390_6),
    .I0(n390_7),
    .I1(reg_interleaving_mode) 
);
defparam n390_s1.INIT=4'h4;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(n430_8),
    .I1(n430_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0700;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(n429_8),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'h4100;
  LUT2 n428_s2 (
    .F(n428_7),
    .I0(n428_8),
    .I1(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=4'h4;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h1C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(w_vs_end_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(n160_10),
    .I2(w_v_count[4]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n103_s2 (
    .F(n103_7),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n78_3),
    .I3(ff_half_count[2]) 
);
defparam n103_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end),
    .I3(w_h_count[4]) 
);
defparam n58_s2.INIT=16'h0708;
  LUT3 n57_s2 (
    .F(n57_7),
    .I0(w_h_count_end),
    .I1(n57_8),
    .I2(w_h_count[5]) 
);
defparam n57_s2.INIT=8'h14;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 n452_s1 (
    .F(n452_6),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_10) 
);
defparam n452_s1.INIT=4'h7;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h4000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT3 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(n138_5) 
);
defparam n138_s1.INIT=8'h40;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(n380_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n380_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(n264_6),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]),
    .I3(w_screen_pos_y[4]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(w_screen_pos_y[3]),
    .I2(reg_212lines_mode),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=16'h2400;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=16'hBF00;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(n427_8),
    .I1(n430_9),
    .I2(ff_interleaving_page_10),
    .I3(n430_8) 
);
defparam ff_interleaving_page_s4.INIT=16'hF700;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h827F;
  LUT4 n430_s3 (
    .F(n430_8),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n430_s3.INIT=16'h0001;
  LUT3 n430_s4 (
    .F(n430_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s4.INIT=8'h35;
  LUT4 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n430_8) 
);
defparam n429_s3.INIT=16'h3500;
  LUT4 n428_s3 (
    .F(n428_8),
    .I0(n428_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n428_s3.INIT=16'h03FE;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'h53;
  LUT3 n427_s4 (
    .F(n427_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n427_s4.INIT=8'h01;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(w_vs_end_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT3 n102_s3 (
    .F(n102_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]) 
);
defparam n102_s3.INIT=8'h80;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n101_8) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_8) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT4 n94_s3 (
    .F(n94_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n97_8) 
);
defparam n94_s3.INIT=16'h8000;
  LUT2 n60_s3 (
    .F(n60_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n60_s3.INIT=4'h8;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count_end_13) 
);
defparam n57_s3.INIT=8'h80;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=4'h4;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(n380_7),
    .I1(reg_50hz_mode),
    .I2(w_v_count[5]),
    .I3(ff_v_en_9) 
);
defparam n380_s2.INIT=16'h0100;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n380_8),
    .I3(n380_9) 
);
defparam n380_s3.INIT=16'h1000;
  LUT4 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y[8]),
    .I3(w_screen_pos_y[9]) 
);
defparam n264_s3.INIT=16'h8000;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[3]) 
);
defparam ff_v_active_s4.INIT=16'hBF02;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(w_screen_pos_y[4]),
    .I3(n264_4) 
);
defparam ff_v_active_s5.INIT=16'h1000;
  LUT3 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[5]),
    .I1(reg_blink_period[0]),
    .I2(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=8'h01;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[1]),
    .I2(ff_interleaving_page_11),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h0FEE;
  LUT4 n428_s4 (
    .F(n428_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n428_s4.INIT=16'h0305;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s4.INIT=16'hEFF7;
  LUT4 n380_s5 (
    .F(n380_8),
    .I0(w_v_count[3]),
    .I1(w_v_count[7]),
    .I2(w_v_count[5]),
    .I3(w_v_count[4]) 
);
defparam n380_s5.INIT=16'h1000;
  LUT4 n380_s6 (
    .F(n380_9),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[6]) 
);
defparam n380_s6.INIT=16'hF800;
  LUT2 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[6]),
    .I1(reg_blink_period[5]) 
);
defparam ff_interleaving_page_s6.INIT=4'h1;
  LUT3 n60_s4 (
    .F(n60_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n60_s4.INIT=8'h6A;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n380_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'h80FF;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s3 (
    .F(n162_9),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s3.INIT=16'h1444;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_8) 
);
defparam n94_s4.INIT=16'h0770;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n95_10),
    .I3(ff_half_count[10]) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n99_8),
    .I3(ff_half_count[6]) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n102_s4 (
    .F(n102_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n102_8),
    .I3(ff_half_count[3]) 
);
defparam n102_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n380_s7 (
    .F(n380_11),
    .I0(w_h_count_end),
    .I1(n380_4) 
);
defparam n380_s7.INIT=4'h8;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_9),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_6),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  n438_7,
  w_screen_v_active,
  reg_display_on,
  n440_5,
  n6_8,
  n1245_6,
  n878_19,
  reg_left_mask,
  n88_8,
  w_4colors_mode_5,
  w_sprite_mode2,
  w_4colors_mode,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  w_pixel_pos_y_Z,
  reg_screen_mode,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_screen_mode_vram_valid,
  ff_state_1_7,
  n1350_5,
  n833_27,
  ff_next_vram4_3_8,
  n140_9,
  ff_next_vram3_7_10,
  n805_36,
  n1634_7,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input n438_7;
input w_screen_v_active;
input reg_display_on;
input n440_5;
input n6_8;
input n1245_6;
input n878_19;
input reg_left_mask;
input n88_8;
input w_4colors_mode_5;
input w_sprite_mode2;
input w_4colors_mode;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [7:0] w_pixel_pos_y_Z;
input [4:0] reg_screen_mode;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
output w_screen_mode_vram_valid;
output ff_state_1_7;
output n1350_5;
output n833_27;
output ff_next_vram4_3_8;
output n140_9;
output ff_next_vram3_7_10;
output n805_36;
output n1634_7;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n797_4;
wire n798_4;
wire n799_4;
wire n800_4;
wire n1350_4;
wire n1351_4;
wire n1352_4;
wire n1353_4;
wire n1358_4;
wire n1359_4;
wire n1360_4;
wire n1361_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1374_4;
wire n1375_4;
wire n1376_4;
wire n1377_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1390_4;
wire n1391_4;
wire n1392_4;
wire n1393_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1401_4;
wire n1634_3;
wire n805_23;
wire n806_23;
wire n807_23;
wire n808_23;
wire n833_25;
wire n834_25;
wire n835_25;
wire n836_25;
wire n837_27;
wire n838_24;
wire n839_24;
wire n840_24;
wire n972_16;
wire n973_16;
wire n974_16;
wire n975_16;
wire n976_17;
wire n977_17;
wire n978_17;
wire n979_17;
wire n980_13;
wire n981_13;
wire n982_13;
wire n983_13;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_14;
wire n988_14;
wire n989_14;
wire n990_14;
wire n991_14;
wire n992_15;
wire n993_15;
wire n994_15;
wire n995_15;
wire n996_16;
wire n997_15;
wire n998_15;
wire n999_15;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1011_13;
wire n1012_13;
wire n1013_13;
wire n1014_13;
wire n1015_13;
wire n1342_33;
wire n1343_33;
wire n1344_33;
wire n1345_33;
wire n1346_25;
wire n1347_25;
wire n1348_25;
wire n1349_25;
wire ff_next_vram3_7_7;
wire ff_next_vram4_3_6;
wire ff_pattern7_7_5;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n179_7;
wire n176_7;
wire n1669_7;
wire n1668_7;
wire n1667_7;
wire n1666_7;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n689_6;
wire n527_6;
wire n140_8;
wire n139_7;
wire n138_7;
wire n255_9;
wire n1000_16;
wire n1003_17;
wire n1001_16;
wire n1002_16;
wire n1003_16;
wire n1350_6;
wire n1350_7;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_6;
wire n1355_6;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1370_6;
wire n1371_6;
wire n1372_6;
wire n1373_6;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire n1401_5;
wire n1402_5;
wire n1403_5;
wire n1404_5;
wire n1405_5;
wire w_pattern0_3_4;
wire n1634_5;
wire n801_32;
wire n801_33;
wire n801_34;
wire n802_31;
wire n802_32;
wire n803_31;
wire n803_32;
wire n804_31;
wire n804_32;
wire n805_24;
wire n805_25;
wire n805_26;
wire n805_27;
wire n806_24;
wire n806_25;
wire n806_26;
wire n807_24;
wire n807_25;
wire n807_26;
wire n808_24;
wire n808_25;
wire n808_26;
wire n833_26;
wire n972_17;
wire n972_18;
wire n973_17;
wire n973_18;
wire n974_17;
wire n974_18;
wire n975_17;
wire n975_18;
wire n976_18;
wire n977_18;
wire n978_18;
wire n979_18;
wire n980_14;
wire n980_15;
wire n981_14;
wire n981_15;
wire n982_14;
wire n982_15;
wire n983_14;
wire n983_15;
wire n984_15;
wire n984_16;
wire n985_15;
wire n985_16;
wire n986_15;
wire n986_16;
wire n987_15;
wire n987_16;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_15;
wire n992_16;
wire n993_16;
wire n994_16;
wire n995_16;
wire n996_17;
wire n997_16;
wire n998_16;
wire n999_16;
wire n1342_34;
wire n1343_34;
wire n1344_34;
wire n1345_34;
wire n1346_26;
wire n1346_27;
wire n1347_26;
wire n1347_27;
wire n1348_26;
wire n1348_27;
wire n1349_26;
wire n1349_27;
wire ff_pos_x_5_9;
wire ff_pos_x_5_10;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_9;
wire ff_next_vram4_3_7;
wire ff_next_vram4_3_9;
wire ff_screen_h_in_active_10;
wire ff_next_vram7_3_8;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram1_7_11;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram4_7_9;
wire ff_next_vram5_7_11;
wire n181_8;
wire n178_8;
wire n177_8;
wire n705_7;
wire n705_8;
wire n704_7;
wire n704_8;
wire n703_8;
wire n702_8;
wire n702_9;
wire n701_7;
wire n701_8;
wire n700_7;
wire n700_8;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n693_9;
wire n692_7;
wire n692_8;
wire n692_9;
wire n691_7;
wire n691_8;
wire n691_9;
wire n690_7;
wire n690_8;
wire n689_7;
wire n689_8;
wire n527_7;
wire n527_8;
wire n140_10;
wire n139_8;
wire n138_8;
wire n255_10;
wire n255_11;
wire n1350_8;
wire n1351_6;
wire n1352_6;
wire n1353_6;
wire n1354_7;
wire n1354_8;
wire n1355_7;
wire n1355_8;
wire n1356_6;
wire n1356_7;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1359_6;
wire n1360_6;
wire n1361_6;
wire n1362_6;
wire n1362_7;
wire n1363_6;
wire n1363_7;
wire n1364_6;
wire n1364_7;
wire n1365_6;
wire n1365_7;
wire n1366_6;
wire n1367_6;
wire n1368_6;
wire n1369_6;
wire n1370_7;
wire n1374_6;
wire n1375_6;
wire n1376_6;
wire n1377_6;
wire n1378_6;
wire n1378_7;
wire n1379_6;
wire n1379_7;
wire n1380_6;
wire n1380_7;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1383_6;
wire n1384_6;
wire n1385_6;
wire n1386_6;
wire n1386_7;
wire n1387_6;
wire n1387_7;
wire n1388_6;
wire n1388_7;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1391_6;
wire n1392_6;
wire n1393_6;
wire n1394_6;
wire n1394_7;
wire n1395_6;
wire n1395_7;
wire n1396_6;
wire n1396_7;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1399_6;
wire n1400_6;
wire n1401_6;
wire n1402_6;
wire n1402_7;
wire n1403_6;
wire n1403_7;
wire n1404_6;
wire n1404_7;
wire n1405_6;
wire n1405_7;
wire w_pattern0_3_5;
wire n801_35;
wire n801_36;
wire n801_37;
wire n801_38;
wire n802_33;
wire n803_33;
wire n804_33;
wire n805_28;
wire n805_29;
wire n805_32;
wire n806_27;
wire n806_29;
wire n807_27;
wire n807_29;
wire n808_27;
wire n808_29;
wire n833_28;
wire n972_19;
wire n973_19;
wire n974_19;
wire n975_19;
wire n980_16;
wire n981_16;
wire n982_16;
wire n983_16;
wire n984_17;
wire n985_17;
wire n986_17;
wire n987_17;
wire n996_18;
wire n997_17;
wire n998_17;
wire n999_17;
wire n1342_36;
wire n1343_35;
wire n1344_35;
wire n1345_35;
wire n1346_28;
wire n1346_29;
wire n1347_28;
wire n1348_28;
wire n1349_28;
wire ff_pos_x_5_11;
wire ff_next_vram3_7_11;
wire ff_next_vram4_3_10;
wire ff_next_vram3_3_10;
wire ff_next_vram6_7_10;
wire ff_next_vram6_7_11;
wire ff_next_vram4_7_10;
wire ff_next_vram5_7_12;
wire n705_9;
wire n705_10;
wire n705_12;
wire n704_10;
wire n704_11;
wire n703_9;
wire n703_10;
wire n703_11;
wire n703_12;
wire n703_13;
wire n702_10;
wire n702_11;
wire n701_9;
wire n701_10;
wire n701_11;
wire n701_12;
wire n700_10;
wire n699_10;
wire n699_11;
wire n698_10;
wire n698_11;
wire n697_11;
wire n697_12;
wire n697_13;
wire n696_10;
wire n696_11;
wire n695_9;
wire n695_10;
wire n695_11;
wire n695_12;
wire n694_10;
wire n694_11;
wire n694_12;
wire n694_13;
wire n694_14;
wire n694_15;
wire n694_16;
wire n694_17;
wire n693_10;
wire n693_11;
wire n693_12;
wire n693_13;
wire n693_14;
wire n692_10;
wire n692_11;
wire n692_12;
wire n691_10;
wire n691_11;
wire n690_9;
wire n690_10;
wire n690_11;
wire n690_12;
wire n689_9;
wire n689_10;
wire n527_9;
wire n527_10;
wire n140_11;
wire n255_12;
wire n1350_9;
wire n1351_7;
wire n1352_7;
wire n1353_7;
wire n1354_9;
wire n1358_7;
wire n1359_7;
wire n1360_7;
wire n1361_7;
wire n1362_8;
wire n1362_9;
wire n1363_8;
wire n1364_8;
wire n1365_8;
wire n1366_7;
wire n1367_7;
wire n1368_7;
wire n1369_7;
wire n1370_8;
wire n1374_7;
wire n1375_7;
wire n1376_7;
wire n1377_7;
wire n1378_8;
wire n1378_9;
wire n1379_8;
wire n1380_8;
wire n1381_8;
wire n1382_7;
wire n1383_7;
wire n1384_7;
wire n1385_7;
wire n1386_8;
wire n1390_7;
wire n1391_7;
wire n1392_7;
wire n1393_7;
wire n1394_8;
wire n1394_9;
wire n1395_8;
wire n1396_8;
wire n1397_8;
wire n1398_7;
wire n1399_7;
wire n1400_7;
wire n1401_7;
wire n1402_8;
wire n801_39;
wire n801_40;
wire n805_33;
wire n806_30;
wire n807_30;
wire n808_30;
wire ff_pos_x_5_12;
wire n705_13;
wire n705_14;
wire n703_14;
wire n703_15;
wire n703_16;
wire n702_12;
wire n701_13;
wire n701_14;
wire n695_14;
wire n695_15;
wire n694_18;
wire n694_19;
wire n694_20;
wire n694_21;
wire n689_11;
wire n527_12;
wire n140_12;
wire n801_41;
wire n805_34;
wire n806_31;
wire n807_31;
wire n808_31;
wire n703_17;
wire n694_22;
wire n694_23;
wire ff_next_vram3_3_12;
wire n699_14;
wire n703_19;
wire ff_next_vram1_7_13;
wire ff_next_vram3_7_13;
wire n177_10;
wire n178_10;
wire n180_9;
wire n727_6;
wire n690_15;
wire n697_16;
wire n705_16;
wire n695_17;
wire n702_14;
wire n704_13;
wire ff_next_vram5_7_14;
wire n804_35;
wire n803_35;
wire n802_35;
wire n801_43;
wire ff_next_vram0_7_9;
wire n700_12;
wire n808_33;
wire n807_33;
wire n806_33;
wire n805_38;
wire n1355_10;
wire n1354_11;
wire n697_18;
wire n527_14;
wire n1342_38;
wire n1405_9;
wire n1404_9;
wire n1403_9;
wire n1402_10;
wire n1397_10;
wire n1396_10;
wire n1395_10;
wire n1394_11;
wire n1389_9;
wire n1388_9;
wire n1387_9;
wire n1386_10;
wire n1381_10;
wire n1380_10;
wire n1379_10;
wire n1378_11;
wire n1365_10;
wire n1364_10;
wire n1363_10;
wire n1362_11;
wire n1357_9;
wire n1356_9;
wire n1355_12;
wire n1354_13;
wire n1373_8;
wire n1372_8;
wire n1371_8;
wire n1370_10;
wire n181_13;
wire ff_pos_x_5_14;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n313_3;
wire n312_2;
wire n311_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n1000_14;
wire n1001_14;
wire n1002_14;
wire n1003_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [1:0] ff_vram_rdata_sel;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT4 n97_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n97_s4.INIT=16'h8000;
  LUT3 n1000_s15 (
    .F(n797_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1000_s15.INIT=8'hCA;
  LUT3 n1001_s14 (
    .F(n798_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1001_s14.INIT=8'hCA;
  LUT3 n1002_s14 (
    .F(n799_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1002_s14.INIT=8'hCA;
  LUT3 n1003_s14 (
    .F(n800_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1003_s14.INIT=8'hCA;
  LUT4 n1350_s1 (
    .F(n1350_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1350_6),
    .I3(n1350_7) 
);
defparam n1350_s1.INIT=16'hF088;
  LUT4 n1351_s1 (
    .F(n1351_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1351_5),
    .I3(n1350_7) 
);
defparam n1351_s1.INIT=16'hF088;
  LUT4 n1352_s1 (
    .F(n1352_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1352_5),
    .I3(n1350_7) 
);
defparam n1352_s1.INIT=16'hF088;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1353_5),
    .I3(n1350_7) 
);
defparam n1353_s1.INIT=16'hF088;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1358_5),
    .I3(n1350_7) 
);
defparam n1358_s1.INIT=16'hF088;
  LUT4 n1359_s1 (
    .F(n1359_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1359_5),
    .I3(n1350_7) 
);
defparam n1359_s1.INIT=16'hF088;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1360_5),
    .I3(n1350_7) 
);
defparam n1360_s1.INIT=16'hF088;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1361_5),
    .I3(n1350_7) 
);
defparam n1361_s1.INIT=16'hF088;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1366_5),
    .I3(n1350_7) 
);
defparam n1366_s1.INIT=16'hF088;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1367_5),
    .I3(n1350_7) 
);
defparam n1367_s1.INIT=16'hF088;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1368_5),
    .I3(n1350_7) 
);
defparam n1368_s1.INIT=16'hF088;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1369_5),
    .I3(n1350_7) 
);
defparam n1369_s1.INIT=16'hF088;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1370_10),
    .I1(n1370_6),
    .I2(n1354_11),
    .I3(n1350_7) 
);
defparam n1370_s1.INIT=16'hEEF0;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1371_8),
    .I1(n1371_6),
    .I2(n1355_10),
    .I3(n1350_7) 
);
defparam n1371_s1.INIT=16'hEEF0;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_8),
    .I1(n1372_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1350_7) 
);
defparam n1372_s1.INIT=16'hEEF0;
  LUT4 n1373_s1 (
    .F(n1373_4),
    .I0(n1373_8),
    .I1(n1373_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1350_7) 
);
defparam n1373_s1.INIT=16'hEEF0;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1374_5),
    .I3(n1350_7) 
);
defparam n1374_s1.INIT=16'hF088;
  LUT4 n1375_s1 (
    .F(n1375_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1375_5),
    .I3(n1350_7) 
);
defparam n1375_s1.INIT=16'hF088;
  LUT4 n1376_s1 (
    .F(n1376_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1376_5),
    .I3(n1350_7) 
);
defparam n1376_s1.INIT=16'hF088;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1377_5),
    .I3(n1350_7) 
);
defparam n1377_s1.INIT=16'hF088;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1382_5),
    .I3(n1350_7) 
);
defparam n1382_s1.INIT=16'hF088;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1383_5),
    .I3(n1350_7) 
);
defparam n1383_s1.INIT=16'hF088;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1384_5),
    .I3(n1350_7) 
);
defparam n1384_s1.INIT=16'hF088;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1385_5),
    .I3(n1350_7) 
);
defparam n1385_s1.INIT=16'hF088;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1390_5),
    .I3(n1350_7) 
);
defparam n1390_s1.INIT=16'hF088;
  LUT4 n1391_s1 (
    .F(n1391_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1391_5),
    .I3(n1350_7) 
);
defparam n1391_s1.INIT=16'hF088;
  LUT4 n1392_s1 (
    .F(n1392_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1392_5),
    .I3(n1350_7) 
);
defparam n1392_s1.INIT=16'hF088;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1393_5),
    .I3(n1350_7) 
);
defparam n1393_s1.INIT=16'hF088;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1398_5),
    .I3(n1350_7) 
);
defparam n1398_s1.INIT=16'hF088;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1399_5),
    .I3(n1350_7) 
);
defparam n1399_s1.INIT=16'hF088;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1400_5),
    .I3(n1350_7) 
);
defparam n1400_s1.INIT=16'hF088;
  LUT4 n1401_s1 (
    .F(n1401_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1401_5),
    .I3(n1350_7) 
);
defparam n1401_s1.INIT=16'hF088;
  LUT4 n1634_s0 (
    .F(n1634_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1634_7),
    .I2(n1634_5),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n1634_s0.INIT=16'h9000;
  LUT4 n805_s19 (
    .F(n805_23),
    .I0(n805_24),
    .I1(n805_25),
    .I2(n805_26),
    .I3(n805_27) 
);
defparam n805_s19.INIT=16'h0D00;
  LUT4 n806_s19 (
    .F(n806_23),
    .I0(n806_24),
    .I1(n805_25),
    .I2(n806_25),
    .I3(n806_26) 
);
defparam n806_s19.INIT=16'h0D00;
  LUT4 n807_s19 (
    .F(n807_23),
    .I0(n807_24),
    .I1(n805_25),
    .I2(n807_25),
    .I3(n807_26) 
);
defparam n807_s19.INIT=16'h0D00;
  LUT4 n808_s19 (
    .F(n808_23),
    .I0(n808_24),
    .I1(n805_25),
    .I2(n808_25),
    .I3(n808_26) 
);
defparam n808_s19.INIT=16'h0D00;
  LUT4 n833_s19 (
    .F(n833_25),
    .I0(n833_26),
    .I1(ff_next_vram3[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n833_27) 
);
defparam n833_s19.INIT=16'hF444;
  LUT4 n834_s19 (
    .F(n834_25),
    .I0(n833_26),
    .I1(ff_next_vram3[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n833_27) 
);
defparam n834_s19.INIT=16'hF444;
  LUT4 n835_s19 (
    .F(n835_25),
    .I0(n833_26),
    .I1(ff_next_vram3[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n833_27) 
);
defparam n835_s19.INIT=16'hF444;
  LUT4 n836_s19 (
    .F(n836_25),
    .I0(n833_26),
    .I1(ff_next_vram3[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n833_27) 
);
defparam n836_s19.INIT=16'hF444;
  LUT3 n837_s23 (
    .F(n837_27),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(n833_27) 
);
defparam n837_s23.INIT=8'hCA;
  LUT3 n838_s20 (
    .F(n838_24),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(n833_27) 
);
defparam n838_s20.INIT=8'hCA;
  LUT3 n839_s20 (
    .F(n839_24),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(n833_27) 
);
defparam n839_s20.INIT=8'hCA;
  LUT3 n840_s20 (
    .F(n840_24),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(n833_27) 
);
defparam n840_s20.INIT=8'hCA;
  LUT3 n972_s12 (
    .F(n972_16),
    .I0(n972_17),
    .I1(n972_18),
    .I2(ff_phase[2]) 
);
defparam n972_s12.INIT=8'hA3;
  LUT3 n973_s12 (
    .F(n973_16),
    .I0(n973_17),
    .I1(n973_18),
    .I2(ff_phase[2]) 
);
defparam n973_s12.INIT=8'hA3;
  LUT3 n974_s12 (
    .F(n974_16),
    .I0(n974_17),
    .I1(n974_18),
    .I2(ff_phase[2]) 
);
defparam n974_s12.INIT=8'hA3;
  LUT3 n975_s12 (
    .F(n975_16),
    .I0(n975_17),
    .I1(n975_18),
    .I2(ff_phase[2]) 
);
defparam n975_s12.INIT=8'hA3;
  LUT3 n976_s13 (
    .F(n976_17),
    .I0(n805_24),
    .I1(n976_18),
    .I2(ff_phase[2]) 
);
defparam n976_s13.INIT=8'h53;
  LUT3 n977_s13 (
    .F(n977_17),
    .I0(n806_24),
    .I1(n977_18),
    .I2(ff_phase[2]) 
);
defparam n977_s13.INIT=8'h53;
  LUT3 n978_s13 (
    .F(n978_17),
    .I0(n807_24),
    .I1(n978_18),
    .I2(ff_phase[2]) 
);
defparam n978_s13.INIT=8'h53;
  LUT3 n979_s13 (
    .F(n979_17),
    .I0(n808_24),
    .I1(n979_18),
    .I2(ff_phase[2]) 
);
defparam n979_s13.INIT=8'h53;
  LUT3 n980_s9 (
    .F(n980_13),
    .I0(n980_14),
    .I1(n980_15),
    .I2(ff_phase[1]) 
);
defparam n980_s9.INIT=8'h53;
  LUT3 n981_s9 (
    .F(n981_13),
    .I0(n981_14),
    .I1(n981_15),
    .I2(ff_phase[1]) 
);
defparam n981_s9.INIT=8'h53;
  LUT3 n982_s9 (
    .F(n982_13),
    .I0(n982_14),
    .I1(n982_15),
    .I2(ff_phase[1]) 
);
defparam n982_s9.INIT=8'h53;
  LUT3 n983_s9 (
    .F(n983_13),
    .I0(n983_14),
    .I1(n983_15),
    .I2(ff_phase[1]) 
);
defparam n983_s9.INIT=8'h53;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n984_16),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'h53;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n985_16),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'h53;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n986_16),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'h53;
  LUT3 n987_s10 (
    .F(n987_14),
    .I0(n987_15),
    .I1(n987_16),
    .I2(ff_phase[1]) 
);
defparam n987_s10.INIT=8'h53;
  LUT3 n988_s10 (
    .F(n988_14),
    .I0(n972_17),
    .I1(n988_15),
    .I2(ff_phase[1]) 
);
defparam n988_s10.INIT=8'hA3;
  LUT3 n989_s10 (
    .F(n989_14),
    .I0(n973_17),
    .I1(n989_15),
    .I2(ff_phase[1]) 
);
defparam n989_s10.INIT=8'hA3;
  LUT3 n990_s10 (
    .F(n990_14),
    .I0(n974_17),
    .I1(n990_15),
    .I2(ff_phase[1]) 
);
defparam n990_s10.INIT=8'hA3;
  LUT3 n991_s10 (
    .F(n991_14),
    .I0(n975_17),
    .I1(n991_15),
    .I2(ff_phase[1]) 
);
defparam n991_s10.INIT=8'hA3;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n805_24),
    .I1(n992_16),
    .I2(ff_phase[1]) 
);
defparam n992_s11.INIT=8'h53;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n806_24),
    .I1(n993_16),
    .I2(ff_phase[1]) 
);
defparam n993_s11.INIT=8'h53;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n807_24),
    .I1(n994_16),
    .I2(ff_phase[1]) 
);
defparam n994_s11.INIT=8'h53;
  LUT3 n995_s11 (
    .F(n995_15),
    .I0(n808_24),
    .I1(n995_16),
    .I2(ff_phase[1]) 
);
defparam n995_s11.INIT=8'h53;
  LUT3 n996_s12 (
    .F(n996_16),
    .I0(n996_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n996_s12.INIT=8'hC5;
  LUT3 n997_s11 (
    .F(n997_15),
    .I0(n997_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n997_s11.INIT=8'hC5;
  LUT3 n998_s11 (
    .F(n998_15),
    .I0(n998_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n998_s11.INIT=8'hC5;
  LUT3 n999_s11 (
    .F(n999_15),
    .I0(n999_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n999_s11.INIT=8'hC5;
  LUT4 n1004_s9 (
    .F(n1004_13),
    .I0(n833_26),
    .I1(ff_next_vram6[7]),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n1004_s9.INIT=16'hF044;
  LUT4 n1005_s9 (
    .F(n1005_13),
    .I0(n833_26),
    .I1(ff_next_vram6[6]),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1005_s9.INIT=16'hF044;
  LUT4 n1006_s9 (
    .F(n1006_13),
    .I0(n833_26),
    .I1(ff_next_vram6[5]),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1006_s9.INIT=16'hF044;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(n833_26),
    .I1(ff_next_vram6[4]),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF044;
  LUT3 n1008_s9 (
    .F(n1008_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1008_s9.INIT=8'hCA;
  LUT3 n1009_s9 (
    .F(n1009_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1009_s9.INIT=8'hCA;
  LUT3 n1010_s9 (
    .F(n1010_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1010_s9.INIT=8'hCA;
  LUT3 n1011_s9 (
    .F(n1011_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1011_s9.INIT=8'hCA;
  LUT4 n1012_s9 (
    .F(n1012_13),
    .I0(n833_26),
    .I1(ff_next_vram7[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1012_s9.INIT=16'hF044;
  LUT4 n1013_s9 (
    .F(n1013_13),
    .I0(n833_26),
    .I1(ff_next_vram7[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1013_s9.INIT=16'hF044;
  LUT4 n1014_s9 (
    .F(n1014_13),
    .I0(n833_26),
    .I1(ff_next_vram7[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1014_s9.INIT=16'hF044;
  LUT4 n1015_s9 (
    .F(n1015_13),
    .I0(n833_26),
    .I1(ff_next_vram7[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1015_s9.INIT=16'hF044;
  LUT4 n1342_s23 (
    .F(n1342_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1342_34),
    .I3(n1342_38) 
);
defparam n1342_s23.INIT=16'h0F88;
  LUT4 n1343_s23 (
    .F(n1343_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1343_34),
    .I3(n1342_38) 
);
defparam n1343_s23.INIT=16'h0F88;
  LUT4 n1344_s23 (
    .F(n1344_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1344_34),
    .I3(n1342_38) 
);
defparam n1344_s23.INIT=16'h0F88;
  LUT4 n1345_s23 (
    .F(n1345_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1345_34),
    .I3(n1342_38) 
);
defparam n1345_s23.INIT=16'h0F88;
  LUT4 n1346_s21 (
    .F(n1346_25),
    .I0(n1346_26),
    .I1(n1346_27),
    .I2(n1354_11),
    .I3(n1342_38) 
);
defparam n1346_s21.INIT=16'hEEF0;
  LUT4 n1347_s21 (
    .F(n1347_25),
    .I0(n1347_26),
    .I1(n1347_27),
    .I2(n1355_10),
    .I3(n1342_38) 
);
defparam n1347_s21.INIT=16'hEEF0;
  LUT4 n1348_s21 (
    .F(n1348_25),
    .I0(n1348_26),
    .I1(n1348_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1342_38) 
);
defparam n1348_s21.INIT=16'hEEF0;
  LUT4 n1349_s21 (
    .F(n1349_25),
    .I0(n1349_26),
    .I1(n1349_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1342_38) 
);
defparam n1349_s21.INIT=16'hEEF0;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_next_vram3_7_13),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s3.INIT=8'h10;
  LUT4 ff_next_vram4_3_s2 (
    .F(ff_next_vram4_3_6),
    .I0(ff_next_vram4_3_7),
    .I1(ff_next_vram4_3_8),
    .I2(ff_phase[0]),
    .I3(ff_next_vram4_3_9) 
);
defparam ff_next_vram4_3_s2.INIT=16'hFE00;
  LUT4 ff_pattern0_7_s2 (
    .F(ff_pattern7_7_5),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_pattern0_7_s2.INIT=16'h4000;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=4'h4;
  LUT3 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_7),
    .I2(n255_9) 
);
defparam ff_screen_h_in_active_s4.INIT=8'h8F;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(ff_next_vram4_3_8),
    .I1(ff_phase[0]),
    .I2(ff_next_vram7_3_8) 
);
defparam ff_next_vram7_3_s2.INIT=8'hE0;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(ff_next_vram3_7_9),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s3.INIT=8'hD0;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(n801_32),
    .I1(ff_phase[0]),
    .I2(ff_next_vram6_7_9),
    .I3(ff_next_vram7_3_8) 
);
defparam ff_next_vram6_7_s3.INIT=16'hFE00;
  LUT4 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(ff_phase[1]),
    .I1(ff_next_vram3_3_12),
    .I2(ff_next_vram1_7_10),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_3_s4.INIT=16'h9000;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(ff_next_vram3_3_12),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_3_s4.INIT=8'hD0;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_phase[0]),
    .I1(ff_next_vram6_7_9),
    .I2(ff_next_vram4_7_9),
    .I3(ff_next_vram4_3_9) 
);
defparam ff_next_vram4_7_s4.INIT=16'hFE00;
  LUT3 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(ff_next_vram5_7_14),
    .I1(ff_next_vram7_3_8),
    .I2(ff_next_vram5_7_11) 
);
defparam ff_next_vram5_7_s4.INIT=8'hF4;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(ff_next_vram4_3_8),
    .I1(ff_phase[0]),
    .I2(ff_next_vram7_3_8),
    .I3(ff_next_vram5_7_11) 
);
defparam ff_next_vram5_3_s4.INIT=16'hFFE0;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n181_8),
    .I3(ff_pos_x[2]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n176_s2 (
    .F(n176_7),
    .I0(ff_pos_x[4]),
    .I1(n177_8),
    .I2(n181_8),
    .I3(ff_pos_x[5]) 
);
defparam n176_s2.INIT=16'h0708;
  LUT4 n1669_s2 (
    .F(n1669_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1634_7) 
);
defparam n1669_s2.INIT=16'hCA00;
  LUT4 n1668_s2 (
    .F(n1668_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1634_7) 
);
defparam n1668_s2.INIT=16'hCA00;
  LUT4 n1667_s2 (
    .F(n1667_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1634_7) 
);
defparam n1667_s2.INIT=16'hCA00;
  LUT4 n1666_s2 (
    .F(n1666_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1634_7) 
);
defparam n1666_s2.INIT=16'hCA00;
  LUT3 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n438_7) 
);
defparam n705_s1.INIT=8'h70;
  LUT3 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n438_7) 
);
defparam n704_s1.INIT=8'h70;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_19),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n703_8),
    .I3(n438_7) 
);
defparam n703_s1.INIT=16'h4F00;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_14),
    .I1(n702_8),
    .I2(n702_9),
    .I3(n438_7) 
);
defparam n702_s1.INIT=16'hEF00;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(ff_next_vram0[1]),
    .I2(n701_8),
    .I3(n438_7) 
);
defparam n701_s1.INIT=16'h4F00;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(ff_next_vram0_7_7),
    .I2(n700_8),
    .I3(n438_7) 
);
defparam n700_s1.INIT=16'h4F00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n438_7) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n438_7) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n438_7) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n438_7) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(ff_next_vram0_7_7),
    .I2(n695_8),
    .I3(n438_7) 
);
defparam n695_s1.INIT=16'h4F00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n438_7) 
);
defparam n694_s1.INIT=16'hEF00;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n693_9),
    .I3(n438_7) 
);
defparam n693_s1.INIT=16'hEF00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n692_8),
    .I2(n692_9),
    .I3(n438_7) 
);
defparam n692_s1.INIT=16'hEF00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_8),
    .I2(n691_9),
    .I3(n438_7) 
);
defparam n691_s1.INIT=16'hEF00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(ff_next_vram0_7_7),
    .I2(n690_8),
    .I3(n438_7) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT3 n689_s1 (
    .F(n689_6),
    .I0(n689_7),
    .I1(n689_8),
    .I2(n438_7) 
);
defparam n689_s1.INIT=8'h70;
  LUT4 n527_s1 (
    .F(n527_6),
    .I0(ff_phase[2]),
    .I1(ff_phase[0]),
    .I2(n527_7),
    .I3(n527_8) 
);
defparam n527_s1.INIT=16'h3500;
  LUT4 n140_s3 (
    .F(n140_8),
    .I0(ff_pos_x_5_9),
    .I1(n140_9),
    .I2(ff_phase[0]),
    .I3(n140_10) 
);
defparam n140_s3.INIT=16'h0007;
  LUT4 n139_s2 (
    .F(n139_7),
    .I0(ff_pos_x_5_9),
    .I1(n140_10),
    .I2(n139_8),
    .I3(n140_9) 
);
defparam n139_s2.INIT=16'h0130;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_pos_x_5_9),
    .I1(n140_10),
    .I2(n138_8),
    .I3(n140_9) 
);
defparam n138_s2.INIT=16'h0130;
  LUT4 n255_s4 (
    .F(n255_9),
    .I0(n255_10),
    .I1(n140_9),
    .I2(w_screen_pos_x_Z[12]),
    .I3(n255_11) 
);
defparam n255_s4.INIT=16'hDBFF;
  LUT3 n1000_s14 (
    .F(n1000_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n1000_s14.INIT=8'hCA;
  LUT2 n1000_s13 (
    .F(n1003_17),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_13) 
);
defparam n1000_s13.INIT=4'h4;
  LUT3 n1001_s13 (
    .F(n1001_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n1001_s13.INIT=8'hCA;
  LUT3 n1002_s13 (
    .F(n1002_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n1002_s13.INIT=8'hCA;
  LUT3 n1003_s13 (
    .F(n1003_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n1003_s13.INIT=8'hCA;
  LUT2 n1350_s2 (
    .F(n1350_5),
    .I0(reg_screen_mode[3]),
    .I1(n833_27) 
);
defparam n1350_s2.INIT=4'h8;
  LUT3 n1350_s3 (
    .F(n1350_6),
    .I0(ff_pattern1[7]),
    .I1(n1350_8),
    .I2(ff_pos_x_5_10) 
);
defparam n1350_s3.INIT=8'h3A;
  LUT2 n1350_s4 (
    .F(n1350_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1350_s4.INIT=4'h8;
  LUT3 n1351_s2 (
    .F(n1351_5),
    .I0(ff_pattern1[6]),
    .I1(n1351_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1351_s2.INIT=8'h3A;
  LUT3 n1352_s2 (
    .F(n1352_5),
    .I0(ff_pattern1[5]),
    .I1(n1352_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1352_s2.INIT=8'h3A;
  LUT3 n1353_s2 (
    .F(n1353_5),
    .I0(ff_pattern1[4]),
    .I1(n1353_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1353_s2.INIT=8'h3A;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(n1354_7),
    .I1(n1354_8),
    .I2(ff_pattern1[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1354_s3.INIT=16'hEEF0;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(n1355_7),
    .I1(n1355_8),
    .I2(ff_pattern1[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1355_s3.INIT=16'hEEF0;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(n1356_6),
    .I1(n1356_7),
    .I2(ff_pattern1[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1356_s2.INIT=16'hEEF0;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(ff_pattern1[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1357_s2.INIT=16'hEEF0;
  LUT3 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(ff_pattern2[7]),
    .I2(ff_pos_x_5_10) 
);
defparam n1358_s2.INIT=8'h5C;
  LUT3 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(ff_pattern2[6]),
    .I2(ff_pos_x_5_10) 
);
defparam n1359_s2.INIT=8'h5C;
  LUT3 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(ff_pattern2[5]),
    .I2(ff_pos_x_5_10) 
);
defparam n1360_s2.INIT=8'h5C;
  LUT3 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_6),
    .I1(ff_pattern2[4]),
    .I2(ff_pos_x_5_10) 
);
defparam n1361_s2.INIT=8'h5C;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(n1362_7),
    .I2(ff_pattern2[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1362_s2.INIT=16'hEEF0;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(n1363_7),
    .I2(ff_pattern2[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1363_s2.INIT=16'hEEF0;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(n1364_7),
    .I2(ff_pattern2[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1364_s2.INIT=16'hEEF0;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(n1365_6),
    .I1(n1365_7),
    .I2(ff_pattern2[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1365_s2.INIT=16'hEEF0;
  LUT3 n1366_s2 (
    .F(n1366_5),
    .I0(ff_pattern3[7]),
    .I1(n1366_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1366_s2.INIT=8'h3A;
  LUT3 n1367_s2 (
    .F(n1367_5),
    .I0(ff_pattern3[6]),
    .I1(n1367_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1367_s2.INIT=8'h3A;
  LUT3 n1368_s2 (
    .F(n1368_5),
    .I0(ff_pattern3[5]),
    .I1(n1368_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1368_s2.INIT=8'h3A;
  LUT3 n1369_s2 (
    .F(n1369_5),
    .I0(ff_pattern3[4]),
    .I1(n1369_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1369_s2.INIT=8'h3A;
  LUT4 n1370_s3 (
    .F(n1370_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1370_7),
    .I3(ff_pos_x_5_10) 
);
defparam n1370_s3.INIT=16'hAC00;
  LUT4 n1371_s3 (
    .F(n1371_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1370_7),
    .I3(ff_pos_x_5_10) 
);
defparam n1371_s3.INIT=16'hAC00;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1370_7),
    .I3(ff_pos_x_5_10) 
);
defparam n1372_s3.INIT=16'hAC00;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1370_7),
    .I3(ff_pos_x_5_10) 
);
defparam n1373_s3.INIT=16'hAC00;
  LUT3 n1374_s2 (
    .F(n1374_5),
    .I0(ff_pattern4[7]),
    .I1(n1374_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1374_s2.INIT=8'h3A;
  LUT3 n1375_s2 (
    .F(n1375_5),
    .I0(ff_pattern4[6]),
    .I1(n1375_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1375_s2.INIT=8'h3A;
  LUT3 n1376_s2 (
    .F(n1376_5),
    .I0(ff_pattern4[5]),
    .I1(n1376_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1376_s2.INIT=8'h3A;
  LUT3 n1377_s2 (
    .F(n1377_5),
    .I0(ff_pattern4[4]),
    .I1(n1377_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1377_s2.INIT=8'h3A;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(n1378_7),
    .I2(ff_pattern4[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1378_s2.INIT=16'hEEF0;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(n1379_7),
    .I2(ff_pattern4[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1379_s2.INIT=16'hEEF0;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(n1380_7),
    .I2(ff_pattern4[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1380_s2.INIT=16'hEEF0;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_pattern4[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1381_s2.INIT=16'hEEF0;
  LUT3 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(ff_pattern5[7]),
    .I2(ff_pos_x_5_10) 
);
defparam n1382_s2.INIT=8'h5C;
  LUT3 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(ff_pattern5[6]),
    .I2(ff_pos_x_5_10) 
);
defparam n1383_s2.INIT=8'h5C;
  LUT3 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(ff_pattern5[5]),
    .I2(ff_pos_x_5_10) 
);
defparam n1384_s2.INIT=8'h5C;
  LUT3 n1385_s2 (
    .F(n1385_5),
    .I0(n1385_6),
    .I1(ff_pattern5[4]),
    .I2(ff_pos_x_5_10) 
);
defparam n1385_s2.INIT=8'h5C;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(n1386_7),
    .I2(ff_pattern5[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1386_s2.INIT=16'hEEF0;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(n1387_7),
    .I2(ff_pattern5[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1387_s2.INIT=16'hEEF0;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(n1388_7),
    .I2(ff_pattern5[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1388_s2.INIT=16'hEEF0;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern5[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT3 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(ff_pattern6[7]),
    .I2(ff_pos_x_5_10) 
);
defparam n1390_s2.INIT=8'h5C;
  LUT3 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(ff_pattern6[6]),
    .I2(ff_pos_x_5_10) 
);
defparam n1391_s2.INIT=8'h5C;
  LUT3 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(ff_pattern6[5]),
    .I2(ff_pos_x_5_10) 
);
defparam n1392_s2.INIT=8'h5C;
  LUT3 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(ff_pattern6[4]),
    .I2(ff_pos_x_5_10) 
);
defparam n1393_s2.INIT=8'h5C;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(n1394_7),
    .I2(ff_pattern6[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1394_s2.INIT=16'hEEF0;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(n1395_7),
    .I2(ff_pattern6[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1395_s2.INIT=16'hEEF0;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(n1396_7),
    .I2(ff_pattern6[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1396_s2.INIT=16'hEEF0;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_pattern6[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1397_s2.INIT=16'hEEF0;
  LUT3 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(ff_pattern7[7]),
    .I2(ff_pos_x_5_10) 
);
defparam n1398_s2.INIT=8'h5C;
  LUT3 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(ff_pattern7[6]),
    .I2(ff_pos_x_5_10) 
);
defparam n1399_s2.INIT=8'h5C;
  LUT3 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(ff_pattern7[5]),
    .I2(ff_pos_x_5_10) 
);
defparam n1400_s2.INIT=8'h5C;
  LUT3 n1401_s2 (
    .F(n1401_5),
    .I0(n1401_6),
    .I1(ff_pattern7[4]),
    .I2(ff_pos_x_5_10) 
);
defparam n1401_s2.INIT=8'h5C;
  LUT4 n1402_s2 (
    .F(n1402_5),
    .I0(n1402_6),
    .I1(n1402_7),
    .I2(ff_pattern7[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1402_s2.INIT=16'hEEF0;
  LUT4 n1403_s2 (
    .F(n1403_5),
    .I0(n1403_6),
    .I1(n1403_7),
    .I2(ff_pattern7[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1403_s2.INIT=16'hEEF0;
  LUT4 n1404_s2 (
    .F(n1404_5),
    .I0(n1404_6),
    .I1(n1404_7),
    .I2(ff_pattern7[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1404_s2.INIT=16'hEEF0;
  LUT4 n1405_s2 (
    .F(n1405_5),
    .I0(n1405_6),
    .I1(n1405_7),
    .I2(ff_pattern7[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1405_s2.INIT=16'hEEF0;
  LUT2 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=4'h4;
  LUT2 n1634_s2 (
    .F(n1634_5),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]) 
);
defparam n1634_s2.INIT=4'h8;
  LUT2 n801_s24 (
    .F(n801_32),
    .I0(n833_27),
    .I1(n801_35) 
);
defparam n801_s24.INIT=4'h1;
  LUT4 n801_s25 (
    .F(n801_33),
    .I0(n801_36),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n801_37),
    .I3(n972_17) 
);
defparam n801_s25.INIT=16'h53F3;
  LUT4 n801_s26 (
    .F(n801_34),
    .I0(n805_25),
    .I1(n972_17),
    .I2(n801_38),
    .I3(ff_next_vram4_3_7) 
);
defparam n801_s26.INIT=16'hB0BB;
  LUT4 n802_s23 (
    .F(n802_31),
    .I0(n801_36),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n801_37),
    .I3(n973_17) 
);
defparam n802_s23.INIT=16'h53F3;
  LUT4 n802_s24 (
    .F(n802_32),
    .I0(n805_25),
    .I1(n973_17),
    .I2(n802_33),
    .I3(ff_next_vram4_3_7) 
);
defparam n802_s24.INIT=16'hB0BB;
  LUT4 n803_s23 (
    .F(n803_31),
    .I0(n801_36),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n801_37),
    .I3(n974_17) 
);
defparam n803_s23.INIT=16'h53F3;
  LUT4 n803_s24 (
    .F(n803_32),
    .I0(n805_25),
    .I1(n974_17),
    .I2(n803_33),
    .I3(ff_next_vram4_3_7) 
);
defparam n803_s24.INIT=16'hB0BB;
  LUT4 n804_s23 (
    .F(n804_31),
    .I0(n801_36),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n801_37),
    .I3(n975_17) 
);
defparam n804_s23.INIT=16'h53F3;
  LUT4 n804_s24 (
    .F(n804_32),
    .I0(n805_25),
    .I1(n975_17),
    .I2(n804_33),
    .I3(ff_next_vram4_3_7) 
);
defparam n804_s24.INIT=16'hB0BB;
  LUT4 n805_s20 (
    .F(n805_24),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n805_28) 
);
defparam n805_s20.INIT=16'h5F30;
  LUT2 n805_s21 (
    .F(n805_25),
    .I0(reg_screen_mode[1]),
    .I1(n805_29) 
);
defparam n805_s21.INIT=4'h4;
  LUT4 n805_s22 (
    .F(n805_26),
    .I0(n805_38),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(n801_32),
    .I3(n801_37) 
);
defparam n805_s22.INIT=16'h0503;
  LUT4 n805_s23 (
    .F(n805_27),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n805_36),
    .I2(n805_32),
    .I3(ff_next_vram4_3_7) 
);
defparam n805_s23.INIT=16'hB0BB;
  LUT4 n806_s20 (
    .F(n806_24),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n806_27) 
);
defparam n806_s20.INIT=16'h305F;
  LUT4 n806_s21 (
    .F(n806_25),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n806_33),
    .I2(n801_32),
    .I3(n801_37) 
);
defparam n806_s21.INIT=16'h0305;
  LUT4 n806_s22 (
    .F(n806_26),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(n805_36),
    .I2(n806_29),
    .I3(ff_next_vram4_3_7) 
);
defparam n806_s22.INIT=16'h0BBB;
  LUT4 n807_s20 (
    .F(n807_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n807_27) 
);
defparam n807_s20.INIT=16'h305F;
  LUT4 n807_s21 (
    .F(n807_25),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n807_33),
    .I2(n801_32),
    .I3(n801_37) 
);
defparam n807_s21.INIT=16'h0305;
  LUT4 n807_s22 (
    .F(n807_26),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n805_36),
    .I2(n807_29),
    .I3(ff_next_vram4_3_7) 
);
defparam n807_s22.INIT=16'h0BBB;
  LUT4 n808_s20 (
    .F(n808_24),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n808_27) 
);
defparam n808_s20.INIT=16'h5F30;
  LUT4 n808_s21 (
    .F(n808_25),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n808_33),
    .I2(n801_32),
    .I3(n801_37) 
);
defparam n808_s21.INIT=16'h0305;
  LUT4 n808_s22 (
    .F(n808_26),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n805_36),
    .I2(n808_29),
    .I3(ff_next_vram4_3_7) 
);
defparam n808_s22.INIT=16'h0BBB;
  LUT2 n833_s20 (
    .F(n833_26),
    .I0(n833_28),
    .I1(reg_screen_mode[1]) 
);
defparam n833_s20.INIT=4'h1;
  LUT4 n833_s21 (
    .F(n833_27),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n833_s21.INIT=16'h1000;
  LUT4 n972_s13 (
    .F(n972_17),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n972_19) 
);
defparam n972_s13.INIT=16'hC0AF;
  LUT4 n972_s14 (
    .F(n972_18),
    .I0(n833_26),
    .I1(ff_next_vram5[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n972_s14.INIT=16'h0FBB;
  LUT4 n973_s13 (
    .F(n973_17),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n973_19) 
);
defparam n973_s13.INIT=16'hC0AF;
  LUT4 n973_s14 (
    .F(n973_18),
    .I0(n833_26),
    .I1(ff_next_vram5[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n973_s14.INIT=16'h0FBB;
  LUT4 n974_s13 (
    .F(n974_17),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n974_19) 
);
defparam n974_s13.INIT=16'hC0AF;
  LUT4 n974_s14 (
    .F(n974_18),
    .I0(n833_26),
    .I1(ff_next_vram5[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n974_s14.INIT=16'h0FBB;
  LUT4 n975_s13 (
    .F(n975_17),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n975_19) 
);
defparam n975_s13.INIT=16'hC0AF;
  LUT4 n975_s14 (
    .F(n975_18),
    .I0(n833_26),
    .I1(ff_next_vram5[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n975_s14.INIT=16'h0FBB;
  LUT3 n976_s14 (
    .F(n976_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n976_s14.INIT=8'h35;
  LUT3 n977_s14 (
    .F(n977_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n977_s14.INIT=8'h35;
  LUT3 n978_s14 (
    .F(n978_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n978_s14.INIT=8'h35;
  LUT3 n979_s14 (
    .F(n979_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n979_s14.INIT=8'h35;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[7]),
    .I2(n980_16) 
);
defparam n980_s10.INIT=8'hB0;
  LUT4 n980_s11 (
    .F(n980_15),
    .I0(n833_26),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n833_27) 
);
defparam n980_s11.INIT=16'h0BBB;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[6]),
    .I2(n981_16) 
);
defparam n981_s10.INIT=8'hB0;
  LUT4 n981_s11 (
    .F(n981_15),
    .I0(n833_26),
    .I1(ff_next_vram2[6]),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n833_27) 
);
defparam n981_s11.INIT=16'h0BBB;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[5]),
    .I2(n982_16) 
);
defparam n982_s10.INIT=8'hB0;
  LUT4 n982_s11 (
    .F(n982_15),
    .I0(n833_26),
    .I1(ff_next_vram2[5]),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n833_27) 
);
defparam n982_s11.INIT=16'h0BBB;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[4]),
    .I2(n983_16) 
);
defparam n983_s10.INIT=8'hB0;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(n833_26),
    .I1(ff_next_vram2[4]),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n833_27) 
);
defparam n983_s11.INIT=16'h0BBB;
  LUT3 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[3]),
    .I2(n984_17) 
);
defparam n984_s11.INIT=8'hB0;
  LUT3 n984_s12 (
    .F(n984_16),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n833_27) 
);
defparam n984_s12.INIT=8'h35;
  LUT3 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[2]),
    .I2(n985_17) 
);
defparam n985_s11.INIT=8'hB0;
  LUT3 n985_s12 (
    .F(n985_16),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n833_27) 
);
defparam n985_s12.INIT=8'h35;
  LUT3 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[1]),
    .I2(n986_17) 
);
defparam n986_s11.INIT=8'hB0;
  LUT3 n986_s12 (
    .F(n986_16),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n833_27) 
);
defparam n986_s12.INIT=8'h35;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[0]),
    .I2(n987_17) 
);
defparam n987_s11.INIT=8'hB0;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n833_27) 
);
defparam n987_s12.INIT=8'h35;
  LUT4 n988_s11 (
    .F(n988_15),
    .I0(n833_26),
    .I1(ff_next_vram1[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(n833_27) 
);
defparam n988_s11.INIT=16'h0BBB;
  LUT4 n989_s11 (
    .F(n989_15),
    .I0(n833_26),
    .I1(ff_next_vram1[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(n833_27) 
);
defparam n989_s11.INIT=16'h0BBB;
  LUT4 n990_s11 (
    .F(n990_15),
    .I0(n833_26),
    .I1(ff_next_vram1[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(n833_27) 
);
defparam n990_s11.INIT=16'h0BBB;
  LUT4 n991_s11 (
    .F(n991_15),
    .I0(n833_26),
    .I1(ff_next_vram1[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(n833_27) 
);
defparam n991_s11.INIT=16'h0BBB;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(n833_27) 
);
defparam n992_s12.INIT=8'h35;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(n833_27) 
);
defparam n993_s12.INIT=8'h35;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(n833_27) 
);
defparam n994_s12.INIT=8'h35;
  LUT3 n995_s12 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(n833_27) 
);
defparam n995_s12.INIT=8'h35;
  LUT4 n996_s13 (
    .F(n996_17),
    .I0(n833_26),
    .I1(ff_next_vram4[7]),
    .I2(n996_18),
    .I3(ff_next_vram3_7_13) 
);
defparam n996_s13.INIT=16'h0FBB;
  LUT4 n997_s12 (
    .F(n997_16),
    .I0(n833_26),
    .I1(ff_next_vram4[6]),
    .I2(n997_17),
    .I3(ff_next_vram3_7_13) 
);
defparam n997_s12.INIT=16'h0FBB;
  LUT4 n998_s12 (
    .F(n998_16),
    .I0(n833_26),
    .I1(ff_next_vram4[5]),
    .I2(n998_17),
    .I3(ff_next_vram3_7_13) 
);
defparam n998_s12.INIT=16'h0FBB;
  LUT4 n999_s12 (
    .F(n999_16),
    .I0(n833_26),
    .I1(ff_next_vram4[4]),
    .I2(n999_17),
    .I3(ff_next_vram3_7_13) 
);
defparam n999_s12.INIT=16'h0FBB;
  LUT4 n1342_s24 (
    .F(n1342_34),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram7[7]),
    .I2(n1342_36),
    .I3(ff_next_vram4_3_7) 
);
defparam n1342_s24.INIT=16'h0BBB;
  LUT4 n1343_s24 (
    .F(n1343_34),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram7[6]),
    .I2(n1343_35),
    .I3(ff_next_vram4_3_7) 
);
defparam n1343_s24.INIT=16'h0BBB;
  LUT4 n1344_s24 (
    .F(n1344_34),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram7[5]),
    .I2(n1344_35),
    .I3(ff_next_vram4_3_7) 
);
defparam n1344_s24.INIT=16'h0BBB;
  LUT4 n1345_s24 (
    .F(n1345_34),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram7[4]),
    .I2(n1345_35),
    .I3(ff_next_vram4_3_7) 
);
defparam n1345_s24.INIT=16'h0BBB;
  LUT4 n1346_s22 (
    .F(n1346_26),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1346_28),
    .I3(ff_next_vram3_7_13) 
);
defparam n1346_s22.INIT=16'hAC00;
  LUT4 n1346_s23 (
    .F(n1346_27),
    .I0(ff_next_vram7[3]),
    .I1(n1346_29),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1346_s23.INIT=16'h0C0A;
  LUT4 n1347_s22 (
    .F(n1347_26),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1346_28),
    .I3(ff_next_vram3_7_13) 
);
defparam n1347_s22.INIT=16'hAC00;
  LUT4 n1347_s23 (
    .F(n1347_27),
    .I0(ff_next_vram7[2]),
    .I1(n1347_28),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1347_s23.INIT=16'h0C0A;
  LUT4 n1348_s22 (
    .F(n1348_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1346_28),
    .I3(ff_next_vram3_7_13) 
);
defparam n1348_s22.INIT=16'hAC00;
  LUT4 n1348_s23 (
    .F(n1348_27),
    .I0(ff_next_vram7[1]),
    .I1(n1348_28),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1348_s23.INIT=16'h0C0A;
  LUT4 n1349_s22 (
    .F(n1349_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1346_28),
    .I3(ff_next_vram3_7_13) 
);
defparam n1349_s22.INIT=16'hAC00;
  LUT4 n1349_s23 (
    .F(n1349_27),
    .I0(ff_next_vram7[0]),
    .I1(n1349_28),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1349_s23.INIT=16'h0C0A;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(ff_pos_x_5_11) 
);
defparam ff_pos_x_5_s4.INIT=16'h0100;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h40;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s5.INIT=16'h0100;
  LUT2 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram4_3_10) 
);
defparam ff_next_vram4_3_s3.INIT=4'h8;
  LUT4 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram4_3_s4.INIT=16'h1800;
  LUT4 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_9),
    .I0(n833_27),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram4_3_s5.INIT=16'h0B00;
  LUT3 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(n140_10),
    .I1(ff_pos_x_5_9),
    .I2(n140_9) 
);
defparam ff_screen_h_in_active_s5.INIT=8'hCA;
  LUT4 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(ff_next_vram1_7_11),
    .I1(n833_27),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram7_3_s3.INIT=16'h0E00;
  LUT3 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_next_vram3_7_9),
    .I1(ff_next_vram3_3_12),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram1_7_s4.INIT=8'hC5;
  LUT2 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_phase[2]),
    .I1(n440_5) 
);
defparam ff_next_vram1_7_s5.INIT=4'h4;
  LUT2 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_11),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_13) 
);
defparam ff_next_vram1_7_s6.INIT=4'h1;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_next_vram3_7_13),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram2_7_s4.INIT=16'hC100;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(reg_screen_mode[2]),
    .I1(ff_next_vram6_7_10),
    .I2(ff_next_vram3_7_10),
    .I3(ff_next_vram6_7_11) 
);
defparam ff_next_vram6_7_s4.INIT=16'h001F;
  LUT4 ff_next_vram4_7_s5 (
    .F(ff_next_vram4_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram4_7_10) 
);
defparam ff_next_vram4_7_s5.INIT=16'hFBED;
  LUT4 ff_next_vram5_7_s6 (
    .F(ff_next_vram5_7_11),
    .I0(ff_phase[1]),
    .I1(ff_next_vram5_7_12),
    .I2(ff_phase[2]),
    .I3(n1003_17) 
);
defparam ff_next_vram5_7_s6.INIT=16'h4000;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9) 
);
defparam n181_s3.INIT=4'h8;
  LUT3 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n178_s3.INIT=8'h80;
  LUT4 n177_s3 (
    .F(n177_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n177_s3.INIT=16'h8000;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(n705_9),
    .I1(n705_10),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n705_16) 
);
defparam n705_s2.INIT=16'h0BBB;
  LUT4 n705_s3 (
    .F(n705_8),
    .I0(n703_19),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(ff_next_vram0[3]),
    .I3(n705_12) 
);
defparam n705_s3.INIT=16'h0BBB;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(n704_13),
    .I1(n704_10),
    .I2(n705_10),
    .I3(n704_11) 
);
defparam n704_s2.INIT=16'h004F;
  LUT4 n704_s3 (
    .F(n704_8),
    .I0(n703_19),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n705_16) 
);
defparam n704_s3.INIT=16'h0BBB;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n703_11),
    .I1(ff_next_vram0_7_7),
    .I2(n703_12),
    .I3(n703_13) 
);
defparam n703_s3.INIT=16'h0B00;
  LUT4 n702_s3 (
    .F(n702_8),
    .I0(n702_11),
    .I1(w_pos_x[6]),
    .I2(n805_25),
    .I3(ff_next_vram0_7_7) 
);
defparam n702_s3.INIT=16'h5C00;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(n701_7),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram0[6]),
    .I3(n705_12) 
);
defparam n702_s4.INIT=16'h0BBB;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(ff_next_vram6_7_9),
    .I1(n805_25),
    .I2(n701_9),
    .I3(n703_9) 
);
defparam n701_s2.INIT=16'h00EF;
  LUT4 n701_s3 (
    .F(n701_8),
    .I0(n701_10),
    .I1(n701_11),
    .I2(ff_next_vram0_7_7),
    .I3(n701_12) 
);
defparam n701_s3.INIT=16'h8F00;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n805_25),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n700_12),
    .I3(n700_10) 
);
defparam n700_s2.INIT=16'h0B00;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n701_7),
    .I1(ff_next_vram0[2]),
    .I2(w_pos_x[5]),
    .I3(n702_10) 
);
defparam n700_s3.INIT=16'h0BBB;
  LUT3 n699_s2 (
    .F(n699_7),
    .I0(n699_10),
    .I1(n699_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n699_s2.INIT=8'h70;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(reg_color_table_base[6]),
    .I1(n703_10),
    .I2(n699_14),
    .I3(ff_next_vram0[3]) 
);
defparam n699_s3.INIT=16'h8F00;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(w_pos_x[6]),
    .I1(n702_10),
    .I2(reg_color_table_base[6]),
    .I3(n705_12) 
);
defparam n699_s4.INIT=16'h0777;
  LUT3 n698_s2 (
    .F(n698_7),
    .I0(n698_10),
    .I1(n698_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n698_s2.INIT=8'h70;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(reg_color_table_base[7]),
    .I1(n703_10),
    .I2(n699_14),
    .I3(ff_next_vram0[4]) 
);
defparam n698_s3.INIT=16'h8F00;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(w_pos_x[7]),
    .I1(n702_10),
    .I2(reg_color_table_base[7]),
    .I3(n705_12) 
);
defparam n698_s4.INIT=16'h0777;
  LUT2 n697_s2 (
    .F(n697_7),
    .I0(n699_14),
    .I1(ff_next_vram0[5]) 
);
defparam n697_s2.INIT=4'h4;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(n697_18),
    .I1(n697_11),
    .I2(n697_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n697_s3.INIT=16'hEF00;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n702_10),
    .I2(n697_13),
    .I3(ff_next_vram4_7_9) 
);
defparam n697_s4.INIT=16'h0777;
  LUT3 n696_s2 (
    .F(n696_7),
    .I0(n696_10),
    .I1(n696_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n696_s2.INIT=8'h70;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(reg_color_table_base[9]),
    .I1(n703_10),
    .I2(n699_14),
    .I3(ff_next_vram0[6]) 
);
defparam n696_s3.INIT=16'h8F00;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n702_10),
    .I2(reg_color_table_base[9]),
    .I3(n705_12) 
);
defparam n696_s4.INIT=16'h0777;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t2[10]),
    .I2(n695_9),
    .I3(n695_10) 
);
defparam n695_s2.INIT=16'h0007;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(n695_11),
    .I1(ff_next_vram0[7]),
    .I2(n695_12),
    .I3(n695_17) 
);
defparam n695_s3.INIT=16'h000B;
  LUT4 n694_s2 (
    .F(n694_7),
    .I0(n801_32),
    .I1(n694_10),
    .I2(n694_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n694_s2.INIT=16'hF100;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(n694_12),
    .I1(n694_13),
    .I2(n694_14),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n694_s3.INIT=16'hB000;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_15),
    .I1(n701_9),
    .I2(n694_16),
    .I3(n694_17) 
);
defparam n694_s4.INIT=16'h000B;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(n693_10),
    .I1(n694_14),
    .I2(n705_16),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n693_s2.INIT=16'hF400;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(n693_11),
    .I1(reg_pattern_name_table_base[12]),
    .I2(n693_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n693_s3.INIT=16'h4F00;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(reg_color_table_base[12]),
    .I1(ff_next_vram4_7_9),
    .I2(n693_13),
    .I3(n693_14) 
);
defparam n693_s4.INIT=16'h007F;
  LUT3 n692_s2 (
    .F(n692_7),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n702_10) 
);
defparam n692_s2.INIT=8'h80;
  LUT4 n692_s3 (
    .F(n692_8),
    .I0(n692_10),
    .I1(reg_pattern_name_table_base[13]),
    .I2(n692_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n692_s3.INIT=16'h4F00;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(reg_color_table_base[13]),
    .I1(n692_12),
    .I2(n699_14),
    .I3(reg_pattern_generator_table_base[13]) 
);
defparam n692_s4.INIT=16'h7077;
  LUT3 n691_s2 (
    .F(n691_7),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n702_10) 
);
defparam n691_s2.INIT=8'h80;
  LUT4 n691_s3 (
    .F(n691_8),
    .I0(n691_10),
    .I1(reg_pattern_name_table_base[14]),
    .I2(n691_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n691_s3.INIT=16'h4F00;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(reg_color_table_base[14]),
    .I1(n692_12),
    .I2(n699_14),
    .I3(reg_pattern_generator_table_base[14]) 
);
defparam n691_s4.INIT=16'h7077;
  LUT4 n690_s2 (
    .F(n690_7),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t2[15]),
    .I2(n690_9),
    .I3(n690_10) 
);
defparam n690_s2.INIT=16'h0700;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(n699_14),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n690_11),
    .I3(n690_12) 
);
defparam n690_s3.INIT=16'h000B;
  LUT4 n689_s2 (
    .F(n689_7),
    .I0(n702_10),
    .I1(n689_9),
    .I2(n689_10),
    .I3(reg_pattern_name_table_base[16]) 
);
defparam n689_s2.INIT=16'h0777;
  LUT4 n689_s3 (
    .F(n689_8),
    .I0(reg_color_table_base[16]),
    .I1(n692_12),
    .I2(n699_14),
    .I3(reg_pattern_generator_table_base[16]) 
);
defparam n689_s3.INIT=16'h7077;
  LUT4 n527_s2 (
    .F(n527_7),
    .I0(n833_27),
    .I1(ff_phase[1]),
    .I2(ff_next_vram4_3_7),
    .I3(ff_phase[0]) 
);
defparam n527_s2.INIT=16'h0130;
  LUT4 n527_s3 (
    .F(n527_8),
    .I0(ff_phase[1]),
    .I1(n527_9),
    .I2(n527_10),
    .I3(n527_14) 
);
defparam n527_s3.INIT=16'h0D00;
  LUT4 n140_s4 (
    .F(n140_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(ff_next_vram3_3_10),
    .I3(reg_screen_mode[0]) 
);
defparam n140_s4.INIT=16'h0100;
  LUT4 n140_s5 (
    .F(n140_10),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(n140_11) 
);
defparam n140_s5.INIT=16'h8000;
  LUT4 n139_s3 (
    .F(n139_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(n140_9),
    .I3(ff_phase[0]) 
);
defparam n139_s3.INIT=16'hE33C;
  LUT4 n138_s3 (
    .F(n138_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(n140_9),
    .I3(ff_phase[2]) 
);
defparam n138_s3.INIT=16'hC778;
  LUT4 n255_s5 (
    .F(n255_10),
    .I0(n6_8),
    .I1(n1245_6),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n255_s5.INIT=16'h05CF;
  LUT4 n255_s6 (
    .F(n255_11),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n255_12),
    .I3(ff_state_1_7) 
);
defparam n255_s6.INIT=16'h1000;
  LUT4 n1350_s5 (
    .F(n1350_8),
    .I0(n1350_9),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram0[7]) 
);
defparam n1350_s5.INIT=16'hB0BB;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1351_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram0[6]) 
);
defparam n1351_s3.INIT=16'hD0DD;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1352_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram0[5]) 
);
defparam n1352_s3.INIT=16'hD0DD;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1353_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram0[4]) 
);
defparam n1353_s3.INIT=16'hD0DD;
  LUT4 n1354_s4 (
    .F(n1354_7),
    .I0(n1350_9),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1354_s4.INIT=16'h050C;
  LUT4 n1354_s5 (
    .F(n1354_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_13) 
);
defparam n1354_s5.INIT=16'hCA00;
  LUT4 n1355_s4 (
    .F(n1355_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_13) 
);
defparam n1355_s4.INIT=16'hCA00;
  LUT4 n1355_s5 (
    .F(n1355_8),
    .I0(n1351_7),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1355_s5.INIT=16'h050C;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(n1352_7),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1356_s3.INIT=16'h050C;
  LUT4 n1356_s4 (
    .F(n1356_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_13) 
);
defparam n1356_s4.INIT=16'hCA00;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_13) 
);
defparam n1357_s3.INIT=16'hCA00;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(n1353_7),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1357_s4.INIT=16'h050C;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram1[7]),
    .I2(n1358_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1358_s3.INIT=16'h0BBB;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram1[6]),
    .I2(n1359_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1359_s3.INIT=16'h0BBB;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram1[5]),
    .I2(n1360_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1360_s3.INIT=16'h0BBB;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram1[4]),
    .I2(n1361_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1361_s3.INIT=16'h0BBB;
  LUT4 n1362_s3 (
    .F(n1362_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1362_s3.INIT=16'hCA00;
  LUT4 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram1[3]),
    .I1(n1362_9),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1362_s4.INIT=16'h0C0A;
  LUT4 n1363_s3 (
    .F(n1363_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1363_s3.INIT=16'hCA00;
  LUT4 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram1[2]),
    .I1(n1363_8),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1363_s4.INIT=16'h0C0A;
  LUT4 n1364_s3 (
    .F(n1364_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1364_s3.INIT=16'hCA00;
  LUT4 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram1[1]),
    .I1(n1364_8),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1364_s4.INIT=16'h0C0A;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1365_s3.INIT=16'hCA00;
  LUT4 n1365_s4 (
    .F(n1365_7),
    .I0(ff_next_vram1[0]),
    .I1(n1365_8),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1365_s4.INIT=16'h0C0A;
  LUT4 n1366_s3 (
    .F(n1366_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1366_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram2[7]) 
);
defparam n1366_s3.INIT=16'hD0DD;
  LUT4 n1367_s3 (
    .F(n1367_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1367_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram2[6]) 
);
defparam n1367_s3.INIT=16'hD0DD;
  LUT4 n1368_s3 (
    .F(n1368_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1368_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram2[5]) 
);
defparam n1368_s3.INIT=16'hD0DD;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1369_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram2[4]) 
);
defparam n1369_s3.INIT=16'hD0DD;
  LUT4 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram1[5]),
    .I1(ff_next_vram3_3_12),
    .I2(ff_next_vram3_7_13),
    .I3(n1370_8) 
);
defparam n1370_s4.INIT=16'h00F8;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1374_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram3[7]) 
);
defparam n1374_s3.INIT=16'hD0DD;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1375_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram3[6]) 
);
defparam n1375_s3.INIT=16'hD0DD;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1376_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram3[5]) 
);
defparam n1376_s3.INIT=16'hD0DD;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1377_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram3[4]) 
);
defparam n1377_s3.INIT=16'hD0DD;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1378_s3.INIT=16'hCA00;
  LUT4 n1378_s4 (
    .F(n1378_7),
    .I0(ff_next_vram3[3]),
    .I1(n1378_9),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1378_s4.INIT=16'h0C0A;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1379_s3.INIT=16'hCA00;
  LUT4 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram3[2]),
    .I1(n1379_8),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1379_s4.INIT=16'h0C0A;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1380_s3.INIT=16'hCA00;
  LUT4 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram3[1]),
    .I1(n1380_8),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1380_s4.INIT=16'h0C0A;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1381_s3.INIT=16'hCA00;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(ff_next_vram3[0]),
    .I1(n1381_8),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1381_s4.INIT=16'h0C0A;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram4[7]),
    .I2(n1382_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1382_s3.INIT=16'h0BBB;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram4[6]),
    .I2(n1383_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1383_s3.INIT=16'h0BBB;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram4[5]),
    .I2(n1384_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1384_s3.INIT=16'h0BBB;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram4[4]),
    .I2(n1385_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1385_s3.INIT=16'h0BBB;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(n1366_7),
    .I1(ff_next_vram4[3]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1386_s3.INIT=16'h050C;
  LUT4 n1386_s4 (
    .F(n1386_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1386_s4.INIT=16'hAC00;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(n1367_7),
    .I1(ff_next_vram4[2]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1387_s3.INIT=16'h050C;
  LUT4 n1387_s4 (
    .F(n1387_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1387_s4.INIT=16'hAC00;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(n1368_7),
    .I1(ff_next_vram4[1]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1388_s3.INIT=16'h050C;
  LUT4 n1388_s4 (
    .F(n1388_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1388_s4.INIT=16'hAC00;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(n1369_7),
    .I1(ff_next_vram4[0]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1389_s3.INIT=16'h050C;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1389_s4.INIT=16'hAC00;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram5[7]),
    .I2(n1390_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1390_s3.INIT=16'h0BBB;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram5[6]),
    .I2(n1391_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1391_s3.INIT=16'h0BBB;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram5[5]),
    .I2(n1392_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1392_s3.INIT=16'h0BBB;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram5[4]),
    .I2(n1393_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1393_s3.INIT=16'h0BBB;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1394_s3.INIT=16'hAC00;
  LUT4 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram5[3]),
    .I1(n1394_9),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1394_s4.INIT=16'h0C0A;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1395_s3.INIT=16'hAC00;
  LUT4 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram5[2]),
    .I1(n1395_8),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1395_s4.INIT=16'h0C0A;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1396_s3.INIT=16'hAC00;
  LUT4 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram5[1]),
    .I1(n1396_8),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1396_s4.INIT=16'h0C0A;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1397_s3.INIT=16'hAC00;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram5[0]),
    .I1(n1397_8),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1397_s4.INIT=16'h0C0A;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram6[7]),
    .I2(n1398_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1398_s3.INIT=16'h0BBB;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram6[6]),
    .I2(n1399_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1399_s3.INIT=16'h0BBB;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram6[5]),
    .I2(n1400_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1400_s3.INIT=16'h0BBB;
  LUT4 n1401_s3 (
    .F(n1401_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram6[4]),
    .I2(n1401_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1401_s3.INIT=16'h0BBB;
  LUT4 n1402_s3 (
    .F(n1402_6),
    .I0(n1374_7),
    .I1(ff_next_vram6[3]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1402_s3.INIT=16'h050C;
  LUT4 n1402_s4 (
    .F(n1402_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1402_s4.INIT=16'hAC00;
  LUT4 n1403_s3 (
    .F(n1403_6),
    .I0(n1375_7),
    .I1(ff_next_vram6[2]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1403_s3.INIT=16'h050C;
  LUT4 n1403_s4 (
    .F(n1403_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1403_s4.INIT=16'hAC00;
  LUT4 n1404_s3 (
    .F(n1404_6),
    .I0(n1376_7),
    .I1(ff_next_vram6[1]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1404_s3.INIT=16'h050C;
  LUT4 n1404_s4 (
    .F(n1404_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1404_s4.INIT=16'hAC00;
  LUT4 n1405_s3 (
    .F(n1405_6),
    .I0(n1377_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_7_13),
    .I3(ff_next_vram3_3_12) 
);
defparam n1405_s3.INIT=16'h050C;
  LUT4 n1405_s4 (
    .F(n1405_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_13) 
);
defparam n1405_s4.INIT=16'hAC00;
  LUT4 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[13]),
    .I1(n878_19),
    .I2(reg_left_mask),
    .I3(n88_8) 
);
defparam w_pattern0_3_s2.INIT=16'h1000;
  LUT4 n801_s27 (
    .F(n801_35),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n801_s27.INIT=16'h0110;
  LUT2 n801_s28 (
    .F(n801_36),
    .I0(n801_39),
    .I1(reg_screen_mode[1]) 
);
defparam n801_s28.INIT=4'h1;
  LUT4 n801_s29 (
    .F(n801_37),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(n801_36),
    .I3(n801_40) 
);
defparam n801_s29.INIT=16'hE00F;
  LUT3 n801_s30 (
    .F(n801_38),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n801_s30.INIT=8'h35;
  LUT3 n802_s25 (
    .F(n802_33),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n802_s25.INIT=8'h35;
  LUT3 n803_s25 (
    .F(n803_33),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n803_s25.INIT=8'h35;
  LUT3 n804_s25 (
    .F(n804_33),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n804_s25.INIT=8'h35;
  LUT4 n805_s24 (
    .F(n805_28),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n805_s24.INIT=16'h03F5;
  LUT4 n805_s25 (
    .F(n805_29),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n805_s25.INIT=16'h07B8;
  LUT3 n805_s28 (
    .F(n805_32),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n805_s28.INIT=8'hCA;
  LUT4 n806_s23 (
    .F(n806_27),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n806_s23.INIT=16'hFA0C;
  LUT3 n806_s25 (
    .F(n806_29),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n806_s25.INIT=8'h35;
  LUT4 n807_s23 (
    .F(n807_27),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n807_s23.INIT=16'h0CFA;
  LUT3 n807_s25 (
    .F(n807_29),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n807_s25.INIT=8'h35;
  LUT4 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n808_s23.INIT=16'h03F5;
  LUT3 n808_s25 (
    .F(n808_29),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n808_s25.INIT=8'h35;
  LUT4 n833_s22 (
    .F(n833_28),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n833_s22.INIT=16'hF5C3;
  LUT4 n972_s15 (
    .F(n972_19),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n972_s15.INIT=16'hF503;
  LUT4 n973_s15 (
    .F(n973_19),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n973_s15.INIT=16'h03F5;
  LUT4 n974_s15 (
    .F(n974_19),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n974_s15.INIT=16'h03F5;
  LUT4 n975_s15 (
    .F(n975_19),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n975_s15.INIT=16'h03F5;
  LUT4 n980_s12 (
    .F(n980_16),
    .I0(n805_25),
    .I1(n972_17),
    .I2(reg_backdrop_color[7]),
    .I3(n140_9) 
);
defparam n980_s12.INIT=16'h0BBB;
  LUT4 n981_s12 (
    .F(n981_16),
    .I0(n805_25),
    .I1(n973_17),
    .I2(reg_backdrop_color[6]),
    .I3(n140_9) 
);
defparam n981_s12.INIT=16'h0BBB;
  LUT4 n982_s12 (
    .F(n982_16),
    .I0(n805_25),
    .I1(n974_17),
    .I2(reg_backdrop_color[5]),
    .I3(n140_9) 
);
defparam n982_s12.INIT=16'h0BBB;
  LUT4 n983_s12 (
    .F(n983_16),
    .I0(n805_25),
    .I1(n975_17),
    .I2(reg_backdrop_color[4]),
    .I3(n140_9) 
);
defparam n983_s12.INIT=16'h0BBB;
  LUT4 n984_s13 (
    .F(n984_17),
    .I0(n805_25),
    .I1(n805_24),
    .I2(reg_backdrop_color[3]),
    .I3(n140_9) 
);
defparam n984_s13.INIT=16'h0EEE;
  LUT4 n985_s13 (
    .F(n985_17),
    .I0(n805_25),
    .I1(n806_24),
    .I2(reg_backdrop_color[2]),
    .I3(n140_9) 
);
defparam n985_s13.INIT=16'h0EEE;
  LUT4 n986_s13 (
    .F(n986_17),
    .I0(n805_25),
    .I1(n807_24),
    .I2(reg_backdrop_color[1]),
    .I3(n140_9) 
);
defparam n986_s13.INIT=16'h0EEE;
  LUT4 n987_s13 (
    .F(n987_17),
    .I0(n805_25),
    .I1(n808_24),
    .I2(reg_backdrop_color[0]),
    .I3(n140_9) 
);
defparam n987_s13.INIT=16'h0EEE;
  LUT3 n996_s14 (
    .F(n996_18),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'hCA;
  LUT3 n997_s13 (
    .F(n997_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s13.INIT=8'hCA;
  LUT3 n998_s13 (
    .F(n998_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s13.INIT=8'hCA;
  LUT3 n999_s13 (
    .F(n999_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n999_s13.INIT=8'hCA;
  LUT3 n1342_s26 (
    .F(n1342_36),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1342_s26.INIT=8'hAC;
  LUT3 n1343_s25 (
    .F(n1343_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1343_s25.INIT=8'hAC;
  LUT3 n1344_s25 (
    .F(n1344_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1344_s25.INIT=8'hAC;
  LUT3 n1345_s25 (
    .F(n1345_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1345_s25.INIT=8'hAC;
  LUT2 n1346_s24 (
    .F(n1346_28),
    .I0(n801_40),
    .I1(ff_next_vram5[0]) 
);
defparam n1346_s24.INIT=4'h4;
  LUT3 n1346_s25 (
    .F(n1346_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1346_s25.INIT=8'hAC;
  LUT3 n1347_s24 (
    .F(n1347_28),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1347_s24.INIT=8'hAC;
  LUT3 n1348_s24 (
    .F(n1348_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1348_s24.INIT=8'hAC;
  LUT3 n1349_s24 (
    .F(n1349_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1349_s24.INIT=8'hAC;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(ff_pos_x_5_12),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=16'h8000;
  LUT2 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_10),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam ff_next_vram3_7_s6.INIT=4'h1;
  LUT4 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_11),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram3_7_s7.INIT=16'hEEF0;
  LUT4 ff_next_vram4_3_s6 (
    .F(ff_next_vram4_3_10),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram4_3_s6.INIT=16'h0100;
  LUT2 ff_next_vram3_3_s6 (
    .F(ff_next_vram3_3_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam ff_next_vram3_3_s6.INIT=4'h8;
  LUT2 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]) 
);
defparam ff_next_vram6_7_s5.INIT=4'h4;
  LUT4 ff_next_vram6_7_s6 (
    .F(ff_next_vram6_7_11),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram6_7_s6.INIT=16'h0110;
  LUT4 ff_next_vram4_7_s6 (
    .F(ff_next_vram4_7_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram4_7_s6.INIT=16'hF5C3;
  LUT2 ff_next_vram5_7_s7 (
    .F(ff_next_vram5_7_12),
    .I0(n440_5),
    .I1(ff_next_vram6_7_9) 
);
defparam ff_next_vram5_7_s7.INIT=4'h8;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(ff_pos_x[0]),
    .I1(n801_40),
    .I2(n705_13),
    .I3(n801_32) 
);
defparam n705_s4.INIT=16'h0F77;
  LUT3 n705_s5 (
    .F(n705_10),
    .I0(w_4colors_mode_5),
    .I1(n805_36),
    .I2(ff_next_vram0_7_7) 
);
defparam n705_s5.INIT=8'h10;
  LUT3 n705_s7 (
    .F(n705_12),
    .I0(ff_next_vram6_7_9),
    .I1(ff_next_vram4_7_9),
    .I2(n701_9) 
);
defparam n705_s7.INIT=8'h80;
  LUT4 n704_s5 (
    .F(n704_10),
    .I0(w_pos_x[4]),
    .I1(n801_32),
    .I2(ff_pos_x[0]),
    .I3(ff_next_vram4_3_7) 
);
defparam n704_s5.INIT=16'h0F77;
  LUT4 n704_s6 (
    .F(n704_11),
    .I0(ff_next_vram0[4]),
    .I1(ff_next_vram6_7_9),
    .I2(ff_next_vram4_7_9),
    .I3(n701_9) 
);
defparam n704_s6.INIT=16'h8000;
  LUT3 n703_s4 (
    .F(n703_9),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram4_7_10),
    .I2(n694_14) 
);
defparam n703_s4.INIT=8'hE0;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(n703_14),
    .I3(n701_9) 
);
defparam n703_s5.INIT=16'h1000;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(ff_next_vram4_3_8),
    .I1(w_pos_x[3]),
    .I2(n703_15),
    .I3(n703_16) 
);
defparam n703_s6.INIT=16'h0007;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(ff_next_vram0[5]),
    .I1(ff_next_vram6_7_9),
    .I2(ff_next_vram4_7_9),
    .I3(n701_9) 
);
defparam n703_s7.INIT=16'h8000;
  LUT4 n703_s8 (
    .F(n703_13),
    .I0(w_pos_x[2]),
    .I1(n702_10),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n705_16) 
);
defparam n703_s8.INIT=16'h0777;
  LUT3 n702_s5 (
    .F(n702_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n833_27) 
);
defparam n702_s5.INIT=8'h10;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(w_pos_x[4]),
    .I1(ff_next_vram4_3_8),
    .I2(n702_12),
    .I3(reg_screen_mode[0]) 
);
defparam n702_s6.INIT=16'h0777;
  LUT3 n701_s4 (
    .F(n701_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n701_s4.INIT=8'h40;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(w_pos_x[5]),
    .I1(ff_next_vram4_3_8),
    .I2(n805_25),
    .I3(w_pos_x[7]) 
);
defparam n701_s5.INIT=16'h7077;
  LUT4 n701_s6 (
    .F(n701_11),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(ff_next_vram3_7_9) 
);
defparam n701_s6.INIT=16'h0777;
  LUT4 n701_s7 (
    .F(n701_12),
    .I0(ff_next_vram6_7_9),
    .I1(ff_next_vram4_7_9),
    .I2(n701_13),
    .I3(n701_14) 
);
defparam n701_s7.INIT=16'h007F;
  LUT4 n700_s5 (
    .F(n700_10),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pos_x[6]),
    .I3(ff_next_vram4_3_8) 
);
defparam n700_s5.INIT=16'h0777;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram3_7_9) 
);
defparam n699_s5.INIT=16'h0777;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(w_pos_x[7]),
    .I1(ff_next_vram4_3_8),
    .I2(n805_25),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n699_s6.INIT=16'h7077;
  LUT4 n698_s5 (
    .F(n698_10),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram4_3_7) 
);
defparam n698_s5.INIT=16'h0777;
  LUT4 n698_s6 (
    .F(n698_11),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_next_vram4_3_8),
    .I2(n805_25),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n698_s6.INIT=16'h7077;
  LUT4 n697_s6 (
    .F(n697_11),
    .I0(w_pattern_name_t2[8]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n801_40),
    .I3(ff_next_vram3_7_13) 
);
defparam n697_s6.INIT=16'hCA00;
  LUT4 n697_s7 (
    .F(n697_12),
    .I0(ff_next_vram3_7_9),
    .I1(w_pattern_name_t1[8]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(ff_next_vram4_3_8) 
);
defparam n697_s7.INIT=16'h0777;
  LUT4 n697_s8 (
    .F(n697_13),
    .I0(ff_next_vram0[5]),
    .I1(n801_36),
    .I2(n801_40),
    .I3(n697_16) 
);
defparam n697_s8.INIT=16'h2B00;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(w_pattern_name_t1[9]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pattern_name_t2[9]),
    .I3(ff_next_vram4_3_7) 
);
defparam n696_s5.INIT=16'h0777;
  LUT4 n696_s6 (
    .F(n696_11),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_next_vram4_3_8),
    .I2(n805_25),
    .I3(w_pixel_pos_y_Z[7]) 
);
defparam n696_s6.INIT=16'h7077;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_next_vram4_7_9),
    .I2(n805_25),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n695_s4.INIT=16'h8F00;
  LUT4 n695_s5 (
    .F(n695_10),
    .I0(w_pattern_name_t1[10]),
    .I1(n695_14),
    .I2(n695_15),
    .I3(n801_36) 
);
defparam n695_s5.INIT=16'h0A0C;
  LUT4 n695_s6 (
    .F(n695_11),
    .I0(n703_10),
    .I1(reg_color_table_base[10]),
    .I2(n703_9),
    .I3(n705_16) 
);
defparam n695_s6.INIT=16'h0007;
  LUT4 n695_s7 (
    .F(n695_12),
    .I0(reg_color_table_base[10]),
    .I1(ff_next_vram6_7_9),
    .I2(ff_next_vram4_7_9),
    .I3(n701_9) 
);
defparam n695_s7.INIT=16'h8000;
  LUT4 n694_s5 (
    .F(n694_10),
    .I0(w_pattern_name_t1[11]),
    .I1(n694_18),
    .I2(n801_36),
    .I3(n801_40) 
);
defparam n694_s5.INIT=16'h5FF3;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(w_pattern_name_t2[11]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n801_40),
    .I3(ff_next_vram3_7_13) 
);
defparam n694_s6.INIT=16'hCA00;
  LUT4 n694_s7 (
    .F(n694_12),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n801_40),
    .I2(ff_next_vram3_7_13),
    .I3(w_sprite_mode2) 
);
defparam n694_s7.INIT=16'h303B;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(n801_40),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(ff_next_vram4_7_9),
    .I3(ff_next_vram3_7_9) 
);
defparam n694_s8.INIT=16'h00BF;
  LUT3 n694_s9 (
    .F(n694_14),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n694_s9.INIT=8'h10;
  LUT4 n694_s10 (
    .F(n694_15),
    .I0(ff_next_vram4_7_9),
    .I1(n694_19),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n705_14) 
);
defparam n694_s10.INIT=16'h0777;
  LUT3 n694_s11 (
    .F(n694_16),
    .I0(n694_20),
    .I1(n694_21),
    .I2(ff_next_vram4_7_9) 
);
defparam n694_s11.INIT=8'hE0;
  LUT3 n694_s12 (
    .F(n694_17),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n702_10) 
);
defparam n694_s12.INIT=8'h80;
  LUT4 n693_s5 (
    .F(n693_10),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_next_vram6_7_9),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram4_7_10) 
);
defparam n693_s5.INIT=16'h010F;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(w_4colors_mode),
    .I1(ff_next_vram4_7_9),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(n805_25) 
);
defparam n693_s6.INIT=16'h1F00;
  LUT4 n693_s7 (
    .F(n693_12),
    .I0(w_pattern_name_t1[12]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pattern_name_t2[12]),
    .I3(ff_next_vram4_3_7) 
);
defparam n693_s7.INIT=16'h0777;
  LUT4 n693_s8 (
    .F(n693_13),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n801_36),
    .I2(n801_40),
    .I3(n701_9) 
);
defparam n693_s8.INIT=16'h2B00;
  LUT3 n693_s9 (
    .F(n693_14),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n702_10) 
);
defparam n693_s9.INIT=8'h80;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(w_4colors_mode),
    .I1(ff_next_vram4_7_9),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(n805_25) 
);
defparam n692_s5.INIT=16'h1F00;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(w_pattern_name_t1[13]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pattern_name_t2[13]),
    .I3(ff_next_vram4_3_7) 
);
defparam n692_s6.INIT=16'h0777;
  LUT4 n692_s7 (
    .F(n692_12),
    .I0(n801_40),
    .I1(n801_36),
    .I2(ff_next_vram4_7_9),
    .I3(n701_9) 
);
defparam n692_s7.INIT=16'h7000;
  LUT4 n691_s5 (
    .F(n691_10),
    .I0(w_4colors_mode),
    .I1(ff_next_vram4_7_9),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n805_25) 
);
defparam n691_s5.INIT=16'h1F00;
  LUT4 n691_s6 (
    .F(n691_11),
    .I0(w_pattern_name_t1[14]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pattern_name_t2[14]),
    .I3(ff_next_vram4_3_7) 
);
defparam n691_s6.INIT=16'h0777;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(n689_9),
    .I1(w_pattern_name_t1[15]),
    .I2(n695_15),
    .I3(n801_36) 
);
defparam n690_s4.INIT=16'h0C0A;
  LUT4 n690_s5 (
    .F(n690_10),
    .I0(ff_next_vram4_7_9),
    .I1(n689_9),
    .I2(n805_25),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n690_s5.INIT=16'h7077;
  LUT3 n690_s6 (
    .F(n690_11),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n702_10) 
);
defparam n690_s6.INIT=8'h80;
  LUT4 n690_s7 (
    .F(n690_12),
    .I0(n801_40),
    .I1(n801_36),
    .I2(n690_15),
    .I3(ff_next_vram4_7_9) 
);
defparam n690_s7.INIT=16'h7000;
  LUT4 n689_s4 (
    .F(n689_9),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n689_11),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n689_s4.INIT=16'h0B00;
  LUT4 n689_s5 (
    .F(n689_10),
    .I0(ff_next_vram6_7_9),
    .I1(n801_32),
    .I2(ff_next_vram4_3_7),
    .I3(ff_next_vram0_7_7) 
);
defparam n689_s5.INIT=16'h0E00;
  LUT3 n527_s4 (
    .F(n527_9),
    .I0(ff_next_vram3_7_11),
    .I1(ff_phase[0]),
    .I2(ff_next_vram3_3_12) 
);
defparam n527_s4.INIT=8'h70;
  LUT4 n527_s5 (
    .F(n527_10),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n527_12) 
);
defparam n527_s5.INIT=16'hEABC;
  LUT4 n140_s6 (
    .F(n140_11),
    .I0(n140_12),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(w_scroll_pos_x[2]) 
);
defparam n140_s6.INIT=16'h8000;
  LUT2 n255_s7 (
    .F(n255_12),
    .I0(w_screen_pos_x_Z[13]),
    .I1(w_screen_pos_x_Z[6]) 
);
defparam n255_s7.INIT=4'h4;
  LUT3 n1350_s6 (
    .F(n1350_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1350_s6.INIT=8'h53;
  LUT3 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1351_s4.INIT=8'h35;
  LUT3 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1352_s4.INIT=8'h35;
  LUT3 n1353_s4 (
    .F(n1353_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1353_s4.INIT=8'h35;
  LUT2 n1354_s6 (
    .F(n1354_9),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram6_7_11) 
);
defparam n1354_s6.INIT=4'h1;
  LUT3 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]) 
);
defparam n1358_s4.INIT=8'hAC;
  LUT3 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]) 
);
defparam n1359_s4.INIT=8'hAC;
  LUT3 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[5]) 
);
defparam n1360_s4.INIT=8'hCA;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1361_s4.INIT=8'hAC;
  LUT2 n1362_s5 (
    .F(n1362_8),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram6_7_11) 
);
defparam n1362_s5.INIT=4'h1;
  LUT3 n1362_s6 (
    .F(n1362_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1362_s6.INIT=8'hAC;
  LUT3 n1363_s5 (
    .F(n1363_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1363_s5.INIT=8'hAC;
  LUT3 n1364_s5 (
    .F(n1364_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1364_s5.INIT=8'hAC;
  LUT3 n1365_s5 (
    .F(n1365_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1365_s5.INIT=8'hAC;
  LUT3 n1366_s4 (
    .F(n1366_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1366_s4.INIT=8'h53;
  LUT3 n1367_s4 (
    .F(n1367_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1367_s4.INIT=8'h53;
  LUT3 n1368_s4 (
    .F(n1368_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1368_s4.INIT=8'h53;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1369_s4.INIT=8'h53;
  LUT3 n1370_s5 (
    .F(n1370_8),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram4_3_10) 
);
defparam n1370_s5.INIT=8'h40;
  LUT3 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1374_s4.INIT=8'h53;
  LUT3 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1375_s4.INIT=8'h53;
  LUT3 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1376_s4.INIT=8'h53;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1377_s4.INIT=8'h53;
  LUT2 n1378_s5 (
    .F(n1378_8),
    .I0(ff_next_vram1[0]),
    .I1(ff_next_vram6_7_11) 
);
defparam n1378_s5.INIT=4'h1;
  LUT3 n1378_s6 (
    .F(n1378_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1378_s6.INIT=8'hAC;
  LUT3 n1379_s5 (
    .F(n1379_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1379_s5.INIT=8'hAC;
  LUT3 n1380_s5 (
    .F(n1380_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1380_s5.INIT=8'hAC;
  LUT3 n1381_s5 (
    .F(n1381_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1381_s5.INIT=8'hAC;
  LUT3 n1382_s4 (
    .F(n1382_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1382_s4.INIT=8'hAC;
  LUT3 n1383_s4 (
    .F(n1383_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]) 
);
defparam n1383_s4.INIT=8'hAC;
  LUT3 n1384_s4 (
    .F(n1384_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]) 
);
defparam n1384_s4.INIT=8'hAC;
  LUT3 n1385_s4 (
    .F(n1385_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]) 
);
defparam n1385_s4.INIT=8'hAC;
  LUT2 n1386_s5 (
    .F(n1386_8),
    .I0(ff_next_vram6_7_11),
    .I1(ff_next_vram5[6]) 
);
defparam n1386_s5.INIT=4'h4;
  LUT3 n1390_s4 (
    .F(n1390_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1390_s4.INIT=8'hAC;
  LUT3 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1391_s4.INIT=8'hAC;
  LUT3 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram5[5]) 
);
defparam n1392_s4.INIT=8'hCA;
  LUT3 n1393_s4 (
    .F(n1393_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1393_s4.INIT=8'hAC;
  LUT2 n1394_s5 (
    .F(n1394_8),
    .I0(ff_next_vram6_7_11),
    .I1(ff_next_vram5[4]) 
);
defparam n1394_s5.INIT=4'h4;
  LUT3 n1394_s6 (
    .F(n1394_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1394_s6.INIT=8'hAC;
  LUT3 n1395_s5 (
    .F(n1395_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1395_s5.INIT=8'hAC;
  LUT3 n1396_s5 (
    .F(n1396_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1396_s5.INIT=8'hAC;
  LUT3 n1397_s5 (
    .F(n1397_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1397_s5.INIT=8'hAC;
  LUT3 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1398_s4.INIT=8'hAC;
  LUT3 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1399_s4.INIT=8'hAC;
  LUT3 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1400_s4.INIT=8'hAC;
  LUT3 n1401_s4 (
    .F(n1401_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1401_s4.INIT=8'hAC;
  LUT2 n1402_s5 (
    .F(n1402_8),
    .I0(ff_next_vram6_7_11),
    .I1(ff_next_vram5[2]) 
);
defparam n1402_s5.INIT=4'h4;
  LUT4 n801_s31 (
    .F(n801_39),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n801_s31.INIT=16'hF4CF;
  LUT4 n801_s32 (
    .F(n801_40),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(n801_41),
    .I3(reg_screen_mode[0]) 
);
defparam n801_s32.INIT=16'h07E0;
  LUT4 n805_s29 (
    .F(n805_33),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(n805_34),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n805_s29.INIT=16'h5CC4;
  LUT4 n806_s26 (
    .F(n806_30),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(n806_31),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n806_s26.INIT=16'h5331;
  LUT4 n807_s26 (
    .F(n807_30),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(n807_31),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n807_s26.INIT=16'h5C31;
  LUT4 n808_s26 (
    .F(n808_30),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(n808_31),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n808_s26.INIT=16'h5CC4;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT3 n705_s8 (
    .F(n705_13),
    .I0(ff_next_vram4_3_10),
    .I1(reg_screen_mode[0]),
    .I2(w_pos_x[3]) 
);
defparam n705_s8.INIT=8'h70;
  LUT4 n705_s9 (
    .F(n705_14),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n705_s9.INIT=16'h0100;
  LUT3 n703_s9 (
    .F(n703_14),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam n703_s9.INIT=8'h14;
  LUT4 n703_s10 (
    .F(n703_15),
    .I0(n703_17),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n703_s10.INIT=16'h0100;
  LUT3 n703_s11 (
    .F(n703_16),
    .I0(reg_screen_mode[1]),
    .I1(w_pos_x[5]),
    .I2(n805_29) 
);
defparam n703_s11.INIT=8'h8C;
  LUT3 n702_s7 (
    .F(n702_12),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(ff_pos_x[2]),
    .I2(reg_screen_mode[3]) 
);
defparam n702_s7.INIT=8'hCA;
  LUT4 n701_s8 (
    .F(n701_13),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram0[7]) 
);
defparam n701_s8.INIT=16'h4000;
  LUT4 n701_s9 (
    .F(n701_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_pos_x[4]),
    .I3(n833_27) 
);
defparam n701_s9.INIT=16'h1000;
  LUT2 n695_s9 (
    .F(n695_14),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]) 
);
defparam n695_s9.INIT=4'h8;
  LUT3 n695_s10 (
    .F(n695_15),
    .I0(w_4colors_mode_5),
    .I1(reg_screen_mode[2]),
    .I2(ff_next_vram3_7_9) 
);
defparam n695_s10.INIT=8'h0D;
  LUT2 n694_s13 (
    .F(n694_18),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n694_s13.INIT=4'h8;
  LUT2 n694_s14 (
    .F(n694_19),
    .I0(reg_color_table_base[11]),
    .I1(ff_next_vram6_7_9) 
);
defparam n694_s14.INIT=4'h8;
  LUT4 n694_s15 (
    .F(n694_20),
    .I0(reg_color_table_base[11]),
    .I1(n701_9),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(ff_next_vram3_3_10) 
);
defparam n694_s15.INIT=16'h0080;
  LUT4 n694_s16 (
    .F(n694_21),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(n694_22),
    .I3(n694_23) 
);
defparam n694_s16.INIT=16'hBF00;
  LUT3 n689_s6 (
    .F(n689_11),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n689_s6.INIT=8'h70;
  LUT4 n527_s7 (
    .F(n527_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n527_s7.INIT=16'hD73C;
  LUT4 n140_s7 (
    .F(n140_12),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam n140_s7.INIT=16'h8000;
  LUT4 n801_s33 (
    .F(n801_41),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n801_s33.INIT=16'hFE17;
  LUT3 n805_s30 (
    .F(n805_34),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n805_s30.INIT=8'h35;
  LUT3 n806_s27 (
    .F(n806_31),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n806_s27.INIT=8'hCA;
  LUT3 n807_s27 (
    .F(n807_31),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n807_s27.INIT=8'h3A;
  LUT3 n808_s27 (
    .F(n808_31),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n808_s27.INIT=8'h35;
  LUT4 n703_s12 (
    .F(n703_17),
    .I0(reg_screen_mode[2]),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n703_s12.INIT=16'hBB0F;
  LUT3 n694_s17 (
    .F(n694_22),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]) 
);
defparam n694_s17.INIT=8'h04;
  LUT4 n694_s18 (
    .F(n694_23),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n694_s18.INIT=16'h0100;
  LUT4 n805_s31 (
    .F(n805_36),
    .I0(reg_screen_mode[2]),
    .I1(ff_next_vram3_7_10),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n805_s31.INIT=16'h0800;
  LUT4 ff_next_vram3_3_s7 (
    .F(ff_next_vram3_3_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(ff_next_vram3_7_10),
    .I3(w_4colors_mode_5) 
);
defparam ff_next_vram3_3_s7.INIT=16'h007F;
  LUT4 n699_s8 (
    .F(n699_14),
    .I0(n705_16),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram4_7_10),
    .I3(n694_14) 
);
defparam n699_s8.INIT=16'h0155;
  LUT4 n703_s13 (
    .F(n703_19),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram4_7_10),
    .I2(n694_14),
    .I3(n703_10) 
);
defparam n703_s13.INIT=16'h001F;
  LUT4 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_13),
    .I0(ff_next_vram1_7_9),
    .I1(ff_phase[2]),
    .I2(n440_5),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_7_s7.INIT=16'h2000;
  LUT4 ff_next_vram3_7_s8 (
    .F(ff_next_vram3_7_13),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(ff_next_vram3_7_11) 
);
defparam ff_next_vram3_7_s8.INIT=16'h0054;
  LUT4 n177_s4 (
    .F(n177_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9),
    .I2(ff_pos_x[4]),
    .I3(n177_8) 
);
defparam n177_s4.INIT=16'h0770;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9),
    .I2(n178_8),
    .I3(ff_pos_x[3]) 
);
defparam n178_s4.INIT=16'h0770;
  LUT4 n180_s3 (
    .F(n180_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n180_s3.INIT=16'h0770;
  LUT4 w_pattern0_0_s1 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_0_s1.INIT=16'hCACC;
  LUT4 w_pattern0_1_s1 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_1_s1.INIT=16'hCACC;
  LUT4 w_pattern0_2_s1 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_2_s1.INIT=16'hACAA;
  LUT4 w_pattern0_3_s3 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_3_s3.INIT=16'hACAA;
  LUT4 n727_s2 (
    .F(n727_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n727_s2.INIT=16'h0100;
  LUT4 n690_s9 (
    .F(n690_15),
    .I0(reg_color_table_base[15]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n690_s9.INIT=16'h2000;
  LUT4 n697_s10 (
    .F(n697_16),
    .I0(reg_color_table_base[8]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n697_s10.INIT=16'h2000;
  LUT4 n705_s10 (
    .F(n705_16),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(n705_14) 
);
defparam n705_s10.INIT=16'h4000;
  LUT4 n695_s11 (
    .F(n695_17),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n833_27) 
);
defparam n695_s11.INIT=16'h0200;
  LUT4 n702_s8 (
    .F(n702_14),
    .I0(w_pos_x[3]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n833_27) 
);
defparam n702_s8.INIT=16'h0200;
  LUT4 n704_s7 (
    .F(n704_13),
    .I0(n833_27),
    .I1(n801_35),
    .I2(n801_40),
    .I3(ff_pos_x[1]) 
);
defparam n704_s7.INIT=16'hE000;
  LUT4 ff_next_vram5_7_s8 (
    .F(ff_next_vram5_7_14),
    .I0(ff_phase[0]),
    .I1(n833_27),
    .I2(n801_35),
    .I3(ff_next_vram6_7_9) 
);
defparam ff_next_vram5_7_s8.INIT=16'h0054;
  LUT4 n804_s26 (
    .F(n804_35),
    .I0(n833_27),
    .I1(n801_35),
    .I2(n804_31),
    .I3(n804_32) 
);
defparam n804_s26.INIT=16'h0EFF;
  LUT4 n803_s26 (
    .F(n803_35),
    .I0(n833_27),
    .I1(n801_35),
    .I2(n803_31),
    .I3(n803_32) 
);
defparam n803_s26.INIT=16'h0EFF;
  LUT4 n802_s26 (
    .F(n802_35),
    .I0(n833_27),
    .I1(n801_35),
    .I2(n802_31),
    .I3(n802_32) 
);
defparam n802_s26.INIT=16'h0EFF;
  LUT4 n801_s34 (
    .F(n801_43),
    .I0(n833_27),
    .I1(n801_35),
    .I2(n801_33),
    .I3(n801_34) 
);
defparam n801_s34.INIT=16'h0EFF;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_5),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n700_s6 (
    .F(n700_12),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(n801_39),
    .I2(reg_screen_mode[1]),
    .I3(n801_35) 
);
defparam n700_s6.INIT=16'h0200;
  LUT4 n808_s28 (
    .F(n808_33),
    .I0(n808_30),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n801_39),
    .I3(reg_screen_mode[1]) 
);
defparam n808_s28.INIT=16'hCCC5;
  LUT4 n807_s28 (
    .F(n807_33),
    .I0(n807_30),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n801_39),
    .I3(reg_screen_mode[1]) 
);
defparam n807_s28.INIT=16'hCCC5;
  LUT4 n806_s28 (
    .F(n806_33),
    .I0(n806_30),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n801_39),
    .I3(reg_screen_mode[1]) 
);
defparam n806_s28.INIT=16'hCCC5;
  LUT4 n805_s32 (
    .F(n805_38),
    .I0(n805_33),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n801_39),
    .I3(reg_screen_mode[1]) 
);
defparam n805_s32.INIT=16'hCCC5;
  LUT3 n1355_s6 (
    .F(n1355_10),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[2]) 
);
defparam n1355_s6.INIT=8'hB0;
  LUT3 n1354_s7 (
    .F(n1354_11),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[3]) 
);
defparam n1354_s7.INIT=8'hB0;
  LUT4 n697_s11 (
    .F(n697_18),
    .I0(ff_next_vram3_7_13),
    .I1(n833_28),
    .I2(reg_screen_mode[1]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n697_s11.INIT=16'h5400;
  LUT3 n1634_s3 (
    .F(n1634_7),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram4_3_10),
    .I2(w_4colors_mode_5) 
);
defparam n1634_s3.INIT=8'h07;
  LUT4 n527_s8 (
    .F(n527_14),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n438_7) 
);
defparam n527_s8.INIT=16'h8000;
  LUT3 n1342_s27 (
    .F(n1342_38),
    .I0(ff_pos_x_5_10),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1342_s27.INIT=8'h80;
  LUT4 n1405_s5 (
    .F(n1405_9),
    .I0(n1405_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1405_s5.INIT=16'hACCC;
  LUT4 n1404_s5 (
    .F(n1404_9),
    .I0(n1404_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1404_s5.INIT=16'hACCC;
  LUT4 n1403_s5 (
    .F(n1403_9),
    .I0(n1355_10),
    .I1(n1403_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1403_s5.INIT=16'hCAAA;
  LUT4 n1402_s6 (
    .F(n1402_10),
    .I0(n1354_11),
    .I1(n1402_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1402_s6.INIT=16'hCAAA;
  LUT4 n1397_s6 (
    .F(n1397_10),
    .I0(n1397_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1397_s6.INIT=16'hACCC;
  LUT4 n1396_s6 (
    .F(n1396_10),
    .I0(n1396_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1396_s6.INIT=16'hACCC;
  LUT4 n1395_s6 (
    .F(n1395_10),
    .I0(n1355_10),
    .I1(n1395_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1395_s6.INIT=16'hCAAA;
  LUT4 n1394_s7 (
    .F(n1394_11),
    .I0(n1354_11),
    .I1(n1394_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1394_s7.INIT=16'hCAAA;
  LUT4 n1389_s5 (
    .F(n1389_9),
    .I0(n1389_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1389_s5.INIT=16'hACCC;
  LUT4 n1388_s5 (
    .F(n1388_9),
    .I0(n1388_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1388_s5.INIT=16'hACCC;
  LUT4 n1387_s5 (
    .F(n1387_9),
    .I0(n1355_10),
    .I1(n1387_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1387_s5.INIT=16'hCAAA;
  LUT4 n1386_s6 (
    .F(n1386_10),
    .I0(n1354_11),
    .I1(n1386_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1386_s6.INIT=16'hCAAA;
  LUT4 n1381_s6 (
    .F(n1381_10),
    .I0(n1381_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1381_s6.INIT=16'hACCC;
  LUT4 n1380_s6 (
    .F(n1380_10),
    .I0(n1380_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1380_s6.INIT=16'hACCC;
  LUT4 n1379_s6 (
    .F(n1379_10),
    .I0(n1355_10),
    .I1(n1379_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1379_s6.INIT=16'hCAAA;
  LUT4 n1378_s7 (
    .F(n1378_11),
    .I0(n1354_11),
    .I1(n1378_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1378_s7.INIT=16'hCAAA;
  LUT4 n1365_s6 (
    .F(n1365_10),
    .I0(n1365_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1365_s6.INIT=16'hACCC;
  LUT4 n1364_s6 (
    .F(n1364_10),
    .I0(n1364_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1364_s6.INIT=16'hACCC;
  LUT4 n1363_s6 (
    .F(n1363_10),
    .I0(n1355_10),
    .I1(n1363_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1363_s6.INIT=16'hCAAA;
  LUT4 n1362_s7 (
    .F(n1362_11),
    .I0(n1354_11),
    .I1(n1362_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1362_s7.INIT=16'hCAAA;
  LUT4 n1357_s5 (
    .F(n1357_9),
    .I0(n1357_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1357_s5.INIT=16'hACCC;
  LUT4 n1356_s5 (
    .F(n1356_9),
    .I0(n1356_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1356_s5.INIT=16'hACCC;
  LUT4 n1355_s7 (
    .F(n1355_12),
    .I0(n1355_10),
    .I1(n1355_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1355_s7.INIT=16'hCAAA;
  LUT4 n1354_s8 (
    .F(n1354_13),
    .I0(n1354_11),
    .I1(n1354_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1354_s8.INIT=16'hCAAA;
  LUT4 n1373_s4 (
    .F(n1373_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1373_s4.INIT=16'hBF00;
  LUT4 n1372_s4 (
    .F(n1372_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1372_s4.INIT=16'hBF00;
  LUT4 n1371_s4 (
    .F(n1371_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1371_s4.INIT=16'hBF00;
  LUT4 n1370_s6 (
    .F(n1370_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[3]) 
);
defparam n1370_s6.INIT=16'hBF00;
  LUT4 n181_s6 (
    .F(n181_13),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7),
    .I2(ff_pos_x_5_10),
    .I3(ff_pos_x[0]) 
);
defparam n181_s6.INIT=16'h3740;
  LUT3 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=8'hE0;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n527_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n689_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(w_screen_mode_vram_address[1]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(w_screen_mode_vram_address[0]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n801_43),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n802_35),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n803_35),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n804_35),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n805_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n806_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n807_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n808_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n988_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n989_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n990_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n991_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n995_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n980_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n981_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n982_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n983_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n987_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n833_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n834_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n835_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n836_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n837_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n838_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n839_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n840_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n996_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n997_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n998_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n999_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n1000_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n1001_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n1002_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n1003_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n972_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n973_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n974_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n975_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n976_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n977_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n978_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n979_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1011_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1012_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1013_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1014_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1015_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1351_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1352_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1354_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1355_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1356_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1357_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1359_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1360_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1362_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1363_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1364_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1365_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1375_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1376_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1378_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1379_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1380_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1381_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1386_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1387_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1388_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1389_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1391_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1392_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1394_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1395_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1396_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1397_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1401_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1402_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1403_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1404_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1405_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1342_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1343_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1344_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1345_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1346_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1347_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1348_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1349_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n176_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n177_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n178_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n180_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n255_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFCE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1666_7),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1667_7),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1668_7),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1669_7),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n181_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n316_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n312_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n311_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n313_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_2),
    .COUT(n311_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n313_3) 
);
defparam n312_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n1000_s11 (
    .O(n1000_14),
    .I0(n1000_16),
    .I1(n797_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1001_s11 (
    .O(n1001_14),
    .I0(n1001_16),
    .I1(n798_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1002_s11 (
    .O(n1002_14),
    .I0(n1002_16),
    .I1(n799_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1003_s11 (
    .O(n1003_14),
    .I0(n1003_16),
    .I1(n800_4),
    .S0(n1003_17) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_disable,
  n878_17,
  reg_sprite_16x16,
  n140_9,
  w_screen_v_active,
  ff_screen_h_active,
  n240_6,
  w_sprite_mode2,
  n1245_6,
  reg_212lines_mode,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  ff_vram_valid,
  w_selected_en,
  n440_5,
  ff_vram_valid_7,
  n88_8,
  n438_7,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_disable;
input n878_17;
input reg_sprite_16x16;
input n140_9;
input w_screen_v_active;
input ff_screen_h_active;
input n240_6;
input w_sprite_mode2;
input n1245_6;
input reg_212lines_mode;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
output ff_vram_valid;
output w_selected_en;
output n440_5;
output ff_vram_valid_7;
output n88_8;
output n438_7;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n320_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n79_7;
wire n317_7;
wire n440_6;
wire ff_selected_count_3_7;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n319_8;
wire n327_10;
wire n88_7;
wire n88_9;
wire n78_8;
wire n77_8;
wire ff_select_finish_10;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_select_finish_11;
wire ff_vram_valid_9;
wire n77_10;
wire n78_10;
wire n80_9;
wire n81_9;
wire n322_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_5),
    .I1(n440_6) 
);
defparam n440_s1.INIT=4'h8;
  LUT2 n438_s1 (
    .F(n438_4),
    .I0(n440_6),
    .I1(n438_7) 
);
defparam n438_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_8),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n319_s2 (
    .F(n319_7),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n317_7) 
);
defparam n319_s2.INIT=8'h60;
  LUT4 n327_s4 (
    .F(n327_9),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(ff_select_finish_9),
    .I3(n327_10) 
);
defparam n327_s4.INIT=16'h0100;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(w_screen_pos_x[0]),
    .I3(n88_9) 
);
defparam n88_s1.INIT=16'h0E00;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_8),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(n140_9) 
);
defparam n317_s2.INIT=8'h01;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s2.INIT=16'h1000;
  LUT4 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam n440_s3.INIT=16'h4000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_2) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(n240_6),
    .I3(ff_select_finish_10) 
);
defparam ff_select_finish_s4.INIT=16'h4000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_selected_en_8),
    .I1(n240_6),
    .I2(n88_7),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s4.INIT=16'h8000;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT2 n327_s5 (
    .F(n327_10),
    .I0(n140_9),
    .I1(ff_selected_count_3_7) 
);
defparam n327_s5.INIT=4'h1;
  LUT4 n88_s2 (
    .F(n88_7),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s2.INIT=16'h000B;
  LUT2 n88_s3 (
    .F(n88_8),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_6) 
);
defparam n88_s3.INIT=4'h4;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[1]),
    .I1(w_screen_pos_x[2]),
    .I2(n438_7) 
);
defparam n88_s4.INIT=8'h80;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n77_s3 (
    .F(n77_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n77_s3.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s5.INIT=16'hF331;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s6.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[4]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h9000;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n438_s3.INIT=16'h0001;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_6),
    .I2(n77_8),
    .I3(ff_current_plane_num[4]) 
);
defparam n77_s4.INIT=16'h0BB0;
  LUT4 n78_s4 (
    .F(n78_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_6),
    .I2(n78_8),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s4.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_6),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n1245_6) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_17),
    .I3(n140_9) 
);
defparam n322_s3.INIT=16'h0001;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_7,
  n878_17,
  n438_7,
  reg_sprite_16x16,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_screen_pos_x_Z,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_6,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_7;
input n878_17;
input n438_7;
input reg_sprite_16x16;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [13:4] w_screen_pos_x_Z;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_6;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_active_9;
wire ff_active_10;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire n1245_5;
wire n1245_7;
wire ff_current_plane_2_13;
wire ff_active_11;
wire ff_current_plane_2_14;
wire ff_current_plane_2_15;
wire ff_current_plane_2_17;
wire n1473_9;
wire n1280_10;
wire ff_vram_address_16_8;
wire ff_selected_q_31_8;
wire n1424_11;
wire n1427_10;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_vram_valid_7),
    .I3(ff_current_plane_2_17) 
);
defparam ff_current_plane_2_s5.INIT=16'hACFF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active),
    .I2(ff_active_9),
    .I3(ff_active_10) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(reg_display_on),
    .I3(ff_vram_valid_7) 
);
defparam ff_current_plane_3_s4.INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n438_7) 
);
defparam n1449_s2.INIT=8'h40;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_17) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_17) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(n1245_5),
    .I1(ff_state_1_7),
    .I2(n1245_6),
    .I3(n1245_7) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_13),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_current_plane_2_13) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT2 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_11),
    .I1(n1245_4) 
);
defparam ff_active_s5.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h807F;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_7) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1245_s2.INIT=16'h1000;
  LUT4 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1245_s3.INIT=16'h0001;
  LUT4 n1245_s4 (
    .F(n1245_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1245_s4.INIT=16'h8000;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(ff_current_plane_2_14),
    .I1(ff_current_plane_2_15),
    .I2(n1424_9),
    .I3(w_selected_count[3]) 
);
defparam ff_current_plane_2_s8.INIT=16'h0440;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s6.INIT=16'h0001;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s9.INIT=16'hEB7D;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s10.INIT=16'h7887;
  LUT3 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_17),
    .I0(n878_17),
    .I1(ff_active_11),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s11.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_11),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_17) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 n1424_s5 (
    .F(n1424_11),
    .I0(n1424_9),
    .I1(n878_17),
    .I2(ff_active_11),
    .I3(n1245_4) 
);
defparam n1424_s5.INIT=16'h1011;
  LUT4 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(n878_17),
    .I2(ff_active_11),
    .I3(n1245_4) 
);
defparam n1427_s4.INIT=16'h1011;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n6_8,
  ff_line_interrupt_11,
  reg_sprite_16x16,
  ff_active_d1,
  n240_6,
  reg_color0_opaque,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_status_register_pointer,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n1177_7,
  n878_18,
  n878_19,
  n538_6,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n6_8;
input ff_line_interrupt_11;
input reg_sprite_16x16;
input ff_active_d1;
input n240_6;
input reg_color0_opaque;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [3:0] ff_status_register_pointer;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n1177_7;
output n878_18;
output n878_19;
output n538_6;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1157_7;
wire n1156_7;
wire n1155_7;
wire n1154_7;
wire n1153_7;
wire n1152_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1147_7;
wire n1146_7;
wire n1145_8;
wire n1144_7;
wire n1143_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n1139_7;
wire n1045_7;
wire n1044_7;
wire n1043_7;
wire n1042_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1141_8;
wire n889_8;
wire n1177_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_11;
wire ff_sprite_collision_11;
wire n538_8;
wire n1009_13;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_14;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT4 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(ff_state_1_7),
    .I3(n878_18) 
);
defparam n878_s14.INIT=16'h8000;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_13),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'h0080;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT2 n1157_s2 (
    .F(n1157_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s2.INIT=4'h4;
  LUT2 n1156_s2 (
    .F(n1156_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s2.INIT=4'h4;
  LUT2 n1155_s2 (
    .F(n1155_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s2.INIT=4'h4;
  LUT2 n1154_s2 (
    .F(n1154_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_sprite_collision_7) 
);
defparam n1154_s2.INIT=4'h1;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT3 n1151_s2 (
    .F(n1151_7),
    .I0(ff_sprite_collision_7),
    .I1(n1151_8),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=8'h14;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1149_s2.INIT=8'h40;
  LUT2 n1147_s2 (
    .F(n1147_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[4]) 
);
defparam n1147_s2.INIT=4'h4;
  LUT2 n1146_s2 (
    .F(n1146_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[5]) 
);
defparam n1146_s2.INIT=4'h4;
  LUT2 n1145_s3 (
    .F(n1145_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(ff_sprite_collision_7) 
);
defparam n1145_s3.INIT=4'h1;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1144_s2.INIT=8'h41;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1143_s2.INIT=16'h010E;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(ff_sprite_collision_7),
    .I2(w_screen_pos_x_Z[9]),
    .I3(n1143_7) 
);
defparam n1142_s2.INIT=16'h3012;
  LUT3 n1141_s2 (
    .F(n1141_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[10]),
    .I2(n1141_8) 
);
defparam n1141_s2.INIT=8'h14;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_8),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT4 n1139_s2 (
    .F(n1139_7),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_sprite_collision_7),
    .I3(n6_8) 
);
defparam n1139_s2.INIT=16'h0E00;
  LUT2 n1045_s2 (
    .F(n1045_7),
    .I0(n878_17),
    .I1(ff_color[0]) 
);
defparam n1045_s2.INIT=4'h4;
  LUT2 n1044_s2 (
    .F(n1044_7),
    .I0(n878_17),
    .I1(ff_color[1]) 
);
defparam n1044_s2.INIT=4'h4;
  LUT2 n1043_s2 (
    .F(n1043_7),
    .I0(n878_17),
    .I1(ff_color[2]) 
);
defparam n1043_s2.INIT=4'h4;
  LUT2 n1042_s2 (
    .F(n1042_7),
    .I0(n878_17),
    .I1(ff_color[3]) 
);
defparam n1042_s2.INIT=4'h4;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT4 n1177_s2 (
    .F(n1177_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1177_8),
    .I3(ff_line_interrupt_11) 
);
defparam n1177_s2.INIT=16'hEFFF;
  LUT2 n878_s15 (
    .F(n878_18),
    .I0(n878_19),
    .I1(n6_8) 
);
defparam n878_s15.INIT=4'h8;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s1.INIT=16'hF331;
  LUT4 n1009_s2 (
    .F(n1009_5),
    .I0(n1009_8),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s2.INIT=16'h0140;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_pattern_0_443),
    .I1(w_pattern_0_445),
    .I2(n1009_9),
    .I3(n1009_10) 
);
defparam n1009_s4.INIT=16'h5F30;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n733_s2.INIT=16'h1000;
  LUT4 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_sprite_collision_9),
    .I3(ff_line_interrupt_11) 
);
defparam ff_sprite_collision_s4.INIT=16'h4000;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n240_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT4 n1141_s3 (
    .F(n1141_8),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s3.INIT=16'hE000;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT2 n1177_s3 (
    .F(n1177_8),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1177_s3.INIT=4'h1;
  LUT4 n878_s16 (
    .F(n878_19),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n878_s16.INIT=16'h8000;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[6]),
    .I1(w_offset_x[5]),
    .I2(w_color_4[7]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s5.INIT=16'h7FFE;
  LUT3 n1009_s6 (
    .F(n1009_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s6.INIT=8'h35;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(w_pattern_0_447),
    .I1(w_pattern_0_449),
    .I2(n1009_9),
    .I3(n1009_11) 
);
defparam n1009_s7.INIT=16'hF503;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT2 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]) 
);
defparam ff_sprite_collision_s6.INIT=4'h4;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[0]),
    .I1(reg_color0_opaque),
    .I2(ff_sprite_collision_11),
    .I3(w_sprite_collision) 
);
defparam ff_sprite_collision_s7.INIT=16'h00EF;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s8.INIT=8'h35;
  LUT3 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s8.INIT=8'h01;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_6),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(n923_2),
    .I1(ff_active),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1009_s9.INIT=16'h8000;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(n240_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_17) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n878_17),
    .I1(n240_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_17),
    .I3(n240_6) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_17),
    .I3(n240_6) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_17),
    .I3(n240_6) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_17),
    .I3(n240_6) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_17),
    .I3(n240_6) 
);
defparam n1242_s4.INIT=16'h0C0A;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_8),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  ff_state_1_7,
  reg_sprite_magify,
  reg_sprite_disable,
  reg_sprite_16x16,
  n140_9,
  w_screen_v_active,
  n240_6,
  reg_212lines_mode,
  reg_display_on,
  ff_reset_n2_1,
  n6_8,
  ff_line_interrupt_11,
  reg_color0_opaque,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2,
  ff_vram_valid,
  n440_5,
  n88_8,
  n438_7,
  w_ic_vram_valid,
  n1245_6,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n878_19,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input ff_state_1_7;
input reg_sprite_magify;
input reg_sprite_disable;
input reg_sprite_16x16;
input n140_9;
input w_screen_v_active;
input n240_6;
input reg_212lines_mode;
input reg_display_on;
input ff_reset_n2_1;
input n6_8;
input ff_line_interrupt_11;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input [13:0] w_screen_pos_x_Z;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2;
output ff_vram_valid;
output n440_5;
output n88_8;
output n438_7;
output w_ic_vram_valid;
output n1245_6;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n878_19;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire ff_screen_h_active_8;
wire n40_7;
wire w_sprite_mode2_4;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_active_d1;
wire n878_17;
wire n878_18;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT3 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=8'h10;
  LUT2 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(n878_17),
    .I1(n40_7) 
);
defparam ff_screen_h_active_s3.INIT=4'hB;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(ff_state_1_7),
    .I3(n878_18) 
);
defparam n40_s2.INIT=16'hEFFF;
  LUT3 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s1.INIT=8'hBC;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_17(n878_17),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n140_9(n140_9),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n240_6(n240_6),
    .w_sprite_mode2(w_sprite_mode2),
    .n1245_6(n1245_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n440_5(n440_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n88_8(n88_8),
    .n438_7(n438_7),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n878_17(n878_17),
    .n438_7(n438_7),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_6(n1245_6),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n6_8(n6_8),
    .ff_line_interrupt_11(ff_line_interrupt_11),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_active_d1(ff_active_d1),
    .n240_6(n240_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n1177_7(n1177_7),
    .n878_18(n878_18),
    .n878_19(n878_19),
    .n538_6(n538_6),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  w_vs_end_8,
  reg_50hz_mode,
  ff_v_en_9,
  reg_interlace_mode,
  reg_display_on,
  n6_8,
  reg_left_mask,
  w_4colors_mode_5,
  w_4colors_mode,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_disable,
  reg_sprite_16x16,
  n240_6,
  ff_reset_n2_1,
  ff_line_interrupt_11,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_backdrop_color,
  reg_screen_mode,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n60_8,
  w_h_count_end_15,
  w_screen_mode_vram_valid,
  n1350_5,
  n833_27,
  ff_next_vram4_3_8,
  n140_9,
  ff_next_vram3_7_10,
  n805_36,
  n1634_7,
  ff_vram_valid,
  n438_7,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input w_vs_end_8;
input reg_50hz_mode;
input ff_v_en_9;
input reg_interlace_mode;
input reg_display_on;
input n6_8;
input reg_left_mask;
input w_4colors_mode_5;
input w_4colors_mode;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_disable;
input reg_sprite_16x16;
input n240_6;
input ff_reset_n2_1;
input ff_line_interrupt_11;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n60_8;
output w_h_count_end_15;
output w_screen_mode_vram_valid;
output n1350_5;
output n833_27;
output ff_next_vram4_3_8;
output n140_9;
output ff_next_vram3_7_10;
output n805_36;
output n1634_7;
output ff_vram_valid;
output n438_7;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [9:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire w_sprite_mode2;
wire n440_5;
wire n88_8;
wire n1245_6;
wire n878_19;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_vs_end_8(w_vs_end_8),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_9(ff_v_en_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n60_8(n60_8),
    .w_h_count_end_15(w_h_count_end_15),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n438_7(n438_7),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n440_5(n440_5),
    .n6_8(n6_8),
    .n1245_6(n1245_6),
    .n878_19(n878_19),
    .reg_left_mask(reg_left_mask),
    .n88_8(n88_8),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_sprite_mode2(w_sprite_mode2),
    .w_4colors_mode(w_4colors_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_state_1_7(ff_state_1_7),
    .n1350_5(n1350_5),
    .n833_27(n833_27),
    .ff_next_vram4_3_8(ff_next_vram4_3_8),
    .n140_9(n140_9),
    .ff_next_vram3_7_10(ff_next_vram3_7_10),
    .n805_36(n805_36),
    .n1634_7(n1634_7),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n140_9(n140_9),
    .w_screen_v_active(w_screen_v_active),
    .n240_6(n240_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n6_8(n6_8),
    .ff_line_interrupt_11(ff_line_interrupt_11),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2(w_sprite_mode2),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n88_8(n88_8),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_6(n1245_6),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n878_19(n878_19),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  w_command_vram_rdata_en,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  n1554_5,
  w_cpu_vram_valid,
  n1554_8,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  ff_busy,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_start;
input w_command_vram_rdata_en;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input n1554_5;
input w_cpu_vram_valid;
input n1554_8;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output ff_busy;
output w_cache_vram_rdata_en;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5284_7;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_12;
wire n5852_10;
wire n5852_11;
wire n5853_10;
wire n5853_11;
wire n5854_10;
wire n5854_11;
wire n5855_10;
wire n5855_11;
wire n5856_10;
wire n5856_11;
wire n5857_10;
wire n5857_11;
wire n5858_10;
wire n5858_11;
wire n5859_10;
wire n5859_11;
wire n5860_10;
wire n5860_11;
wire n5861_10;
wire n5861_11;
wire n5862_10;
wire n5862_11;
wire n5863_10;
wire n5863_11;
wire n5864_10;
wire n5864_11;
wire n5865_10;
wire n5865_11;
wire n5866_6;
wire n5866_7;
wire n5867_5;
wire n5867_6;
wire n5867_7;
wire n5868_5;
wire n5868_6;
wire n5868_7;
wire n5869_5;
wire n5869_6;
wire n5869_7;
wire n5870_5;
wire n5870_6;
wire n5870_7;
wire n5871_5;
wire n5871_6;
wire n5871_7;
wire n5872_5;
wire n5872_6;
wire n5872_7;
wire n5873_5;
wire n5873_6;
wire n5873_7;
wire n5874_5;
wire n5874_6;
wire n5874_7;
wire n5875_5;
wire n5875_6;
wire n5875_7;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5878_7;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5883_7;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5887_7;
wire n5888_5;
wire n5888_6;
wire n5888_7;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5890_7;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5892_7;
wire n5893_5;
wire n5893_6;
wire n5893_7;
wire n5894_5;
wire n5894_6;
wire n5894_7;
wire n5895_5;
wire n5895_6;
wire n5895_7;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_10;
wire ff_cache0_already_read_11;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_10;
wire ff_cache2_already_read_11;
wire ff_cache3_already_read_10;
wire ff_flush_state_2_9;
wire n6693_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_15_11;
wire ff_cache1_address_16_12;
wire ff_cache2_address_16_11;
wire ff_cache2_address_16_12;
wire ff_cache3_address_16_11;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_15;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_12;
wire ff_cache3_data_mask_3_14;
wire ff_cache3_data_mask_3_15;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_15;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_3_16;
wire n6411_10;
wire n6409_11;
wire n6695_12;
wire n6695_13;
wire n6695_14;
wire n6693_14;
wire n6693_15;
wire n5850_10;
wire n5643_9;
wire n5643_10;
wire n5642_9;
wire n5641_9;
wire n5640_9;
wire n5625_9;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5851_17;
wire n5851_18;
wire n5852_13;
wire n5852_14;
wire n5852_15;
wire n5853_13;
wire n5853_14;
wire n5853_15;
wire n5854_13;
wire n5854_14;
wire n5854_15;
wire n5855_13;
wire n5855_14;
wire n5855_15;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5858_13;
wire n5858_14;
wire n5858_15;
wire n5859_13;
wire n5859_14;
wire n5859_15;
wire n5860_13;
wire n5860_14;
wire n5860_15;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5864_13;
wire n5864_14;
wire n5864_15;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_8;
wire n5866_9;
wire n5866_10;
wire n5866_11;
wire n5866_12;
wire n5866_13;
wire n5867_9;
wire n5867_10;
wire n5867_11;
wire n5867_12;
wire n5867_13;
wire n5867_14;
wire n5867_15;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5868_12;
wire n5868_13;
wire n5868_14;
wire n5869_9;
wire n5869_10;
wire n5869_11;
wire n5869_12;
wire n5869_13;
wire n5869_14;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5870_13;
wire n5870_14;
wire n5870_15;
wire n5871_8;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5871_12;
wire n5871_13;
wire n5871_14;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5872_12;
wire n5872_13;
wire n5872_14;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_12;
wire n5873_13;
wire n5873_14;
wire n5873_15;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5874_13;
wire n5874_14;
wire n5874_15;
wire n5874_16;
wire n5875_8;
wire n5875_9;
wire n5875_10;
wire n5875_11;
wire n5875_12;
wire n5875_13;
wire n5875_14;
wire n5876_7;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_11;
wire n5876_12;
wire n5876_13;
wire n5877_7;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5877_12;
wire n5877_13;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_12;
wire n5878_13;
wire n5878_14;
wire n5878_15;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5880_7;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5880_12;
wire n5880_13;
wire n5881_7;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5881_12;
wire n5881_13;
wire n5882_7;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5882_12;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5883_12;
wire n5883_13;
wire n5883_14;
wire n5884_7;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5884_11;
wire n5884_12;
wire n5884_13;
wire n5885_7;
wire n5885_8;
wire n5885_9;
wire n5885_10;
wire n5885_11;
wire n5886_7;
wire n5886_8;
wire n5886_9;
wire n5886_11;
wire n5886_12;
wire n5886_13;
wire n5886_14;
wire n5887_8;
wire n5887_9;
wire n5887_10;
wire n5887_11;
wire n5887_12;
wire n5887_13;
wire n5887_14;
wire n5888_8;
wire n5888_9;
wire n5888_10;
wire n5888_11;
wire n5888_12;
wire n5888_13;
wire n5888_14;
wire n5889_7;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5889_11;
wire n5889_12;
wire n5889_13;
wire n5890_8;
wire n5890_9;
wire n5890_10;
wire n5890_11;
wire n5890_12;
wire n5890_13;
wire n5890_14;
wire n5891_7;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5891_11;
wire n5891_12;
wire n5891_13;
wire n5892_8;
wire n5892_9;
wire n5892_10;
wire n5892_12;
wire n5892_13;
wire n5892_14;
wire n5892_15;
wire n5893_8;
wire n5893_9;
wire n5893_10;
wire n5893_12;
wire n5893_13;
wire n5893_14;
wire n5893_15;
wire n5894_9;
wire n5894_10;
wire n5894_11;
wire n5894_12;
wire n5894_14;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5895_11;
wire n5895_12;
wire n5895_13;
wire n5895_14;
wire n5896_7;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5896_11;
wire n5896_12;
wire n5896_13;
wire n5897_7;
wire n5897_8;
wire n5897_9;
wire n5897_10;
wire n5897_11;
wire n5897_12;
wire n5897_13;
wire n5898_13;
wire n5898_14;
wire n5898_15;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire ff_cache0_already_read_12;
wire ff_cache0_already_read_14;
wire ff_cache1_already_read_11;
wire ff_cache1_already_read_12;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache_vram_rdata_en_10;
wire n6693_16;
wire ff_vram_wdata_31_9;
wire ff_cache0_address_15_12;
wire ff_cache0_data_31_12;
wire ff_cache1_address_16_13;
wire ff_cache1_address_16_14;
wire ff_cache2_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache3_address_16_13;
wire ff_cache3_address_16_15;
wire ff_cache3_address_16_16;
wire ff_cache3_data_31_13;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_16;
wire ff_cache0_data_mask_2_17;
wire ff_cache1_data_mask_3_17;
wire ff_cache2_data_mask_3_17;
wire ff_cache2_data_mask_3_19;
wire n6695_15;
wire n6695_16;
wire n5851_19;
wire n5851_20;
wire n5851_21;
wire n5851_22;
wire n5851_23;
wire n5851_24;
wire n5851_25;
wire n5851_26;
wire n5851_27;
wire n5851_28;
wire n5851_29;
wire n5852_16;
wire n5852_17;
wire n5852_18;
wire n5852_19;
wire n5853_16;
wire n5853_17;
wire n5853_18;
wire n5853_19;
wire n5854_16;
wire n5854_17;
wire n5854_18;
wire n5854_19;
wire n5855_16;
wire n5855_17;
wire n5855_18;
wire n5855_19;
wire n5856_16;
wire n5856_17;
wire n5856_18;
wire n5856_19;
wire n5857_16;
wire n5857_17;
wire n5857_18;
wire n5857_19;
wire n5858_16;
wire n5858_17;
wire n5858_18;
wire n5858_19;
wire n5859_16;
wire n5859_17;
wire n5859_18;
wire n5859_19;
wire n5860_16;
wire n5860_17;
wire n5860_18;
wire n5860_19;
wire n5861_16;
wire n5861_17;
wire n5861_18;
wire n5861_19;
wire n5862_16;
wire n5862_17;
wire n5862_18;
wire n5862_19;
wire n5863_16;
wire n5863_17;
wire n5863_18;
wire n5863_19;
wire n5864_16;
wire n5864_17;
wire n5864_18;
wire n5864_19;
wire n5865_16;
wire n5865_17;
wire n5865_18;
wire n5865_19;
wire n5866_14;
wire n5866_15;
wire n5866_16;
wire n5866_17;
wire n5867_16;
wire n5867_17;
wire n5868_15;
wire n5868_16;
wire n5869_15;
wire n5869_16;
wire n5869_17;
wire n5870_16;
wire n5870_17;
wire n5871_15;
wire n5871_16;
wire n5872_15;
wire n5872_16;
wire n5873_16;
wire n5874_17;
wire n5875_15;
wire n5875_16;
wire n5876_14;
wire n5876_15;
wire n5877_14;
wire n5877_15;
wire n5878_16;
wire n5879_12;
wire n5879_13;
wire n5879_14;
wire n5879_15;
wire n5880_14;
wire n5880_15;
wire n5881_14;
wire n5881_15;
wire n5882_13;
wire n5882_14;
wire n5882_15;
wire n5882_16;
wire n5883_15;
wire n5883_16;
wire n5884_14;
wire n5884_15;
wire n5885_12;
wire n5885_13;
wire n5885_14;
wire n5885_15;
wire n5886_15;
wire n5887_15;
wire n5887_16;
wire n5888_15;
wire n5888_16;
wire n5889_14;
wire n5889_15;
wire n5890_15;
wire n5890_16;
wire n5891_14;
wire n5891_15;
wire n5892_16;
wire n5893_16;
wire n5894_15;
wire n5894_16;
wire n5894_17;
wire n5895_15;
wire n5895_16;
wire n5896_14;
wire n5896_15;
wire n5897_14;
wire n5897_15;
wire n5898_19;
wire n5898_20;
wire n5898_21;
wire n5899_17;
wire n5900_17;
wire n5901_17;
wire ff_cache_vram_rdata_en_11;
wire ff_cache_vram_rdata_en_12;
wire n6693_18;
wire ff_cache1_address_16_15;
wire ff_cache0_data_mask_2_18;
wire n6695_17;
wire n6695_18;
wire n6695_19;
wire n6695_20;
wire n5851_30;
wire ff_cache_vram_rdata_en_14;
wire ff_cache_vram_rdata_en_15;
wire ff_cache_vram_rdata_en_17;
wire n6693_20;
wire ff_cache2_data_en_13;
wire ff_cache3_already_read_14;
wire ff_cache_vram_rdata_en_19;
wire n6188_9;
wire ff_vram_address_16_17;
wire ff_vram_address_16_19;
wire ff_cache3_already_read_16;
wire ff_cache1_address_16_17;
wire ff_cache2_data_mask_3_21;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_14;
wire ff_cache1_data_31_17;
wire ff_cache0_data_31_14;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_11;
wire ff_cache2_data_mask_2_14;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire ff_cache1_data_23_13;
wire ff_cache0_data_23_13;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_11;
wire ff_cache2_data_mask_1_14;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire ff_cache1_data_15_13;
wire ff_cache0_data_15_13;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_11;
wire ff_cache2_data_mask_0_14;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire ff_cache1_data_7_13;
wire ff_cache0_data_7_13;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_12;
wire ff_cache1_data_31_19;
wire n6694_13;
wire n5022_10;
wire ff_cache3_data_mask_0_15;
wire ff_cache3_data_mask_1_15;
wire ff_cache3_data_mask_2_15;
wire ff_cache3_data_mask_3_20;
wire ff_cache2_data_31_16;
wire ff_cache0_already_read_16;
wire n5893_19;
wire n5878_19;
wire ff_cache1_data_31_21;
wire ff_cache1_data_mask_0_16;
wire ff_cache1_data_mask_1_16;
wire ff_cache1_data_mask_2_16;
wire ff_cache1_data_mask_3_22;
wire ff_cache1_data_mask_3_24;
wire ff_cache1_data_31_23;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire n5894_19;
wire n5892_19;
wire n5886_18;
wire n5873_19;
wire n5869_19;
wire ff_cache0_already_read_18;
wire ff_cache3_address_16_18;
wire ff_cache2_already_read_15;
wire ff_cache3_address_16_20;
wire n5901_20;
wire n5900_20;
wire n5899_20;
wire n5898_24;
wire n5895_19;
wire n5893_21;
wire n5892_21;
wire n5890_19;
wire n5888_19;
wire n5886_20;
wire n5883_19;
wire n5878_21;
wire n5875_19;
wire n5874_20;
wire n5873_21;
wire n5872_19;
wire n5867_20;
wire n5879_17;
wire n5874_22;
wire n6411_12;
wire ff_cache1_data_mask_3_26;
wire n6693_22;
wire n5867_22;
wire n5851_32;
wire ff_cache0_data_en_12;
wire n5894_21;
wire n6693_24;
wire n5866_19;
wire n5865_21;
wire n5864_21;
wire n5863_21;
wire n5862_21;
wire n5861_21;
wire n5860_21;
wire n5859_21;
wire n5858_21;
wire n5857_21;
wire n5856_21;
wire n5855_21;
wire n5854_21;
wire n5853_21;
wire n5852_21;
wire n5851_34;
wire n6694_15;
wire ff_cache_vram_rdata_en_21;
wire n5874_24;
wire ff_cache_vram_rdata_en_23;
wire n5023_10;
wire ff_cache3_data_31_17;
wire ff_cache1_data_31_25;
wire ff_cache0_address_15_14;
wire ff_cache3_already_read_18;
wire ff_cache0_already_read_20;
wire n6692_11;
wire ff_cache0_data_mask_2_20;
wire ff_cache3_data_mask_3_22;
wire ff_cache2_data_mask_3_23;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s3 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s3.INIT=8'hCA;
  LUT3 n104_s4 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s4.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s3 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s3.INIT=8'hCA;
  LUT3 n550_s4 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s4.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_32),
    .I2(n5851_12),
    .I3(n5851_34) 
);
defparam n5851_s6.INIT=16'hFF70;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5851_32),
    .I2(n5852_11),
    .I3(n5852_21) 
);
defparam n5852_s6.INIT=16'hFF70;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5851_32),
    .I2(n5853_11),
    .I3(n5853_21) 
);
defparam n5853_s6.INIT=16'hFF70;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n5851_32),
    .I2(n5854_11),
    .I3(n5854_21) 
);
defparam n5854_s6.INIT=16'hFF70;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5851_32),
    .I2(n5855_11),
    .I3(n5855_21) 
);
defparam n5855_s6.INIT=16'hFF70;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n5851_32),
    .I2(n5856_11),
    .I3(n5856_21) 
);
defparam n5856_s6.INIT=16'hFF70;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_10),
    .I1(n5851_32),
    .I2(n5857_11),
    .I3(n5857_21) 
);
defparam n5857_s6.INIT=16'hFF70;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_10),
    .I1(n5851_32),
    .I2(n5858_11),
    .I3(n5858_21) 
);
defparam n5858_s6.INIT=16'hFF70;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n5851_32),
    .I2(n5859_11),
    .I3(n5859_21) 
);
defparam n5859_s6.INIT=16'hFF70;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_10),
    .I1(n5851_32),
    .I2(n5860_11),
    .I3(n5860_21) 
);
defparam n5860_s6.INIT=16'hFF70;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n5851_32),
    .I2(n5861_11),
    .I3(n5861_21) 
);
defparam n5861_s6.INIT=16'hFF70;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n5851_32),
    .I2(n5862_11),
    .I3(n5862_21) 
);
defparam n5862_s6.INIT=16'hFF70;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_10),
    .I1(n5851_32),
    .I2(n5863_11),
    .I3(n5863_21) 
);
defparam n5863_s6.INIT=16'hFF70;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5851_32),
    .I2(n5864_11),
    .I3(n5864_21) 
);
defparam n5864_s6.INIT=16'hFF70;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5851_32),
    .I2(n5865_11),
    .I3(n5865_21) 
);
defparam n5865_s6.INIT=16'hFF70;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_19),
    .I1(n96_9),
    .I2(n5866_6),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'h000E;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n5867_6),
    .I2(n5867_7),
    .I3(n5867_22) 
);
defparam n5867_s1.INIT=16'h0130;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n5868_7),
    .I3(n5867_22) 
);
defparam n5868_s1.INIT=16'h0130;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n5869_6),
    .I2(n5869_7),
    .I3(n5867_22) 
);
defparam n5869_s1.INIT=16'h0130;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n100_9),
    .I2(n5870_6),
    .I3(n5870_7) 
);
defparam n5870_s1.INIT=16'h000E;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n5871_7),
    .I3(n5867_22) 
);
defparam n5871_s1.INIT=16'h0130;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n5872_6),
    .I2(n5872_7),
    .I3(n5867_22) 
);
defparam n5872_s1.INIT=16'h0130;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n5873_7),
    .I3(n5867_22) 
);
defparam n5873_s1.INIT=16'h0130;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5874_6),
    .I2(n5874_7),
    .I3(n5874_24) 
);
defparam n5874_s1.INIT=16'h00F1;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5875_5),
    .I1(n5875_6),
    .I2(n5875_7),
    .I3(n5867_22) 
);
defparam n5875_s1.INIT=16'h0130;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5870_5),
    .I1(n106_9),
    .I2(n5876_5),
    .I3(n5876_6) 
);
defparam n5876_s1.INIT=16'h000E;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5870_5),
    .I1(n107_9),
    .I2(n5877_5),
    .I3(n5877_6) 
);
defparam n5877_s1.INIT=16'h000E;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n5878_6),
    .I2(n5878_7),
    .I3(n5867_22) 
);
defparam n5878_s1.INIT=16'h0130;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5866_19),
    .I1(n109_9),
    .I2(n5879_5),
    .I3(n5879_6) 
);
defparam n5879_s1.INIT=16'h000E;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5870_5),
    .I1(n110_9),
    .I2(n5880_5),
    .I3(n5880_6) 
);
defparam n5880_s1.INIT=16'h000E;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5870_5),
    .I1(n111_9),
    .I2(n5881_5),
    .I3(n5881_6) 
);
defparam n5881_s1.INIT=16'h000E;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5866_19),
    .I1(n112_9),
    .I2(n5882_5),
    .I3(n5882_6) 
);
defparam n5882_s1.INIT=16'h000E;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5883_5),
    .I1(n5883_6),
    .I2(n5883_7),
    .I3(n5867_22) 
);
defparam n5883_s1.INIT=16'h0130;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5870_5),
    .I1(n114_9),
    .I2(n5884_5),
    .I3(n5884_6) 
);
defparam n5884_s1.INIT=16'h000E;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5870_5),
    .I1(n115_9),
    .I2(n5885_5),
    .I3(n5885_6) 
);
defparam n5885_s1.INIT=16'h4F44;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5870_5),
    .I1(n116_9),
    .I2(n5886_5),
    .I3(n5886_6) 
);
defparam n5886_s1.INIT=16'h000E;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5867_22),
    .I2(n5887_6),
    .I3(n5887_7) 
);
defparam n5887_s1.INIT=16'h0007;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5867_22),
    .I2(n5888_6),
    .I3(n5888_7) 
);
defparam n5888_s1.INIT=16'h0007;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5870_5),
    .I1(n119_9),
    .I2(n5889_5),
    .I3(n5889_6) 
);
defparam n5889_s1.INIT=16'h000E;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5867_22),
    .I2(n5890_6),
    .I3(n5890_7) 
);
defparam n5890_s1.INIT=16'h0007;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5870_5),
    .I1(n121_9),
    .I2(n5891_5),
    .I3(n5891_6) 
);
defparam n5891_s1.INIT=16'h000E;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n5892_7),
    .I3(n5867_22) 
);
defparam n5892_s1.INIT=16'h0130;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n5893_7),
    .I3(n5867_22) 
);
defparam n5893_s1.INIT=16'h0130;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n5894_7),
    .I3(n5867_22) 
);
defparam n5894_s1.INIT=16'h0130;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5895_5),
    .I1(n5895_6),
    .I2(n5895_7),
    .I3(n5867_22) 
);
defparam n5895_s1.INIT=16'h0130;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5870_5),
    .I1(n126_9),
    .I2(n5896_5),
    .I3(n5896_6) 
);
defparam n5896_s1.INIT=16'h000E;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5870_5),
    .I1(n127_9),
    .I2(n5897_5),
    .I3(n5897_6) 
);
defparam n5897_s1.INIT=16'h000E;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5898_12),
    .I3(ff_priority[1]) 
);
defparam n5898_s6.INIT=16'h0503;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5899_12),
    .I3(ff_priority[1]) 
);
defparam n5899_s6.INIT=16'h0503;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5900_12),
    .I3(ff_priority[1]) 
);
defparam n5900_s6.INIT=16'h0503;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5901_12),
    .I3(ff_priority[1]) 
);
defparam n5901_s6.INIT=16'h0503;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_already_read_9),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_15),
    .I1(ff_cache2_already_read_10),
    .I2(ff_cache2_already_read_11) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5851_32),
    .I1(n5874_7),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_24),
    .I2(n6693_22),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(n5867_22),
    .I1(ff_vram_wdata_31_8),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h0D00;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_18),
    .I2(ff_cache0_data_31_14),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_18),
    .I2(ff_cache0_data_23_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_18),
    .I2(ff_cache0_data_15_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_18),
    .I2(ff_cache0_data_7_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache1_address_16_17),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_address_16_s5.INIT=16'hFE00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_31_21),
    .I2(ff_cache1_data_31_17),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_31_21),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_data_31_21),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_31_21),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache2_already_read_15),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache3_address_16_20),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_address_16_s5.INIT=16'hF100;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache3_data_31_15),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(ff_cache_vram_rdata_en_17),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hF800;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_en_10),
    .I2(n6693_24),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n6693_24),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(n6693_22),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(n5851_32),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(n5867_22),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_2_13),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h1F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_3_20),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_2_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_1_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_0_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h1F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_22),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_26) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h0D00;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_16),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_26) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h0D00;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_16),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_26) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h0D00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_16),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_26) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_21),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0D00;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_12),
    .I2(n6411_10),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_12),
    .I1(n6695_13),
    .I2(n5874_7),
    .I3(n6695_14) 
);
defparam n6695_s6.INIT=16'hF100;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(ff_priority[0]),
    .I1(n6694_13),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0C05;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(n6693_15),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6693_s4.INIT=16'h0A0C;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n6695_12),
    .I1(w_command_vram_write),
    .I2(n5874_7),
    .I3(n5850_10) 
);
defparam n5850_s4.INIT=16'h000D;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(ff_cache_vram_address[16]),
    .I1(n81_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5851_s7.INIT=16'h3533;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(n5851_18),
    .I3(n5874_7) 
);
defparam n5851_s9.INIT=16'h00EF;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(ff_cache_vram_address[15]),
    .I1(n82_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5852_s7.INIT=16'h3533;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(n5852_13),
    .I1(n5852_14),
    .I2(n5852_15),
    .I3(n5874_7) 
);
defparam n5852_s8.INIT=16'h00EF;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(ff_cache_vram_address[14]),
    .I1(n83_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5853_s7.INIT=16'h3533;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n5853_13),
    .I1(n5853_14),
    .I2(n5853_15),
    .I3(n5874_7) 
);
defparam n5853_s8.INIT=16'h00BF;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(ff_cache_vram_address[13]),
    .I1(n84_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5854_s7.INIT=16'h3533;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5854_13),
    .I1(n5854_14),
    .I2(n5854_15),
    .I3(n5874_7) 
);
defparam n5854_s8.INIT=16'h00EF;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(ff_cache_vram_address[12]),
    .I1(n85_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5855_s7.INIT=16'h3533;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5855_13),
    .I1(n5855_14),
    .I2(n5855_15),
    .I3(n5874_7) 
);
defparam n5855_s8.INIT=16'h00EF;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(ff_cache_vram_address[11]),
    .I1(n86_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5856_s7.INIT=16'h3533;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5856_13),
    .I1(n5856_14),
    .I2(n5856_15),
    .I3(n5874_7) 
);
defparam n5856_s8.INIT=16'h00BF;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(ff_cache_vram_address[10]),
    .I1(n87_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5857_s7.INIT=16'h3533;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5857_13),
    .I1(n5857_14),
    .I2(n5857_15),
    .I3(n5874_7) 
);
defparam n5857_s8.INIT=16'h00BF;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(ff_cache_vram_address[9]),
    .I1(n88_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5858_s7.INIT=16'h3533;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5858_13),
    .I1(n5858_14),
    .I2(n5858_15),
    .I3(n5874_7) 
);
defparam n5858_s8.INIT=16'h00EF;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(ff_cache_vram_address[8]),
    .I1(n89_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5859_s7.INIT=16'h3533;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5859_13),
    .I1(n5859_14),
    .I2(n5859_15),
    .I3(n5874_7) 
);
defparam n5859_s8.INIT=16'h00BF;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(ff_cache_vram_address[7]),
    .I1(n90_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5860_s7.INIT=16'h3533;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5860_13),
    .I1(n5860_14),
    .I2(n5860_15),
    .I3(n5874_7) 
);
defparam n5860_s8.INIT=16'h00BF;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(ff_cache_vram_address[6]),
    .I1(n91_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5861_s7.INIT=16'h3533;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5861_13),
    .I1(n5861_14),
    .I2(n5861_15),
    .I3(n5874_7) 
);
defparam n5861_s8.INIT=16'h00BF;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(ff_cache_vram_address[5]),
    .I1(n92_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5862_s7.INIT=16'h3533;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5862_13),
    .I1(n5862_14),
    .I2(n5862_15),
    .I3(n5874_7) 
);
defparam n5862_s8.INIT=16'h00EF;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(ff_cache_vram_address[4]),
    .I1(n93_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5863_s7.INIT=16'h3533;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5863_13),
    .I1(n5863_14),
    .I2(n5863_15),
    .I3(n5874_7) 
);
defparam n5863_s8.INIT=16'h00BF;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(ff_cache_vram_address[3]),
    .I1(n94_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5864_s7.INIT=16'h3533;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5864_13),
    .I1(n5864_14),
    .I2(n5864_15),
    .I3(n5874_7) 
);
defparam n5864_s8.INIT=16'h00BF;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(ff_cache_vram_address[2]),
    .I1(n95_9),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5865_s7.INIT=16'h3533;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5865_13),
    .I1(n5865_14),
    .I2(n5865_15),
    .I3(n5874_7) 
);
defparam n5865_s8.INIT=16'h00BF;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(ff_cache_vram_write),
    .I1(n5866_8),
    .I2(n5867_22),
    .I3(n5866_9) 
);
defparam n5866_s3.INIT=16'h4000;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(n5866_10),
    .I1(n5866_11),
    .I2(n5866_12),
    .I3(n5866_13) 
);
defparam n5866_s4.INIT=16'h1000;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_9),
    .I1(ff_cache_vram_write),
    .I2(n5867_10),
    .I3(n5867_11) 
);
defparam n5867_s2.INIT=16'h0100;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_12),
    .I1(n5867_13),
    .I2(n5867_14),
    .I3(n5867_15) 
);
defparam n5867_s3.INIT=16'h0100;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n97_9),
    .I3(n5874_7) 
);
defparam n5867_s4.INIT=16'h303B;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_8),
    .I1(ff_cache_vram_write),
    .I2(n5868_9),
    .I3(n5868_10) 
);
defparam n5868_s2.INIT=16'h0001;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_11),
    .I1(n5868_12),
    .I2(n5868_13),
    .I3(n5868_14) 
);
defparam n5868_s3.INIT=16'h1000;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n98_9),
    .I3(n5874_7) 
);
defparam n5868_s4.INIT=16'h303B;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_19),
    .I1(ff_cache_vram_write),
    .I2(n5869_9),
    .I3(n5869_10) 
);
defparam n5869_s2.INIT=16'h0001;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_11),
    .I1(n5869_12),
    .I2(n5869_13),
    .I3(n5869_14) 
);
defparam n5869_s3.INIT=16'h1000;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n99_9),
    .I3(n5874_7) 
);
defparam n5869_s4.INIT=16'h303B;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_en_10),
    .I2(ff_cache_vram_write),
    .I3(n5874_7) 
);
defparam n5870_s2.INIT=16'h00BF;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_8),
    .I1(n5870_9),
    .I2(n5870_10),
    .I3(n5870_11) 
);
defparam n5870_s3.INIT=16'hFE00;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(n5870_12),
    .I1(n5870_13),
    .I2(n5870_14),
    .I3(n5870_15) 
);
defparam n5870_s4.INIT=16'h1000;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_8),
    .I1(ff_cache_vram_write),
    .I2(n5871_9),
    .I3(n5871_10) 
);
defparam n5871_s2.INIT=16'h0001;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_11),
    .I1(n5871_12),
    .I2(n5871_13),
    .I3(n5871_14) 
);
defparam n5871_s3.INIT=16'h1000;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n101_9),
    .I3(n5874_7) 
);
defparam n5871_s4.INIT=16'h303B;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_8),
    .I1(ff_cache_vram_write),
    .I2(n5872_9),
    .I3(n5872_10) 
);
defparam n5872_s2.INIT=16'h0100;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_11),
    .I1(n5872_12),
    .I2(n5872_13),
    .I3(n5872_14) 
);
defparam n5872_s3.INIT=16'h0100;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n102_9),
    .I3(n5874_7) 
);
defparam n5872_s4.INIT=16'h303B;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_8),
    .I1(n5873_9),
    .I2(n5873_10),
    .I3(n5873_19) 
);
defparam n5873_s2.INIT=16'h0100;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_12),
    .I1(n5873_13),
    .I2(n5873_14),
    .I3(n5873_15) 
);
defparam n5873_s3.INIT=16'h0100;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n103_9),
    .I3(n5874_7) 
);
defparam n5873_s4.INIT=16'h303B;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_22),
    .I1(n5874_10),
    .I2(n5874_11),
    .I3(n5874_12) 
);
defparam n5874_s2.INIT=16'h0100;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_13),
    .I1(n5874_14),
    .I2(n5874_15),
    .I3(n5874_16) 
);
defparam n5874_s3.INIT=16'h0100;
  LUT2 n5874_s4 (
    .F(n5874_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5874_s4.INIT=4'h8;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_8),
    .I1(ff_cache_vram_write),
    .I2(n5875_9),
    .I3(n5875_10) 
);
defparam n5875_s2.INIT=16'h0100;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_11),
    .I1(n5875_12),
    .I2(n5875_13),
    .I3(n5875_14) 
);
defparam n5875_s3.INIT=16'h0100;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n105_9),
    .I3(n5874_7) 
);
defparam n5875_s4.INIT=16'h303B;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n5876_8),
    .I2(n5876_9),
    .I3(n5870_11) 
);
defparam n5876_s2.INIT=16'hFE00;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_10),
    .I1(n5876_11),
    .I2(n5876_12),
    .I3(n5876_13) 
);
defparam n5876_s3.INIT=16'h1000;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_7),
    .I1(n5877_8),
    .I2(n5877_9),
    .I3(n5870_11) 
);
defparam n5877_s2.INIT=16'h0100;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_10),
    .I1(n5877_11),
    .I2(n5877_12),
    .I3(n5877_13) 
);
defparam n5877_s3.INIT=16'h1000;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_8),
    .I1(n5878_9),
    .I2(n5878_10),
    .I3(n5878_19) 
);
defparam n5878_s2.INIT=16'h0100;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_12),
    .I1(n5878_13),
    .I2(n5878_14),
    .I3(n5878_15) 
);
defparam n5878_s3.INIT=16'h0100;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n108_9),
    .I3(n5874_7) 
);
defparam n5878_s4.INIT=16'h303B;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5874_7),
    .I1(n5879_17),
    .I2(n5879_8),
    .I3(n5879_9) 
);
defparam n5879_s2.INIT=16'h1000;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(ff_cache_vram_write),
    .I1(n5879_10),
    .I2(n5867_22),
    .I3(n5879_11) 
);
defparam n5879_s3.INIT=16'h4000;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_7),
    .I1(n5880_8),
    .I2(n5880_9),
    .I3(n5870_11) 
);
defparam n5880_s2.INIT=16'hFE00;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_10),
    .I1(n5880_11),
    .I2(n5880_12),
    .I3(n5880_13) 
);
defparam n5880_s3.INIT=16'h1000;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_7),
    .I1(n5881_8),
    .I2(n5881_9),
    .I3(n5870_11) 
);
defparam n5881_s2.INIT=16'h1000;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_10),
    .I1(n5881_11),
    .I2(n5881_12),
    .I3(n5881_13) 
);
defparam n5881_s3.INIT=16'h1000;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(ff_cache_vram_write),
    .I1(n5882_7),
    .I2(n5882_8),
    .I3(n5867_22) 
);
defparam n5882_s2.INIT=16'h1000;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_9),
    .I1(n5882_10),
    .I2(n5882_11),
    .I3(n5882_12) 
);
defparam n5882_s3.INIT=16'h1000;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_8),
    .I1(ff_cache_vram_write),
    .I2(n5883_9),
    .I3(n5883_10) 
);
defparam n5883_s2.INIT=16'h0100;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_11),
    .I1(n5883_12),
    .I2(n5883_13),
    .I3(n5883_14) 
);
defparam n5883_s3.INIT=16'h0100;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n113_9),
    .I3(n5874_7) 
);
defparam n5883_s4.INIT=16'h303B;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_7),
    .I1(n5884_8),
    .I2(n5884_9),
    .I3(n5870_11) 
);
defparam n5884_s2.INIT=16'h0100;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_10),
    .I1(n5884_11),
    .I2(n5884_12),
    .I3(n5884_13) 
);
defparam n5884_s3.INIT=16'h1000;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_7),
    .I1(n5885_8),
    .I2(ff_cache_vram_write),
    .I3(n5851_32) 
);
defparam n5885_s2.INIT=16'hF100;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_9),
    .I1(n5885_10),
    .I2(n5885_11),
    .I3(n5874_7) 
);
defparam n5885_s3.INIT=16'h00FB;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(n5886_9),
    .I3(n5886_18) 
);
defparam n5886_s2.INIT=16'h0100;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_11),
    .I1(n5886_12),
    .I2(n5886_13),
    .I3(n5886_14) 
);
defparam n5886_s3.INIT=16'h0100;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_8),
    .I1(ff_cache_vram_write),
    .I2(n5887_9),
    .I3(n5887_10) 
);
defparam n5887_s2.INIT=16'h0001;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(ff_cache_vram_write),
    .I1(n117_9),
    .I2(n5874_7),
    .I3(n5867_22) 
);
defparam n5887_s3.INIT=16'h0230;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_11),
    .I1(n5887_12),
    .I2(n5887_13),
    .I3(n5887_14) 
);
defparam n5887_s4.INIT=16'h1000;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_8),
    .I1(ff_cache_vram_write),
    .I2(n5888_9),
    .I3(n5888_10) 
);
defparam n5888_s2.INIT=16'h0001;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(ff_cache_vram_write),
    .I1(n118_9),
    .I2(n5874_7),
    .I3(n5867_22) 
);
defparam n5888_s3.INIT=16'h0230;
  LUT4 n5888_s4 (
    .F(n5888_7),
    .I0(n5888_11),
    .I1(n5888_12),
    .I2(n5888_13),
    .I3(n5888_14) 
);
defparam n5888_s4.INIT=16'h0100;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_7),
    .I1(n5889_8),
    .I2(n5889_9),
    .I3(n5870_11) 
);
defparam n5889_s2.INIT=16'h0100;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_10),
    .I1(n5889_11),
    .I2(n5889_12),
    .I3(n5889_13) 
);
defparam n5889_s3.INIT=16'h1000;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_8),
    .I1(ff_cache_vram_write),
    .I2(n5890_9),
    .I3(n5890_10) 
);
defparam n5890_s2.INIT=16'h0001;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(ff_cache_vram_write),
    .I1(n120_9),
    .I2(n5874_7),
    .I3(n5867_22) 
);
defparam n5890_s3.INIT=16'h0230;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_11),
    .I1(n5890_12),
    .I2(n5890_13),
    .I3(n5890_14) 
);
defparam n5890_s4.INIT=16'h0100;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n5891_8),
    .I2(n5891_9),
    .I3(n5870_11) 
);
defparam n5891_s2.INIT=16'h0100;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_10),
    .I1(n5891_11),
    .I2(n5891_12),
    .I3(n5891_13) 
);
defparam n5891_s3.INIT=16'h1000;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_8),
    .I1(n5892_9),
    .I2(n5892_10),
    .I3(n5892_19) 
);
defparam n5892_s2.INIT=16'h0100;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_12),
    .I1(n5892_13),
    .I2(n5892_14),
    .I3(n5892_15) 
);
defparam n5892_s3.INIT=16'h0100;
  LUT4 n5892_s4 (
    .F(n5892_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n122_9),
    .I3(n5874_7) 
);
defparam n5892_s4.INIT=16'h303B;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_8),
    .I1(n5893_9),
    .I2(n5893_10),
    .I3(n5893_19) 
);
defparam n5893_s2.INIT=16'h0100;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_12),
    .I1(n5893_13),
    .I2(n5893_14),
    .I3(n5893_15) 
);
defparam n5893_s3.INIT=16'h0100;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n123_9),
    .I3(n5874_7) 
);
defparam n5893_s4.INIT=16'h303B;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_19),
    .I1(ff_cache_vram_write),
    .I2(n5894_9),
    .I3(n5894_10) 
);
defparam n5894_s2.INIT=16'h0001;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_11),
    .I1(n5894_12),
    .I2(n5894_21),
    .I3(n5894_14) 
);
defparam n5894_s3.INIT=16'h0010;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n124_9),
    .I3(n5874_7) 
);
defparam n5894_s4.INIT=16'h303B;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_8),
    .I1(ff_cache_vram_write),
    .I2(n5895_9),
    .I3(n5895_10) 
);
defparam n5895_s2.INIT=16'h0001;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_11),
    .I1(n5895_12),
    .I2(n5895_13),
    .I3(n5895_14) 
);
defparam n5895_s3.INIT=16'h0100;
  LUT4 n5895_s4 (
    .F(n5895_7),
    .I0(ff_cache_vram_write),
    .I1(n5867_22),
    .I2(n125_9),
    .I3(n5874_7) 
);
defparam n5895_s4.INIT=16'h303B;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_7),
    .I1(n5896_8),
    .I2(n5896_9),
    .I3(n5870_11) 
);
defparam n5896_s2.INIT=16'h0100;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_10),
    .I1(n5896_11),
    .I2(n5896_12),
    .I3(n5896_13) 
);
defparam n5896_s3.INIT=16'h1000;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_7),
    .I1(n5897_8),
    .I2(n5897_9),
    .I3(n5870_11) 
);
defparam n5897_s2.INIT=16'hFE00;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_10),
    .I1(n5897_11),
    .I2(n5897_12),
    .I3(n5897_13) 
);
defparam n5897_s3.INIT=16'h1000;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5898_s7.INIT=16'h0503;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5898_s8.INIT=16'h0503;
  LUT4 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_15),
    .I1(n5898_16),
    .I2(n5898_17),
    .I3(n5898_18) 
);
defparam n5898_s9.INIT=16'h0100;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5899_s7.INIT=16'h0503;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5899_s8.INIT=16'h0503;
  LUT4 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_13),
    .I1(n5899_14),
    .I2(n5899_15),
    .I3(n5899_16) 
);
defparam n5899_s9.INIT=16'h0100;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5900_s7.INIT=16'h0503;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5900_s8.INIT=16'h0503;
  LUT4 n5900_s9 (
    .F(n5900_12),
    .I0(n5900_13),
    .I1(n5900_14),
    .I2(n5900_15),
    .I3(n5900_16) 
);
defparam n5900_s9.INIT=16'h0100;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5901_s7.INIT=16'h0503;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5901_s8.INIT=16'h0503;
  LUT4 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_13),
    .I1(n5901_14),
    .I2(n5901_15),
    .I3(n5901_16) 
);
defparam n5901_s9.INIT=16'h0100;
  LUT4 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_16) 
);
defparam ff_cache0_already_read_s6.INIT=16'h1000;
  LUT2 ff_cache0_already_read_s7 (
    .F(ff_cache0_already_read_11),
    .I0(n6693_22),
    .I1(ff_cache0_already_read_14) 
);
defparam ff_cache0_already_read_s7.INIT=4'h8;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(ff_cache1_data_en),
    .I1(ff_cache_vram_write),
    .I2(n18_3),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s5.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache1_already_read_s6.INIT=16'h8F00;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(n5643_10),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_already_read_s6.INIT=16'h0100;
  LUT4 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_cache_vram_write),
    .I1(n6693_14),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_already_read_s7.INIT=16'hF800;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_address_16_20),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_16),
    .I1(n6693_20),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam n6693_s5.INIT=16'h0FEE;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(n6693_20),
    .I3(ff_vram_wdata_31_9) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h0100;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_12),
    .I1(n6694_15),
    .I2(ff_cache0_data_mask_2_12),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_address_15_s6.INIT=16'h0D00;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_wdata_31_9),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_address_16_s7.INIT=16'h4000;
  LUT3 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_13),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_address_16_14) 
);
defparam ff_cache2_address_16_s6.INIT=8'h07;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_cache1_already_read_11),
    .I1(n6693_14),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s7.INIT=16'h008F;
  LUT3 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address_16_18),
    .I2(ff_cache3_address_16_15) 
);
defparam ff_cache3_address_16_s6.INIT=8'h07;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(w_cache_vram_rdata_en),
    .I1(n6693_20),
    .I2(ff_cache2_address_16_12),
    .I3(n5867_22) 
);
defparam ff_vram_address_16_s11.INIT=16'hEF00;
  LUT4 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n5284_7),
    .I1(n6693_20),
    .I2(ff_vram_wdata_31_9),
    .I3(ff_cache0_data_mask_2_20) 
);
defparam ff_cache0_data_en_s5.INIT=16'hBF00;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache1_data_en_11),
    .I2(ff_cache3_already_read_16),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00FE;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT3 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam ff_cache2_data_en_s4.INIT=8'h40;
  LUT4 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_cache3_already_read_16),
    .I1(ff_cache2_data_en_13),
    .I2(n5851_32),
    .I3(n6693_24) 
);
defparam ff_cache2_data_en_s5.INIT=16'h1F00;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6693_22),
    .I1(n6411_10),
    .I2(n6693_24) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(ff_vram_wdata_31_9),
    .I1(ff_cache0_data_mask_2_16),
    .I2(ff_cache0_already_read_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h007F;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5641_9),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h00BF;
  LUT4 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(n6693_22),
    .I1(n6409_11),
    .I2(ff_cache0_data_mask_2_17),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_mask_2_s10.INIT=16'h0E00;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5642_9),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h00BF;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5643_9),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h00BF;
  LUT2 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache2_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s7.INIT=4'h4;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_address_16_18),
    .I2(n5284_7),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'hF100;
  LUT3 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(n6693_22),
    .I1(n6411_10),
    .I2(ff_cache0_already_read_14) 
);
defparam ff_cache3_data_mask_3_s10.INIT=8'hE0;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5640_9),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h00BF;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(n1554_5),
    .I1(w_cpu_vram_valid),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n1554_8) 
);
defparam ff_vram_valid_s5.INIT=16'h3A00;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n5870_11),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_16_15) 
);
defparam ff_vram_valid_s6.INIT=16'h000B;
  LUT2 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache0_already_read_16),
    .I1(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_3_s8.INIT=4'h4;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_mask_3_17),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'h004F;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_flush_state[2]),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_data_en_10) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h1000;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_cache2_data_mask_3_17),
    .I1(ff_cache2_address_16_14),
    .I2(n5284_7),
    .I3(ff_cache2_data_mask_3_23) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'hF100;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(n6693_22),
    .I1(ff_cache2_data_en_9),
    .I2(ff_start),
    .I3(ff_cache2_data_mask_3_19) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'h0E00;
  LUT3 n6411_s5 (
    .F(n6411_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s5.INIT=8'h10;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_15),
    .I1(ff_cache0_data_mask_2_16),
    .I2(n5851_32),
    .I3(n6409_11) 
);
defparam n6695_s7.INIT=16'h030A;
  LUT3 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_16),
    .I1(n5851_32),
    .I2(ff_cache_vram_write) 
);
defparam n6695_s8.INIT=8'h80;
  LUT2 n6695_s9 (
    .F(n6695_14),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam n6695_s9.INIT=4'h1;
  LUT4 n6693_s8 (
    .F(n6693_14),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s8.INIT=16'hB0BB;
  LUT2 n6693_s9 (
    .F(n6693_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s9.INIT=4'h6;
  LUT3 n5850_s5 (
    .F(n5850_10),
    .I0(n5851_14),
    .I1(n5851_15),
    .I2(n5851_32) 
);
defparam n5850_s5.INIT=8'h40;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5643_s4.INIT=4'h1;
  LUT2 n5643_s5 (
    .F(n5643_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s5.INIT=4'h4;
  LUT2 n5642_s4 (
    .F(n5642_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5642_s4.INIT=4'h4;
  LUT2 n5641_s4 (
    .F(n5641_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5641_s4.INIT=4'h4;
  LUT2 n5640_s4 (
    .F(n5640_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5640_s4.INIT=4'h8;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(n5851_19),
    .I1(n5851_20),
    .I2(ff_priority[0]),
    .I3(n5851_21) 
);
defparam n5851_s11.INIT=16'hCA00;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(n5851_22),
    .I1(n5851_23),
    .I2(n5851_24),
    .I3(ff_cache_vram_write) 
);
defparam n5851_s12.INIT=16'h001F;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5851_s13.INIT=16'hAC00;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(n5851_25),
    .I1(n5851_26),
    .I2(w_command_vram_address[16]),
    .I3(n5851_27) 
);
defparam n5851_s14.INIT=16'hFA28;
  LUT4 n5851_s15 (
    .F(n5851_18),
    .I0(n6411_12),
    .I1(n5851_28),
    .I2(n5851_29),
    .I3(ff_cache2_data_en_9) 
);
defparam n5851_s15.INIT=16'h0DDD;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5852_s10.INIT=16'hAC00;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(n5852_16),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(n5852_17) 
);
defparam n5852_s11.INIT=16'hD007;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(n6409_11),
    .I1(n5852_18),
    .I2(n5852_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5852_s12.INIT=16'h0DDD;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5853_s10.INIT=16'hAC00;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(n6411_12),
    .I1(n5853_16),
    .I2(n5853_17),
    .I3(n6409_11) 
);
defparam n5853_s11.INIT=16'h0DDD;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(n5853_18),
    .I1(ff_flush_state[2]),
    .I2(n5853_19),
    .I3(ff_flush_state[1]) 
);
defparam n5853_s12.INIT=16'h3ECF;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5854_s10.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(n5854_16),
    .I1(ff_flush_state[1]),
    .I2(n5854_17),
    .I3(ff_flush_state[2]) 
);
defparam n5854_s11.INIT=16'h0D03;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(n6409_11),
    .I1(n5854_18),
    .I2(n5854_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5854_s12.INIT=16'h0DDD;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5855_s10.INIT=16'hAC00;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(n5855_16),
    .I1(ff_flush_state[1]),
    .I2(n5855_17),
    .I3(ff_flush_state[2]) 
);
defparam n5855_s11.INIT=16'h0D03;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(n6409_11),
    .I1(n5855_18),
    .I2(n5855_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5855_s12.INIT=16'h0DDD;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(n6411_12),
    .I1(n5856_16),
    .I2(n5856_17),
    .I3(n6409_11) 
);
defparam n5856_s11.INIT=16'h0DDD;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(n5856_18),
    .I1(ff_flush_state[2]),
    .I2(n5856_19),
    .I3(ff_flush_state[1]) 
);
defparam n5856_s12.INIT=16'h3ECF;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5857_s10.INIT=16'hAC00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(n6411_12),
    .I1(n5857_16),
    .I2(n5857_17),
    .I3(n6409_11) 
);
defparam n5857_s11.INIT=16'h0DDD;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(n5857_18),
    .I1(ff_flush_state[2]),
    .I2(n5857_19),
    .I3(ff_flush_state[1]) 
);
defparam n5857_s12.INIT=16'h3ECF;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5858_s10.INIT=16'hAC00;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(n5858_16),
    .I1(ff_flush_state[1]),
    .I2(n5858_17),
    .I3(ff_flush_state[2]) 
);
defparam n5858_s11.INIT=16'h0D03;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(n6411_10),
    .I1(n5858_18),
    .I2(n5858_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5858_s12.INIT=16'h0DDD;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5859_s10.INIT=16'hAC00;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(n5859_16),
    .I1(ff_flush_state[2]),
    .I2(n5859_17),
    .I3(ff_flush_state[1]) 
);
defparam n5859_s11.INIT=16'h3ECF;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(n6409_11),
    .I1(n5859_18),
    .I2(n5859_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5859_s12.INIT=16'h0DDD;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5860_s10.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache2_data_en_9),
    .I1(n5860_16),
    .I2(n5860_17),
    .I3(n6409_11) 
);
defparam n5860_s11.INIT=16'h0DDD;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(n5860_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5860_19) 
);
defparam n5860_s12.INIT=16'hFC23;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5861_s10.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(n6411_10),
    .I1(n5861_16),
    .I2(n5861_17),
    .I3(n6409_11) 
);
defparam n5861_s11.INIT=16'h0DDD;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(n5861_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5861_19) 
);
defparam n5861_s12.INIT=16'hFC23;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(n5862_16),
    .I1(ff_flush_state[1]),
    .I2(n5862_17),
    .I3(ff_flush_state[2]) 
);
defparam n5862_s10.INIT=16'h0C07;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(n6409_11),
    .I1(n5862_18),
    .I2(n5862_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5862_s12.INIT=16'h0DDD;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5863_s10.INIT=16'hAC00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(n5863_16),
    .I1(ff_flush_state[2]),
    .I2(n5863_17),
    .I3(ff_flush_state[1]) 
);
defparam n5863_s11.INIT=16'h3ECF;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(n6409_11),
    .I1(n5863_18),
    .I2(n5863_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5863_s12.INIT=16'h0DDD;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5864_s10.INIT=16'hAC00;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache2_data_en_9),
    .I1(n5864_16),
    .I2(n5864_17),
    .I3(n6411_10) 
);
defparam n5864_s11.INIT=16'h0DDD;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(n5864_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5864_19) 
);
defparam n5864_s12.INIT=16'hFC23;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache2_data_en_9),
    .I1(n5865_16),
    .I2(n5865_17),
    .I3(n6409_11) 
);
defparam n5865_s11.INIT=16'h0DDD;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(n5865_18),
    .I1(ff_flush_state[2]),
    .I2(n5865_19),
    .I3(ff_flush_state[1]) 
);
defparam n5865_s12.INIT=16'h3ECF;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(ff_cache0_already_read_12),
    .I1(n5866_14),
    .I2(n5866_15),
    .I3(ff_cache3_address_16_16) 
);
defparam n5866_s5.INIT=16'h0DDD;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_16),
    .I1(n5866_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s6.INIT=16'hFACF;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5866_s7.INIT=16'hAC00;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5866_s8.INIT=16'hAC00;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5866_s9.INIT=16'h001F;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(n6411_12),
    .I1(n5866_16),
    .I2(n6409_11),
    .I3(n5866_14) 
);
defparam n5866_s10.INIT=16'hDD0D;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5867_s6.INIT=16'hAC00;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5867_s7.INIT=16'hAC00;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(ff_cache0_already_read_12),
    .I1(n5867_16),
    .I2(n5867_17),
    .I3(ff_cache3_address_16_16) 
);
defparam n5867_s8.INIT=16'h0DDD;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5867_s9.INIT=16'hAC00;
  LUT4 n5867_s10 (
    .F(n5867_13),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5867_s10.INIT=16'hAC00;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5867_s11.INIT=16'hAC00;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(n5867_16),
    .I1(n6409_11),
    .I2(n5874_7),
    .I3(n5867_20) 
);
defparam n5867_s12.INIT=16'h000B;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_15),
    .I1(n5868_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s5.INIT=16'h0305;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5868_s6.INIT=16'hAC00;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5868_s7.INIT=16'hAC00;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5868_s8.INIT=16'hAC00;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5868_s9.INIT=16'hAC00;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5868_s10.INIT=16'h001F;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(n6411_12),
    .I1(n5868_16),
    .I2(n6409_11),
    .I3(n5868_15) 
);
defparam n5868_s11.INIT=16'hDD0D;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5869_s6.INIT=16'hAC00;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_16),
    .I1(n5869_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s7.INIT=16'h3500;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5869_s8.INIT=16'hAC00;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5869_s9.INIT=16'hAC00;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(n6409_11),
    .I1(n5869_15),
    .I2(n5851_27),
    .I3(w_command_vram_wdata[28]) 
);
defparam n5869_s10.INIT=16'h0DDD;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(n5869_16),
    .I1(ff_flush_state[2]),
    .I2(ff_cache1_data_en_10),
    .I3(n5874_7) 
);
defparam n5869_s11.INIT=16'h008F;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5870_s5.INIT=16'h5300;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5870_s6.INIT=16'h5300;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_16),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5870_17) 
);
defparam n5870_s7.INIT=16'h2023;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(ff_flush_state[2]),
    .I1(ff_cache_vram_write),
    .I2(n5874_7),
    .I3(ff_cache1_data_en_10) 
);
defparam n5870_s8.INIT=16'h0100;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5870_s9.INIT=16'hAC00;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5870_s10.INIT=16'hAC00;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5870_s11.INIT=16'h001F;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(ff_cache1_data_en_10),
    .I1(n5870_16),
    .I2(n5870_17),
    .I3(n6409_11) 
);
defparam n5870_s12.INIT=16'h0DDD;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5871_s5.INIT=16'hAC00;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5871_s6.INIT=16'hAC00;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_15),
    .I1(n5871_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5871_s7.INIT=16'h0305;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5871_s8.INIT=16'hAC00;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5871_s9.INIT=16'hAC00;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5871_s10.INIT=16'h001F;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(n6411_12),
    .I1(n5871_16),
    .I2(n6409_11),
    .I3(n5871_15) 
);
defparam n5871_s11.INIT=16'hDD0D;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5872_s5.INIT=16'hAC00;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_12) 
);
defparam n5872_s6.INIT=16'hAC00;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(ff_cache1_already_read_12),
    .I1(n5872_15),
    .I2(n5872_16),
    .I3(ff_cache2_already_read_12) 
);
defparam n5872_s7.INIT=16'h0DDD;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5872_s8.INIT=16'hAC00;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5872_s9.INIT=16'hAC00;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5872_s10.INIT=16'hAC00;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(n5872_15),
    .I1(n6411_12),
    .I2(n5874_7),
    .I3(n5872_19) 
);
defparam n5872_s11.INIT=16'h000B;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5873_s5.INIT=16'hAC00;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5873_s6.INIT=16'hAC00;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5873_s7.INIT=16'hAC00;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5873_s9.INIT=16'hAC00;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5873_s10.INIT=16'hAC00;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5873_s11.INIT=16'hAC00;
  LUT4 n5873_s12 (
    .F(n5873_15),
    .I0(n5873_16),
    .I1(n6409_11),
    .I2(n5874_7),
    .I3(n5873_21) 
);
defparam n5873_s12.INIT=16'h000B;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5874_s7.INIT=16'hAC00;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5874_s8.INIT=16'hAC00;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(n5874_20),
    .I1(n5851_20),
    .I2(w_command_vram_wdata[23]),
    .I3(n6411_10) 
);
defparam n5874_s9.INIT=16'h8BAF;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5874_s10.INIT=16'hAC00;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5874_s11.INIT=16'hAC00;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_12) 
);
defparam n5874_s12.INIT=16'hAC00;
  LUT4 n5874_s13 (
    .F(n5874_16),
    .I0(n5874_17),
    .I1(ff_cache1_already_read_12),
    .I2(ff_cache_vram_write),
    .I3(n5851_32) 
);
defparam n5874_s13.INIT=16'h0B00;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5875_s5.INIT=16'hAC00;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5875_s6.INIT=16'hAC00;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(ff_cache0_already_read_12),
    .I1(n5875_15),
    .I2(n5875_16),
    .I3(ff_cache3_address_16_16) 
);
defparam n5875_s7.INIT=16'h0DDD;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5875_s8.INIT=16'hAC00;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5875_s9.INIT=16'hAC00;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5875_s10.INIT=16'hAC00;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(n5875_15),
    .I1(n6409_11),
    .I2(n5874_7),
    .I3(n5875_19) 
);
defparam n5875_s11.INIT=16'h000B;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5876_s4.INIT=16'h5300;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5876_s5.INIT=16'h5300;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(n5876_14),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5876_15) 
);
defparam n5876_s6.INIT=16'h0232;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5876_s7.INIT=16'hAC00;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5876_s8.INIT=16'hAC00;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[21]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5876_s9.INIT=16'h001F;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(n6409_11),
    .I1(n5876_14),
    .I2(n5876_15),
    .I3(ff_cache2_data_en_9) 
);
defparam n5876_s10.INIT=16'h0DDD;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_14),
    .I1(n5877_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s4.INIT=16'h0305;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5877_s5.INIT=16'hAC00;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5877_s6.INIT=16'hAC00;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5877_s7.INIT=16'hAC00;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5877_s8.INIT=16'hAC00;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(n6411_12),
    .I1(n5877_15),
    .I2(n6409_11),
    .I3(n5877_14) 
);
defparam n5877_s9.INIT=16'hDD0D;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5877_s10.INIT=16'h001F;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5878_s5.INIT=16'hAC00;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5878_s6.INIT=16'hAC00;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_12) 
);
defparam n5878_s7.INIT=16'hAC00;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5878_s9.INIT=16'hAC00;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5878_s10.INIT=16'hAC00;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5878_s11.INIT=16'hAC00;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(n5878_16),
    .I1(n6411_12),
    .I2(n5874_7),
    .I3(n5878_21) 
);
defparam n5878_s12.INIT=16'h000B;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n6411_12),
    .I1(n5879_12),
    .I2(ff_cache2_data_en_9),
    .I3(n5879_13) 
);
defparam n5879_s5.INIT=16'hDD0D;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_14),
    .I1(n6411_10),
    .I2(n6409_11),
    .I3(n5879_15) 
);
defparam n5879_s6.INIT=16'hBB0B;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_15),
    .I1(n5879_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s7.INIT=16'hCFFA;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(n5879_13),
    .I1(n5879_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s8.INIT=16'hFACF;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(n5880_14),
    .I1(n5880_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s4.INIT=16'h0C0A;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5880_s5.INIT=16'h5300;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5880_s6.INIT=16'h5300;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5880_s7.INIT=16'hAC00;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5880_s8.INIT=16'hAC00;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(n5851_27),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_32),
    .I3(n5874_7) 
);
defparam n5880_s9.INIT=16'h0007;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(n6409_11),
    .I1(n5880_14),
    .I2(ff_cache1_data_en_10),
    .I3(n5880_15) 
);
defparam n5880_s10.INIT=16'hDD0D;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_12) 
);
defparam n5881_s4.INIT=16'hAC00;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5881_s5.INIT=16'hAC00;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(n5881_14),
    .I1(n5881_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s6.INIT=16'hFACF;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5881_s7.INIT=16'hAC00;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5881_s8.INIT=16'hAC00;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(n5881_15),
    .I1(n6411_12),
    .I2(ff_cache2_data_en_9),
    .I3(n5881_14) 
);
defparam n5881_s9.INIT=16'hBB0B;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5881_s10.INIT=16'h001F;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_13),
    .I1(n5882_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s4.INIT=16'h3500;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(ff_cache0_already_read_12),
    .I1(n5882_15),
    .I2(n5882_16),
    .I3(ff_cache2_already_read_12) 
);
defparam n5882_s5.INIT=16'h0DDD;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5882_s6.INIT=16'hAC00;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5882_s7.INIT=16'hAC00;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(n6411_12),
    .I1(n5882_13),
    .I2(n6409_11),
    .I3(n5882_15) 
);
defparam n5882_s8.INIT=16'hDD0D;
  LUT4 n5882_s9 (
    .F(n5882_12),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5882_s9.INIT=16'h001F;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5883_s5.INIT=16'hAC00;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5883_s6.INIT=16'hAC00;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(ff_cache0_already_read_12),
    .I1(n5883_15),
    .I2(n5883_16),
    .I3(ff_cache3_address_16_16) 
);
defparam n5883_s7.INIT=16'h0DDD;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5883_s8.INIT=16'hAC00;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5883_s9.INIT=16'hAC00;
  LUT4 n5883_s10 (
    .F(n5883_13),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5883_s10.INIT=16'hAC00;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(n5883_15),
    .I1(n6409_11),
    .I2(n5874_7),
    .I3(n5883_19) 
);
defparam n5883_s11.INIT=16'h000B;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n5884_14),
    .I1(n5884_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5884_s4.INIT=16'h0305;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5884_s5.INIT=16'hAC00;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5884_s6.INIT=16'hAC00;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5884_s7.INIT=16'hAC00;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5884_s8.INIT=16'hAC00;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(n6411_12),
    .I1(n5884_15),
    .I2(n6409_11),
    .I3(n5884_14) 
);
defparam n5884_s9.INIT=16'hDD0D;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5884_s10.INIT=16'h001F;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_12),
    .I1(n5885_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s4.INIT=16'h0305;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_14),
    .I1(n5885_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5885_s5.INIT=16'h3500;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5885_s6.INIT=16'hAC00;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(ff_cache2_data_en_9),
    .I1(n5885_14),
    .I2(n6409_11),
    .I3(n5885_12) 
);
defparam n5885_s7.INIT=16'hDD0D;
  LUT4 n5885_s8 (
    .F(n5885_11),
    .I0(n5885_13),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_data_en_10),
    .I3(n5851_27) 
);
defparam n5885_s8.INIT=16'hFC50;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5886_s4.INIT=16'hAC00;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5886_s5.INIT=16'hAC00;
  LUT4 n5886_s6 (
    .F(n5886_9),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5886_s6.INIT=16'hAC00;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5886_s8.INIT=16'hAC00;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5886_s9.INIT=16'hAC00;
  LUT4 n5886_s10 (
    .F(n5886_13),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5886_s10.INIT=16'hAC00;
  LUT4 n5886_s11 (
    .F(n5886_14),
    .I0(n5886_15),
    .I1(n6409_11),
    .I2(n5874_7),
    .I3(n5886_20) 
);
defparam n5886_s11.INIT=16'h000B;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_15),
    .I1(n5887_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5887_s5.INIT=16'h0305;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5887_s6.INIT=16'hAC00;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5887_s7.INIT=16'hAC00;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5887_s8.INIT=16'hAC00;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5887_s9.INIT=16'hAC00;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(n6411_12),
    .I1(n5887_16),
    .I2(n6409_11),
    .I3(n5887_15) 
);
defparam n5887_s10.INIT=16'hDD0D;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5887_s11.INIT=16'h001F;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5888_s5.INIT=16'hAC00;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5888_s6.INIT=16'hAC00;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(n5888_15),
    .I1(n5888_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5888_s7.INIT=16'h0305;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5888_s8.INIT=16'hAC00;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5888_s9.INIT=16'hAC00;
  LUT4 n5888_s10 (
    .F(n5888_13),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5888_s10.INIT=16'hAC00;
  LUT4 n5888_s11 (
    .F(n5888_14),
    .I0(n5888_15),
    .I1(n6409_11),
    .I2(n5874_7),
    .I3(n5888_19) 
);
defparam n5888_s11.INIT=16'h000B;
  LUT4 n5889_s4 (
    .F(n5889_7),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_12) 
);
defparam n5889_s4.INIT=16'hAC00;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5889_s5.INIT=16'hAC00;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(n5889_14),
    .I1(n5889_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5889_s6.INIT=16'h3500;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5889_s7.INIT=16'hAC00;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5889_s8.INIT=16'hAC00;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5889_s9.INIT=16'h001F;
  LUT4 n5889_s10 (
    .F(n5889_13),
    .I0(n6411_10),
    .I1(n5889_15),
    .I2(n6411_12),
    .I3(n5889_14) 
);
defparam n5889_s10.INIT=16'hDD0D;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5890_s5.INIT=16'hAC00;
  LUT4 n5890_s6 (
    .F(n5890_9),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5890_s6.INIT=16'hAC00;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(n5890_15),
    .I1(n5890_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s7.INIT=16'h0305;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5890_s8.INIT=16'hAC00;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5890_s9.INIT=16'hAC00;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5890_s10.INIT=16'hAC00;
  LUT4 n5890_s11 (
    .F(n5890_14),
    .I0(n5890_15),
    .I1(n6409_11),
    .I2(n5874_7),
    .I3(n5890_19) 
);
defparam n5890_s11.INIT=16'h000B;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n5891_14),
    .I1(n5891_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s4.INIT=16'h3500;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5891_s5.INIT=16'hAC00;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_12) 
);
defparam n5891_s6.INIT=16'hAC00;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5891_s7.INIT=16'hAC00;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5891_s8.INIT=16'hAC00;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(n6411_10),
    .I1(n5891_15),
    .I2(n6411_12),
    .I3(n5891_14) 
);
defparam n5891_s9.INIT=16'hDD0D;
  LUT4 n5891_s10 (
    .F(n5891_13),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5891_s10.INIT=16'h001F;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5892_s5.INIT=16'hAC00;
  LUT4 n5892_s6 (
    .F(n5892_9),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5892_s6.INIT=16'hAC00;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5892_s7.INIT=16'hAC00;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5892_s9.INIT=16'hAC00;
  LUT4 n5892_s10 (
    .F(n5892_13),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5892_s10.INIT=16'hAC00;
  LUT4 n5892_s11 (
    .F(n5892_14),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5892_s11.INIT=16'hAC00;
  LUT4 n5892_s12 (
    .F(n5892_15),
    .I0(n5892_16),
    .I1(n6409_11),
    .I2(n5874_7),
    .I3(n5892_21) 
);
defparam n5892_s12.INIT=16'h000B;
  LUT4 n5893_s5 (
    .F(n5893_8),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_12) 
);
defparam n5893_s5.INIT=16'hAC00;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5893_s6.INIT=16'hAC00;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5893_s7.INIT=16'hAC00;
  LUT4 n5893_s9 (
    .F(n5893_12),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5893_s9.INIT=16'hAC00;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5893_s10.INIT=16'hAC00;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5893_s11.INIT=16'hAC00;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(n5893_16),
    .I1(n6411_12),
    .I2(n5874_7),
    .I3(n5893_21) 
);
defparam n5893_s12.INIT=16'h000B;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5894_s6.INIT=16'hAC00;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(n5894_16),
    .I1(n5894_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5894_s7.INIT=16'h3500;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5894_s8.INIT=16'hAC00;
  LUT4 n5894_s9 (
    .F(n5894_12),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5894_s9.INIT=16'hAC00;
  LUT4 n5894_s11 (
    .F(n5894_14),
    .I0(n5894_16),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_data_en_10),
    .I3(n5851_27) 
);
defparam n5894_s11.INIT=16'hFC50;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5895_s5.INIT=16'hAC00;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5895_s6.INIT=16'hAC00;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(n5895_15),
    .I1(n5895_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s7.INIT=16'h0305;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5895_s8.INIT=16'hAC00;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5895_s9.INIT=16'hAC00;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5895_s10.INIT=16'hAC00;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(n5895_15),
    .I1(n6409_11),
    .I2(n5874_7),
    .I3(n5895_19) 
);
defparam n5895_s11.INIT=16'h000B;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(n5896_14),
    .I1(n5896_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s4.INIT=16'h0305;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_20),
    .I3(ff_cache3_address_16_16) 
);
defparam n5896_s5.INIT=16'hAC00;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_19),
    .I3(ff_cache2_already_read_12) 
);
defparam n5896_s6.INIT=16'hAC00;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5896_s7.INIT=16'hAC00;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5896_s8.INIT=16'hAC00;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(n6411_12),
    .I1(n5896_15),
    .I2(n6409_11),
    .I3(n5896_14) 
);
defparam n5896_s9.INIT=16'hDD0D;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_27),
    .I3(n5874_7) 
);
defparam n5896_s10.INIT=16'h001F;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5897_s4.INIT=16'h5300;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_12) 
);
defparam n5897_s5.INIT=16'h5300;
  LUT4 n5897_s6 (
    .F(n5897_9),
    .I0(n5897_14),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5897_15) 
);
defparam n5897_s6.INIT=16'h80B0;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5897_s7.INIT=16'hAC00;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n5897_s8.INIT=16'hAC00;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(n5851_27),
    .I1(w_command_vram_wdata[0]),
    .I2(n5851_32),
    .I3(n5874_7) 
);
defparam n5897_s9.INIT=16'h0007;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(n6411_10),
    .I1(n5897_14),
    .I2(n5897_15),
    .I3(ff_cache2_data_en_9) 
);
defparam n5897_s10.INIT=16'h0DDD;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5898_19),
    .I1(n5851_32),
    .I2(ff_vram_wdata_31_9),
    .I3(n5870_5) 
);
defparam n5898_s10.INIT=16'h7F00;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(n5898_20),
    .I1(n5851_32),
    .I2(ff_vram_wdata_31_9),
    .I3(n5870_5) 
);
defparam n5898_s11.INIT=16'h7F00;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5898_s12.INIT=16'hCA00;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5898_s13.INIT=16'hAC00;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_20),
    .I3(n6411_10) 
);
defparam n5898_s14.INIT=16'hAC00;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(n5898_21),
    .I1(ff_cache2_data_en_9),
    .I2(n5874_7),
    .I3(n5898_24) 
);
defparam n5898_s15.INIT=16'h000B;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5899_s10.INIT=16'hAC00;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5899_s11.INIT=16'hAC00;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5899_s12.INIT=16'hCA00;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(n5899_17),
    .I1(n6411_10),
    .I2(n5899_20),
    .I3(n5874_7) 
);
defparam n5899_s13.INIT=16'h000B;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5900_s10.INIT=16'hCA00;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5900_s11.INIT=16'hAC00;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5900_s12.INIT=16'hAC00;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(n5900_17),
    .I1(n6411_10),
    .I2(n5900_20),
    .I3(n5874_7) 
);
defparam n5900_s13.INIT=16'h000B;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_12) 
);
defparam n5901_s10.INIT=16'hAC00;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5901_s11.INIT=16'hCA00;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_19),
    .I3(ff_cache2_data_en_9) 
);
defparam n5901_s12.INIT=16'hAC00;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(n5901_17),
    .I1(n6411_10),
    .I2(n5901_20),
    .I3(n5874_7) 
);
defparam n5901_s13.INIT=16'h000B;
  LUT2 ff_cache0_already_read_s8 (
    .F(ff_cache0_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s8.INIT=4'h1;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_14),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(n5874_7) 
);
defparam ff_cache0_already_read_s10.INIT=16'h0001;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s7.INIT=16'hB0BB;
  LUT2 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s9.INIT=4'h8;
  LUT3 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_cache1_already_read_11),
    .I2(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=8'h0D;
  LUT4 n6693_s10 (
    .F(n6693_16),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_9) 
);
defparam n6693_s10.INIT=16'h0FFE;
  LUT2 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(ff_cache1_already_read_11),
    .I1(n6693_14) 
);
defparam ff_vram_wdata_31_s6.INIT=4'h8;
  LUT4 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_already_read_12),
    .I2(n6693_18),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s7.INIT=16'h7F00;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_12),
    .I1(ff_cache0_already_read_16),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache1_already_read_12),
    .I1(n6693_18),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s8.INIT=16'h8F00;
  LUT2 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_14),
    .I0(ff_cache1_address_16_15),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache1_address_16_s9.INIT=4'h4;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_16_s8.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(n5851_19),
    .I2(ff_vram_wdata_31_9),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s9.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(n69_3),
    .I1(ff_cache3_address_16_16),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_address_16_s8.INIT=16'h8F00;
  LUT4 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(ff_cache_vram_write),
    .I1(n5851_20),
    .I2(ff_vram_wdata_31_9),
    .I3(ff_cache3_address_16_16) 
);
defparam ff_cache3_address_16_s10.INIT=16'h4000;
  LUT2 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_16_s11.INIT=4'h8;
  LUT4 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(ff_cache3_address_16_16),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_data_en),
    .I3(n69_3) 
);
defparam ff_cache3_data_31_s8.INIT=16'h7303;
  LUT3 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_31_21) 
);
defparam ff_cache1_data_en_s6.INIT=8'h0B;
  LUT2 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(ff_cache0_data_mask_2_18),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s11.INIT=4'h4;
  LUT3 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_17),
    .I0(n18_3),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache2_data_mask_3_13) 
);
defparam ff_cache0_data_mask_2_s12.INIT=8'h80;
  LUT4 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_17),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_mask_3_s12.INIT=16'h008F;
  LUT2 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_17),
    .I0(ff_cache_vram_write),
    .I1(n6693_14) 
);
defparam ff_cache2_data_mask_3_s12.INIT=4'h8;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_19),
    .I0(w_cache2_hit),
    .I1(ff_cache2_address_16_13),
    .I2(ff_cache2_data_mask_3_13),
    .I3(n6693_24) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'hEF00;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(ff_cache2_data_en_9),
    .I1(n5851_19),
    .I2(n6695_17),
    .I3(n6695_18) 
);
defparam n6695_s10.INIT=16'h0007;
  LUT4 n6695_s11 (
    .F(n6695_16),
    .I0(n6695_19),
    .I1(ff_cache1_address_16_15),
    .I2(ff_priority[0]),
    .I3(n6695_20) 
);
defparam n6695_s11.INIT=16'hAFC0;
  LUT2 n5851_s16 (
    .F(n5851_19),
    .I0(n5851_30),
    .I1(ff_cache2_data_en) 
);
defparam n5851_s16.INIT=4'h4;
  LUT2 n5851_s17 (
    .F(n5851_20),
    .I0(n6695_19),
    .I1(ff_cache3_data_en) 
);
defparam n5851_s17.INIT=4'h4;
  LUT3 n5851_s18 (
    .F(n5851_21),
    .I0(ff_priority[1]),
    .I1(ff_cache1_already_read_11),
    .I2(n6693_14) 
);
defparam n5851_s18.INIT=8'h80;
  LUT3 n5851_s19 (
    .F(n5851_22),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data_mask_2_18),
    .I2(ff_cache0_data_en) 
);
defparam n5851_s19.INIT=8'h10;
  LUT3 n5851_s20 (
    .F(n5851_23),
    .I0(ff_cache1_address_16_15),
    .I1(ff_priority[0]),
    .I2(ff_cache1_data_en) 
);
defparam n5851_s20.INIT=8'h40;
  LUT3 n5851_s21 (
    .F(n5851_24),
    .I0(ff_priority[1]),
    .I1(ff_cache1_already_read_11),
    .I2(n6693_14) 
);
defparam n5851_s21.INIT=8'h40;
  LUT2 n5851_s22 (
    .F(n5851_25),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]) 
);
defparam n5851_s22.INIT=4'h1;
  LUT4 n5851_s23 (
    .F(n5851_26),
    .I0(n6695_19),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache3_address[16]),
    .I3(ff_cache3_data_en) 
);
defparam n5851_s23.INIT=16'h1400;
  LUT2 n5851_s24 (
    .F(n5851_27),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5851_s24.INIT=4'h9;
  LUT4 n5851_s25 (
    .F(n5851_28),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5851_s25.INIT=16'h3533;
  LUT4 n5851_s26 (
    .F(n5851_29),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5851_s26.INIT=16'hCACC;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5852_s13.INIT=16'h3533;
  LUT4 n5852_s14 (
    .F(n5852_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(w_command_vram_address[15]) 
);
defparam n5852_s14.INIT=16'hE022;
  LUT4 n5852_s15 (
    .F(n5852_18),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5852_s15.INIT=16'h3533;
  LUT4 n5852_s16 (
    .F(n5852_19),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5852_s16.INIT=16'hCACC;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5853_s13.INIT=16'h3533;
  LUT4 n5853_s14 (
    .F(n5853_17),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5853_s14.INIT=16'hCACC;
  LUT4 n5853_s15 (
    .F(n5853_18),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5853_s15.INIT=16'h3533;
  LUT4 n5853_s16 (
    .F(n5853_19),
    .I0(w_command_vram_address[14]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5853_s16.INIT=16'hACFB;
  LUT4 n5854_s13 (
    .F(n5854_16),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5854_s13.INIT=16'h3533;
  LUT4 n5854_s14 (
    .F(n5854_17),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[13]),
    .I3(ff_flush_state[0]) 
);
defparam n5854_s14.INIT=16'h2B0C;
  LUT4 n5854_s15 (
    .F(n5854_18),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5854_s15.INIT=16'h3533;
  LUT4 n5854_s16 (
    .F(n5854_19),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5854_s16.INIT=16'hCACC;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5855_s13.INIT=16'h3533;
  LUT4 n5855_s14 (
    .F(n5855_17),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[12]),
    .I3(ff_flush_state[0]) 
);
defparam n5855_s14.INIT=16'h2B0C;
  LUT4 n5855_s15 (
    .F(n5855_18),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5855_s15.INIT=16'h3533;
  LUT4 n5855_s16 (
    .F(n5855_19),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5855_s16.INIT=16'hCACC;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5856_s13.INIT=16'h3533;
  LUT4 n5856_s14 (
    .F(n5856_17),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5856_s14.INIT=16'hCACC;
  LUT4 n5856_s15 (
    .F(n5856_18),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5856_s15.INIT=16'h3533;
  LUT4 n5856_s16 (
    .F(n5856_19),
    .I0(w_command_vram_address[11]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5856_s16.INIT=16'hBA8F;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5857_s13.INIT=16'h3533;
  LUT4 n5857_s14 (
    .F(n5857_17),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5857_s14.INIT=16'hCACC;
  LUT4 n5857_s15 (
    .F(n5857_18),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5857_s15.INIT=16'h3533;
  LUT4 n5857_s16 (
    .F(n5857_19),
    .I0(w_command_vram_address[10]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5857_s16.INIT=16'hBA8F;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5858_s13.INIT=16'h3533;
  LUT4 n5858_s14 (
    .F(n5858_17),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[9]),
    .I3(ff_flush_state[0]) 
);
defparam n5858_s14.INIT=16'h2B0C;
  LUT4 n5858_s15 (
    .F(n5858_18),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5858_s15.INIT=16'h3533;
  LUT4 n5858_s16 (
    .F(n5858_19),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5858_s16.INIT=16'hCACC;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5859_s13.INIT=16'h3533;
  LUT4 n5859_s14 (
    .F(n5859_17),
    .I0(w_command_vram_address[8]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5859_s14.INIT=16'hBA8F;
  LUT4 n5859_s15 (
    .F(n5859_18),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5859_s15.INIT=16'h3533;
  LUT4 n5859_s16 (
    .F(n5859_19),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5859_s16.INIT=16'hCACC;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5860_s13.INIT=16'h3533;
  LUT4 n5860_s14 (
    .F(n5860_17),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5860_s14.INIT=16'hCACC;
  LUT4 n5860_s15 (
    .F(n5860_18),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5860_s15.INIT=16'h3533;
  LUT4 n5860_s16 (
    .F(n5860_19),
    .I0(w_command_vram_address[7]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5860_s16.INIT=16'h5CFB;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5861_s13.INIT=16'h3533;
  LUT4 n5861_s14 (
    .F(n5861_17),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5861_s14.INIT=16'hCACC;
  LUT4 n5861_s15 (
    .F(n5861_18),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5861_s15.INIT=16'h3533;
  LUT4 n5861_s16 (
    .F(n5861_19),
    .I0(w_command_vram_address[6]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5861_s16.INIT=16'h5CFB;
  LUT4 n5862_s13 (
    .F(n5862_16),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5862_s13.INIT=16'h3533;
  LUT4 n5862_s14 (
    .F(n5862_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[5]),
    .I3(ff_flush_state[2]) 
);
defparam n5862_s14.INIT=16'h3C8A;
  LUT4 n5862_s15 (
    .F(n5862_18),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5862_s15.INIT=16'h3533;
  LUT4 n5862_s16 (
    .F(n5862_19),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5862_s16.INIT=16'hCACC;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5863_s13.INIT=16'h3533;
  LUT4 n5863_s14 (
    .F(n5863_17),
    .I0(w_command_vram_address[4]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5863_s14.INIT=16'hACFB;
  LUT4 n5863_s15 (
    .F(n5863_18),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5863_s15.INIT=16'h3533;
  LUT4 n5863_s16 (
    .F(n5863_19),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5863_s16.INIT=16'hCACC;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5864_s13.INIT=16'h3533;
  LUT4 n5864_s14 (
    .F(n5864_17),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5864_s14.INIT=16'hCACC;
  LUT4 n5864_s15 (
    .F(n5864_18),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5864_s15.INIT=16'h3533;
  LUT4 n5864_s16 (
    .F(n5864_19),
    .I0(w_command_vram_address[3]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5864_s16.INIT=16'h5CFB;
  LUT4 n5865_s13 (
    .F(n5865_16),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5865_s13.INIT=16'h3533;
  LUT4 n5865_s14 (
    .F(n5865_17),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5865_s14.INIT=16'hCACC;
  LUT4 n5865_s15 (
    .F(n5865_18),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5865_s15.INIT=16'h3533;
  LUT4 n5865_s16 (
    .F(n5865_19),
    .I0(w_command_vram_address[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5865_s16.INIT=16'hACFB;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s11.INIT=16'h3533;
  LUT4 n5866_s12 (
    .F(n5866_15),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s12.INIT=16'hCACC;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s13.INIT=16'h3533;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s14.INIT=16'h3533;
  LUT4 n5867_s13 (
    .F(n5867_16),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s13.INIT=16'h3533;
  LUT4 n5867_s14 (
    .F(n5867_17),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s14.INIT=16'hCACC;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s12.INIT=16'h3533;
  LUT4 n5868_s13 (
    .F(n5868_16),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s13.INIT=16'h3533;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s12.INIT=16'h3533;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s13.INIT=16'h3533;
  LUT4 n5869_s14 (
    .F(n5869_17),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s14.INIT=16'h3533;
  LUT4 n5870_s13 (
    .F(n5870_16),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s13.INIT=16'h3533;
  LUT4 n5870_s14 (
    .F(n5870_17),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s14.INIT=16'hCACC;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s12.INIT=16'h3533;
  LUT4 n5871_s13 (
    .F(n5871_16),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s13.INIT=16'h3533;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s12.INIT=16'h3533;
  LUT4 n5872_s13 (
    .F(n5872_16),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s13.INIT=16'hCACC;
  LUT4 n5873_s13 (
    .F(n5873_16),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s13.INIT=16'h3533;
  LUT4 n5874_s14 (
    .F(n5874_17),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s14.INIT=16'h3533;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s12.INIT=16'h3533;
  LUT4 n5875_s13 (
    .F(n5875_16),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s13.INIT=16'hCACC;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s11.INIT=16'h3533;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s12.INIT=16'hCACC;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s11.INIT=16'h3533;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s12.INIT=16'h3533;
  LUT4 n5878_s13 (
    .F(n5878_16),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s13.INIT=16'h3533;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s9.INIT=16'h3533;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s10.INIT=16'h3533;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s11.INIT=16'h3533;
  LUT4 n5879_s12 (
    .F(n5879_15),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s12.INIT=16'h3533;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s11.INIT=16'h3533;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s12.INIT=16'h3533;
  LUT4 n5881_s11 (
    .F(n5881_14),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s11.INIT=16'h3533;
  LUT4 n5881_s12 (
    .F(n5881_15),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s12.INIT=16'h3533;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s10.INIT=16'h3533;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s11.INIT=16'h3533;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s12.INIT=16'h3533;
  LUT4 n5882_s13 (
    .F(n5882_16),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s13.INIT=16'hCACC;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s12.INIT=16'h3533;
  LUT4 n5883_s13 (
    .F(n5883_16),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s13.INIT=16'hCACC;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s11.INIT=16'h3533;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s12.INIT=16'h3533;
  LUT4 n5885_s9 (
    .F(n5885_12),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s9.INIT=16'h3533;
  LUT4 n5885_s10 (
    .F(n5885_13),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s10.INIT=16'h3533;
  LUT4 n5885_s11 (
    .F(n5885_14),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s11.INIT=16'h3533;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s12.INIT=16'h3533;
  LUT4 n5886_s12 (
    .F(n5886_15),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s12.INIT=16'h3533;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s12.INIT=16'h3533;
  LUT4 n5887_s13 (
    .F(n5887_16),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s13.INIT=16'h3533;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s12.INIT=16'h3533;
  LUT4 n5888_s13 (
    .F(n5888_16),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s13.INIT=16'h3533;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s11.INIT=16'h3533;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s12.INIT=16'h3533;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s12.INIT=16'h3533;
  LUT4 n5890_s13 (
    .F(n5890_16),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s13.INIT=16'h3533;
  LUT4 n5891_s11 (
    .F(n5891_14),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s11.INIT=16'h3533;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s12.INIT=16'h3533;
  LUT4 n5892_s13 (
    .F(n5892_16),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s13.INIT=16'h3533;
  LUT4 n5893_s13 (
    .F(n5893_16),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s13.INIT=16'h3533;
  LUT4 n5894_s12 (
    .F(n5894_15),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s12.INIT=16'h3533;
  LUT4 n5894_s13 (
    .F(n5894_16),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s13.INIT=16'h3533;
  LUT4 n5894_s14 (
    .F(n5894_17),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s14.INIT=16'h3533;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s12.INIT=16'h3533;
  LUT4 n5895_s13 (
    .F(n5895_16),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s13.INIT=16'h3533;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s11.INIT=16'h3533;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s12.INIT=16'h3533;
  LUT4 n5897_s11 (
    .F(n5897_14),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s11.INIT=16'h3533;
  LUT4 n5897_s12 (
    .F(n5897_15),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s12.INIT=16'hCACC;
  LUT3 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_data_en),
    .I2(ff_priority[0]) 
);
defparam n5898_s16.INIT=8'hAC;
  LUT3 n5898_s17 (
    .F(n5898_20),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_priority[0]) 
);
defparam n5898_s17.INIT=8'hCA;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_30),
    .I3(ff_cache2_data_en) 
);
defparam n5898_s18.INIT=16'h3533;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5899_s14.INIT=16'h3533;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5900_s14.INIT=16'h3533;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n6695_19),
    .I3(ff_cache3_data_en) 
);
defparam n5901_s14.INIT=16'h3533;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache_vram_rdata_en_23),
    .I1(w_cache2_hit),
    .I2(ff_cache_vram_rdata_en_14),
    .I3(n6693_14) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'h0700;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_cache_vram_rdata_en_15),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'hBBF0;
  LUT2 n6693_s12 (
    .F(n6693_18),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en) 
);
defparam n6693_s12.INIT=4'h8;
  LUT4 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_cache1_address_16_s10.INIT=16'h8000;
  LUT4 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_18),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam ff_cache0_data_mask_2_s13.INIT=16'h8000;
  LUT3 n6695_s12 (
    .F(n6695_17),
    .I0(n6695_19),
    .I1(ff_cache3_data_en),
    .I2(n6411_10) 
);
defparam n6695_s12.INIT=8'h40;
  LUT4 n6695_s13 (
    .F(n6695_18),
    .I0(ff_flush_state[1]),
    .I1(ff_cache1_address_16_15),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en) 
);
defparam n6695_s13.INIT=16'h1000;
  LUT4 n6695_s14 (
    .F(n6695_19),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n6695_s14.INIT=16'h8000;
  LUT4 n6695_s15 (
    .F(n6695_20),
    .I0(n5851_30),
    .I1(ff_cache0_data_mask_2_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6695_s15.INIT=16'hFA0C;
  LUT4 n5851_s27 (
    .F(n5851_30),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5851_s27.INIT=16'h8000;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_14),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache3_already_read),
    .I3(n592_9) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h0B00;
  LUT4 ff_cache_vram_rdata_en_s12 (
    .F(ff_cache_vram_rdata_en_15),
    .I0(n508_9),
    .I1(ff_cache1_already_read),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s12.INIT=16'h0D00;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_cache1_already_read_11),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(n6694_15) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'hF200;
  LUT4 n6693_s13 (
    .F(n6693_20),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam n6693_s13.INIT=16'h7F00;
  LUT4 ff_cache2_data_en_s7 (
    .F(ff_cache2_data_en_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(n5284_7),
    .I3(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_en_s7.INIT=16'h00F7;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s9.INIT=8'h80;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(w_command_vram_valid),
    .I1(n5867_22),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'h0004;
  LUT4 n6188_s3 (
    .F(n6188_9),
    .I0(n6411_12),
    .I1(ff_cache2_data_en_9),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s3.INIT=16'h000E;
  LUT3 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_9) 
);
defparam ff_vram_address_16_s12.INIT=8'h10;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_19),
    .I0(w_command_vram_valid),
    .I1(ff_vram_address_16_15),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s13.INIT=16'h0001;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(n6693_20),
    .I1(ff_cache1_already_read_11),
    .I2(n6693_14),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s10.INIT=16'h007F;
  LUT4 ff_cache1_address_16_s11 (
    .F(ff_cache1_address_16_17),
    .I0(ff_cache_vram_write),
    .I1(ff_cache1_already_read_11),
    .I2(n6693_14),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s11.INIT=16'h8000;
  LUT4 ff_cache2_data_mask_3_s15 (
    .F(ff_cache2_data_mask_3_21),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_3_s15.INIT=16'hC055;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s8.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h1000;
  LUT4 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_14),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s8.INIT=16'h4000;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s5 (
    .F(n5640_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5640_s5.INIT=16'h07FF;
  LUT4 ff_cache2_data_mask_2_s8 (
    .F(ff_cache2_data_mask_2_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_2_s8.INIT=16'h3055;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s7.INIT=16'h0400;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s5 (
    .F(n5641_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5641_s5.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_1_s8 (
    .F(ff_cache2_data_mask_1_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_1_s8.INIT=16'h3055;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s7.INIT=16'h0400;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s5 (
    .F(n5642_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5642_s5.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_0_s8 (
    .F(ff_cache2_data_mask_0_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_0_s8.INIT=16'h0355;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s7.INIT=16'h0004;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s6 (
    .F(n5643_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5643_s6.INIT=16'h0EFF;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s12.INIT=16'h004F;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache3_data_mask_0_s8 (
    .F(ff_cache3_data_mask_0_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_0_s8.INIT=16'h0004;
  LUT4 ff_cache3_data_mask_1_s8 (
    .F(ff_cache3_data_mask_1_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_2_s8 (
    .F(ff_cache3_data_mask_2_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_20),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h4000;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_16),
    .I0(ff_cache2_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s9.INIT=16'h0075;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_16),
    .I0(w_cache2_hit),
    .I1(n1350_4),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_already_read_s11.INIT=16'h1011;
  LUT4 n5893_s15 (
    .F(n5893_19),
    .I0(n5893_16),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_write) 
);
defparam n5893_s15.INIT=16'h00EF;
  LUT4 n5878_s15 (
    .F(n5878_19),
    .I0(n5878_16),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_write) 
);
defparam n5878_s15.INIT=16'h00EF;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s13.INIT=16'h0800;
  LUT4 ff_cache1_data_mask_0_s9 (
    .F(ff_cache1_data_mask_0_16),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_0_s9.INIT=16'h0004;
  LUT4 ff_cache1_data_mask_1_s9 (
    .F(ff_cache1_data_mask_1_16),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_mask_1_s9.INIT=16'h0400;
  LUT4 ff_cache1_data_mask_2_s9 (
    .F(ff_cache1_data_mask_2_16),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_2_s9.INIT=16'h0400;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_22),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'h4000;
  LUT4 ff_cache1_data_mask_3_s16 (
    .F(ff_cache1_data_mask_3_24),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_3_s16.INIT=16'h0B00;
  LUT4 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_already_read_11),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s14.INIT=16'h7077;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT3 n5894_s15 (
    .F(n5894_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5894_15) 
);
defparam n5894_s15.INIT=8'h01;
  LUT4 n5892_s15 (
    .F(n5892_19),
    .I0(n5892_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_write) 
);
defparam n5892_s15.INIT=16'h00FE;
  LUT4 n5886_s14 (
    .F(n5886_18),
    .I0(n5886_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5870_11) 
);
defparam n5886_s14.INIT=16'hFE00;
  LUT4 n5873_s15 (
    .F(n5873_19),
    .I0(n5873_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_write) 
);
defparam n5873_s15.INIT=16'h00FE;
  LUT3 n5869_s15 (
    .F(n5869_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5869_15) 
);
defparam n5869_s15.INIT=8'h01;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_18),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s12.INIT=16'h0008;
  LUT4 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_18),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_write),
    .I3(n6693_14) 
);
defparam ff_cache3_address_16_s12.INIT=16'hB000;
  LUT4 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s10.INIT=16'h0800;
  LUT4 ff_cache3_address_16_s13 (
    .F(ff_cache3_address_16_20),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_16_s13.INIT=16'h8000;
  LUT4 n5901_s16 (
    .F(n5901_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5901_s16.INIT=16'hE00E;
  LUT4 n5900_s16 (
    .F(n5900_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5900_s16.INIT=16'hE00E;
  LUT4 n5899_s16 (
    .F(n5899_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5899_s16.INIT=16'hE00E;
  LUT4 n5898_s20 (
    .F(n5898_24),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5898_s20.INIT=16'hE00E;
  LUT4 n5895_s15 (
    .F(n5895_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5895_s15.INIT=16'hE00E;
  LUT4 n5893_s16 (
    .F(n5893_21),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5893_s16.INIT=16'hE00E;
  LUT4 n5892_s16 (
    .F(n5892_21),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5892_s16.INIT=16'hE00E;
  LUT4 n5890_s15 (
    .F(n5890_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5890_s15.INIT=16'hE00E;
  LUT4 n5888_s15 (
    .F(n5888_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5888_s15.INIT=16'hE00E;
  LUT4 n5886_s15 (
    .F(n5886_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5886_s15.INIT=16'hE00E;
  LUT4 n5883_s15 (
    .F(n5883_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5883_s15.INIT=16'hE00E;
  LUT4 n5878_s16 (
    .F(n5878_21),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5878_s16.INIT=16'hE00E;
  LUT4 n5875_s15 (
    .F(n5875_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5875_s15.INIT=16'hE00E;
  LUT4 n5874_s16 (
    .F(n5874_20),
    .I0(ff_cache3_data[23]),
    .I1(n6411_10),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5874_s16.INIT=16'h0770;
  LUT4 n5873_s16 (
    .F(n5873_21),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5873_s16.INIT=16'hE00E;
  LUT4 n5872_s15 (
    .F(n5872_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5872_s15.INIT=16'hE00E;
  LUT4 n5867_s16 (
    .F(n5867_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5867_s16.INIT=16'hE00E;
  LUT4 n5879_s13 (
    .F(n5879_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5879_s13.INIT=16'hE00E;
  LUT4 n5874_s17 (
    .F(n5874_22),
    .I0(n5874_17),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5874_s17.INIT=16'h0007;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT4 ff_cache1_data_mask_3_s17 (
    .F(ff_cache1_data_mask_3_26),
    .I0(ff_cache1_data_mask_3_24),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache1_data_mask_3_s17.INIT=16'h0100;
  LUT4 n6693_s14 (
    .F(n6693_22),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6693_s14.INIT=16'h0001;
  LUT4 n5867_s17 (
    .F(n5867_22),
    .I0(ff_flush_state[2]),
    .I1(n5874_7),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5867_s17.INIT=16'h0001;
  LUT3 n5851_s28 (
    .F(n5851_32),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5851_s28.INIT=8'h01;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_12),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n6693_22) 
);
defparam ff_cache0_data_en_s6.INIT=16'h00BF;
  LUT4 n5894_s16 (
    .F(n5894_21),
    .I0(n5894_15),
    .I1(n6409_11),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5894_s16.INIT=16'h0BBB;
  LUT4 n6693_s15 (
    .F(n6693_24),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s15.INIT=16'h0111;
  LUT4 n5866_s15 (
    .F(n5866_19),
    .I0(n5867_22),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s15.INIT=16'h0777;
  LUT3 n5865_s17 (
    .F(n5865_21),
    .I0(n95_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5865_s17.INIT=8'h80;
  LUT3 n5864_s17 (
    .F(n5864_21),
    .I0(n94_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5864_s17.INIT=8'h80;
  LUT3 n5863_s17 (
    .F(n5863_21),
    .I0(n93_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5863_s17.INIT=8'h80;
  LUT3 n5862_s17 (
    .F(n5862_21),
    .I0(n92_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5862_s17.INIT=8'h80;
  LUT3 n5861_s17 (
    .F(n5861_21),
    .I0(n91_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5861_s17.INIT=8'h80;
  LUT3 n5860_s17 (
    .F(n5860_21),
    .I0(n90_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5860_s17.INIT=8'h80;
  LUT3 n5859_s17 (
    .F(n5859_21),
    .I0(n89_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5859_s17.INIT=8'h80;
  LUT3 n5858_s17 (
    .F(n5858_21),
    .I0(n88_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5858_s17.INIT=8'h80;
  LUT3 n5857_s17 (
    .F(n5857_21),
    .I0(n87_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5857_s17.INIT=8'h80;
  LUT3 n5856_s17 (
    .F(n5856_21),
    .I0(n86_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5856_s17.INIT=8'h80;
  LUT3 n5855_s17 (
    .F(n5855_21),
    .I0(n85_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5855_s17.INIT=8'h80;
  LUT3 n5854_s17 (
    .F(n5854_21),
    .I0(n84_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5854_s17.INIT=8'h80;
  LUT3 n5853_s17 (
    .F(n5853_21),
    .I0(n83_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5853_s17.INIT=8'h80;
  LUT3 n5852_s17 (
    .F(n5852_21),
    .I0(n82_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5852_s17.INIT=8'h80;
  LUT3 n5851_s29 (
    .F(n5851_34),
    .I0(n81_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5851_s29.INIT=8'h80;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6694_s7.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_21),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'hA8AA;
  LUT4 n5874_s18 (
    .F(n5874_24),
    .I0(n104_6),
    .I1(n104_7),
    .I2(ff_priority[1]),
    .I3(n5870_5) 
);
defparam n5874_s18.INIT=16'h0035;
  LUT4 ff_cache_vram_rdata_en_s16 (
    .F(ff_cache_vram_rdata_en_23),
    .I0(ff_cache2_already_read),
    .I1(n550_6),
    .I2(n550_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=16'h5044;
  LUT4 n5023_s4 (
    .F(n5023_10),
    .I0(ff_cache_vram_rdata_en_21),
    .I1(ff_cache_vram_rdata_en_17),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam n5023_s4.INIT=16'h0EF0;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(ff_cache3_address_16_18),
    .I1(n5284_7),
    .I2(n6693_22),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache3_data_31_s10.INIT=16'hE000;
  LUT3 ff_cache1_data_31_s15 (
    .F(ff_cache1_data_31_25),
    .I0(ff_cache1_data_31_19),
    .I1(n6693_22),
    .I2(ff_cache0_already_read_14) 
);
defparam ff_cache1_data_31_s15.INIT=8'h40;
  LUT4 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_14),
    .I0(ff_cache0_already_read_18),
    .I1(ff_cache0_address_15_11),
    .I2(n6693_22),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_address_15_s8.INIT=16'hE000;
  LUT3 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_18),
    .I0(n6693_22),
    .I1(ff_cache0_already_read_14),
    .I2(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s11.INIT=8'h80;
  LUT4 ff_cache0_already_read_s13 (
    .F(ff_cache0_already_read_20),
    .I0(ff_cache0_already_read_18),
    .I1(ff_cache0_already_read_10),
    .I2(n6693_22),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_already_read_s13.INIT=16'hE000;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 ff_cache0_data_mask_2_s14 (
    .F(ff_cache0_data_mask_2_20),
    .I0(ff_cache0_already_read_18),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache0_data_mask_2_s14.INIT=16'h0001;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_22),
    .I0(ff_cache3_address_16_20),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h0001;
  LUT4 ff_cache2_data_mask_3_s16 (
    .F(ff_cache2_data_mask_3_23),
    .I0(ff_cache2_already_read_15),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache2_data_mask_3_s16.INIT=16'h0001;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_14),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_9),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s17 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s17.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1573_4,
  n1563_4,
  w_register_write,
  ff_reset_n2_1,
  n833_27,
  n1350_5,
  ff_next_vram4_3_8,
  ff_next_vram3_7_10,
  w_4colors_mode_5,
  n805_36,
  w_4colors_mode,
  w_command_vram_rdata_en,
  n1554_5,
  w_cpu_vram_valid,
  n1554_8,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_command_enable,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1573_4;
input n1563_4;
input w_register_write;
input ff_reset_n2_1;
input n833_27;
input n1350_5;
input ff_next_vram4_3_8;
input ff_next_vram3_7_10;
input w_4colors_mode_5;
input n805_36;
input w_4colors_mode;
input w_command_vram_rdata_en;
input n1554_5;
input w_cpu_vram_valid;
input n1554_8;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:2] reg_screen_mode;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_command_enable;
output w_command_vram_write;
output w_command_vram_valid;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1105_6;
wire n1105_7;
wire n1106_6;
wire n1106_7;
wire n2065_3;
wire n249_3;
wire n257_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n294_3;
wire n295_3;
wire n296_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n300_3;
wire n2127_3;
wire n2128_3;
wire n490_6;
wire n491_6;
wire n492_6;
wire n493_6;
wire n494_6;
wire n495_6;
wire n496_6;
wire n497_6;
wire n498_6;
wire n525_3;
wire n533_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_3;
wire n607_3;
wire n608_3;
wire n609_3;
wire n610_3;
wire n611_3;
wire n2260_3;
wire n800_4;
wire n801_4;
wire n835_3;
wire n843_3;
wire n890_3;
wire n891_3;
wire n892_3;
wire n893_3;
wire n894_3;
wire n895_3;
wire n896_3;
wire n897_3;
wire n898_3;
wire n899_3;
wire n947_3;
wire n948_3;
wire n949_3;
wire n950_3;
wire n951_3;
wire n952_3;
wire n953_3;
wire n954_3;
wire n955_3;
wire n2344_3;
wire n2352_3;
wire n2359_3;
wire n1226_4;
wire n1400_3;
wire n1406_3;
wire n1410_3;
wire n1414_3;
wire n1418_3;
wire n1502_3;
wire n1503_3;
wire n1504_3;
wire n1505_3;
wire n1506_3;
wire n1507_3;
wire n1508_3;
wire n1509_3;
wire n1465_3;
wire n1466_3;
wire n1467_3;
wire n1468_3;
wire ff_command_enable_6;
wire ff_cache_vram_valid_8;
wire ff_source_7_6;
wire ff_cache_vram_address_16_8;
wire ff_cache_vram_write_8;
wire ff_cache_vram_wdata_7_8;
wire ff_next_state_0_7;
wire n1427_13;
wire n1430_13;
wire n1433_13;
wire n1436_13;
wire n1439_13;
wire n1442_13;
wire n1445_13;
wire n1448_13;
wire n1330_11;
wire n1334_11;
wire n1338_11;
wire n1342_11;
wire n1346_11;
wire n1350_11;
wire n1354_11;
wire n1358_11;
wire n1362_11;
wire n1366_11;
wire n1370_11;
wire n1374_11;
wire n1378_11;
wire n1382_11;
wire n1386_11;
wire n1390_11;
wire n1394_11;
wire ff_dx_8_8;
wire n1170_7;
wire n1463_7;
wire n1120_7;
wire n1119_7;
wire n946_7;
wire ff_cache_flush_start_10;
wire ff_count_valid_9;
wire n1452_19;
wire n1309_21;
wire n2064_4;
wire n209_5;
wire n249_4;
wire n490_7;
wire n525_4;
wire n525_5;
wire n525_6;
wire n533_4;
wire n2259_4;
wire n800_5;
wire n890_4;
wire n891_4;
wire n892_4;
wire n893_4;
wire n894_4;
wire n895_4;
wire n896_4;
wire n897_4;
wire n947_4;
wire n948_4;
wire n949_4;
wire n950_4;
wire n951_4;
wire n952_4;
wire n953_4;
wire n954_4;
wire n955_4;
wire n1226_5;
wire n1226_6;
wire n1400_4;
wire n1406_4;
wire n1418_4;
wire n1418_5;
wire n1465_4;
wire n1465_5;
wire n1465_6;
wire n1466_4;
wire n1466_6;
wire n1466_7;
wire n1467_4;
wire n1467_5;
wire n1468_4;
wire n1468_5;
wire n1468_6;
wire n1468_7;
wire ff_command_enable_7;
wire ff_source_7_7;
wire ff_cache_vram_address_16_9;
wire ff_cache_vram_write_9;
wire n1427_14;
wire n1427_15;
wire n1427_16;
wire n1430_14;
wire n1430_15;
wire n1430_16;
wire n1430_17;
wire n1433_14;
wire n1433_15;
wire n1433_16;
wire n1436_14;
wire n1436_16;
wire n1436_17;
wire n1439_14;
wire n1439_15;
wire n1439_16;
wire n1442_15;
wire n1442_16;
wire n1445_14;
wire n1445_15;
wire n1448_14;
wire n1448_15;
wire n1448_16;
wire n1330_12;
wire n1330_13;
wire n1334_12;
wire n1334_13;
wire n1338_12;
wire n1338_13;
wire n1342_12;
wire n1342_13;
wire n1346_12;
wire n1346_13;
wire n1350_12;
wire n1350_13;
wire n1354_12;
wire n1354_13;
wire n1358_12;
wire n1358_13;
wire n1362_12;
wire n1362_13;
wire n1366_12;
wire n1366_13;
wire n1370_12;
wire n1370_13;
wire n1370_14;
wire n1374_12;
wire n1374_13;
wire n1378_12;
wire n1378_13;
wire n1382_12;
wire n1382_13;
wire n1386_12;
wire n1386_13;
wire n1390_12;
wire n1390_13;
wire n1394_12;
wire n1394_13;
wire n1394_14;
wire ff_dx_8_9;
wire n1464_8;
wire n1463_8;
wire n1463_9;
wire n1122_8;
wire n1121_8;
wire n1120_8;
wire n1119_8;
wire n946_8;
wire ff_cache_flush_start_11;
wire ff_cache_flush_start_12;
wire ff_count_valid_10;
wire ff_count_valid_11;
wire n1309_22;
wire n209_6;
wire n490_8;
wire n490_9;
wire n835_5;
wire n1418_6;
wire n1465_7;
wire n1465_8;
wire n1465_9;
wire n1466_8;
wire n1466_9;
wire n1466_10;
wire n1466_11;
wire n1466_12;
wire n1466_13;
wire n1466_14;
wire n1467_6;
wire n1467_7;
wire n1468_8;
wire n1468_9;
wire n1468_10;
wire n1468_11;
wire n1468_12;
wire n1468_13;
wire n1468_14;
wire ff_source_7_8;
wire ff_cache_vram_write_10;
wire n1427_17;
wire n1427_18;
wire n1427_19;
wire n1427_20;
wire n1427_21;
wire n1427_22;
wire n1427_23;
wire n1430_18;
wire n1430_19;
wire n1430_20;
wire n1430_21;
wire n1430_22;
wire n1433_17;
wire n1433_20;
wire n1436_18;
wire n1436_19;
wire n1436_20;
wire n1436_21;
wire n1436_22;
wire n1436_23;
wire n1442_17;
wire n1442_18;
wire n1442_19;
wire n1445_16;
wire n1448_17;
wire n1366_14;
wire n1366_15;
wire n1370_15;
wire n1370_16;
wire n1374_14;
wire n1374_15;
wire n1378_14;
wire n1378_15;
wire n1382_14;
wire n1382_15;
wire n1386_14;
wire n1386_15;
wire n1390_14;
wire n1390_15;
wire n1394_15;
wire n1464_9;
wire n1122_9;
wire n1121_9;
wire n946_9;
wire n946_10;
wire ff_cache_flush_start_13;
wire ff_count_valid_12;
wire n1309_23;
wire n209_7;
wire n209_8;
wire n835_6;
wire n1466_15;
wire n1468_15;
wire n1427_24;
wire n1427_25;
wire n1427_26;
wire n1427_27;
wire n1427_28;
wire n1427_29;
wire n1427_30;
wire n1427_31;
wire n1427_32;
wire n1427_33;
wire n1430_23;
wire n1430_24;
wire n1430_25;
wire n1430_26;
wire n1430_27;
wire n1430_28;
wire n1430_29;
wire n1430_30;
wire n1430_31;
wire n1433_21;
wire n1436_24;
wire n1436_25;
wire n1436_26;
wire n1436_27;
wire n946_11;
wire n1427_34;
wire n1427_35;
wire n1427_36;
wire n1430_32;
wire n1430_33;
wire n1430_34;
wire n1430_35;
wire n1430_36;
wire n1433_22;
wire n1414_6;
wire n1433_24;
wire n1439_19;
wire n1442_21;
wire n835_8;
wire ff_count_valid_15;
wire n1463_12;
wire ff_sx_8_10;
wire n1466_17;
wire n1410_6;
wire n1422_5;
wire n2259_6;
wire n2064_6;
wire n799_6;
wire n798_6;
wire n797_6;
wire n796_6;
wire n795_6;
wire n794_6;
wire n793_6;
wire n217_6;
wire n216_6;
wire n215_6;
wire n214_6;
wire n213_6;
wire n212_6;
wire n211_6;
wire n210_6;
wire n209_10;
wire n1118_11;
wire n1117_11;
wire n1116_11;
wire n1115_11;
wire n1433_26;
wire n1436_29;
wire n1121_12;
wire ff_read_pixel_7_17;
wire n1122_12;
wire n1123_10;
wire n1124_10;
wire n1125_10;
wire n1126_10;
wire n1127_10;
wire n1128_10;
wire n1129_10;
wire n1130_10;
wire n1464_12;
wire ff_state_5_10;
wire ff_maj;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire ff_count_valid;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_0_COUT ;
wire n925_1;
wire n925_2;
wire n924_1;
wire n924_2;
wire n923_1;
wire n923_2;
wire n922_1;
wire n922_2;
wire n921_1;
wire n921_2;
wire n920_1;
wire n920_2;
wire n919_1;
wire n919_2;
wire n918_1;
wire n918_2;
wire n917_1;
wire n917_2;
wire n916_1;
wire n916_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n985_9;
wire n774_2;
wire n774_3;
wire n773_2;
wire n773_3;
wire n772_2;
wire n772_3;
wire n771_2;
wire n771_3;
wire n770_2;
wire n770_3;
wire n769_2;
wire n769_3;
wire n768_2;
wire n768_3;
wire n767_2;
wire n767_3;
wire n766_2;
wire n766_0_COUT;
wire n1105_9;
wire n1106_9;
wire ff_diy_3_4;
wire ff_dix_3_4;
wire ff_busy;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [8:0] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [5:0] ff_state;
wire [8:0] ff_dx;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sy;
wire [9:0] w_next_dy;
wire [8:0] w_next_sx;
wire [8:0] w_next_dx;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1105_s6 (
    .F(n1105_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_dx[0]) 
);
defparam n1105_s6.INIT=8'hCA;
  LUT3 n1105_s7 (
    .F(n1105_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_dx[0]) 
);
defparam n1105_s7.INIT=8'hCA;
  LUT3 n1106_s6 (
    .F(n1106_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_dx[0]) 
);
defparam n1106_s6.INIT=8'hCA;
  LUT3 n1106_s7 (
    .F(n1106_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_dx[0]) 
);
defparam n1106_s7.INIT=8'hCA;
  LUT4 n2065_s0 (
    .F(n2065_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n2065_s0.INIT=16'h0100;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(n2064_4),
    .I1(n1573_4),
    .I2(n249_4) 
);
defparam n249_s0.INIT=8'hF8;
  LUT3 n257_s0 (
    .F(n257_3),
    .I0(n2064_4),
    .I1(n1563_4),
    .I2(n249_4) 
);
defparam n257_s0.INIT=8'hF8;
  LUT3 n291_s0 (
    .F(n291_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n291_s0.INIT=8'hCA;
  LUT3 n292_s0 (
    .F(n292_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n292_s0.INIT=8'hCA;
  LUT3 n293_s0 (
    .F(n293_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n293_s0.INIT=8'hCA;
  LUT3 n294_s0 (
    .F(n294_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n294_s0.INIT=8'hCA;
  LUT3 n295_s0 (
    .F(n295_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n295_s0.INIT=8'hCA;
  LUT3 n296_s0 (
    .F(n296_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n296_s0.INIT=8'hCA;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n297_s0.INIT=8'hCA;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n298_s0.INIT=8'hCA;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n299_s0.INIT=8'hCA;
  LUT3 n300_s0 (
    .F(n300_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n300_s0.INIT=8'hCA;
  LUT4 n2127_s0 (
    .F(n2127_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n2127_s0.INIT=16'h4000;
  LUT4 n2128_s0 (
    .F(n2128_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n2128_s0.INIT=16'h1000;
  LUT3 n490_s3 (
    .F(n490_6),
    .I0(reg_dx[8]),
    .I1(w_next_dx[8]),
    .I2(n490_7) 
);
defparam n490_s3.INIT=8'hCA;
  LUT3 n491_s3 (
    .F(n491_6),
    .I0(reg_dx[7]),
    .I1(w_next_dx[7]),
    .I2(n490_7) 
);
defparam n491_s3.INIT=8'hCA;
  LUT3 n492_s3 (
    .F(n492_6),
    .I0(reg_dx[6]),
    .I1(w_next_dx[6]),
    .I2(n490_7) 
);
defparam n492_s3.INIT=8'hCA;
  LUT3 n493_s3 (
    .F(n493_6),
    .I0(reg_dx[5]),
    .I1(w_next_dx[5]),
    .I2(n490_7) 
);
defparam n493_s3.INIT=8'hCA;
  LUT3 n494_s3 (
    .F(n494_6),
    .I0(reg_dx[4]),
    .I1(w_next_dx[4]),
    .I2(n490_7) 
);
defparam n494_s3.INIT=8'hCA;
  LUT3 n495_s3 (
    .F(n495_6),
    .I0(reg_dx[3]),
    .I1(w_next_dx[3]),
    .I2(n490_7) 
);
defparam n495_s3.INIT=8'hCA;
  LUT3 n496_s3 (
    .F(n496_6),
    .I0(reg_dx[2]),
    .I1(w_next_dx[2]),
    .I2(n490_7) 
);
defparam n496_s3.INIT=8'hCA;
  LUT3 n497_s3 (
    .F(n497_6),
    .I0(reg_dx[1]),
    .I1(w_next_dx[1]),
    .I2(n490_7) 
);
defparam n497_s3.INIT=8'hCA;
  LUT3 n498_s3 (
    .F(n498_6),
    .I0(reg_dx[0]),
    .I1(w_next_dx[0]),
    .I2(n490_7) 
);
defparam n498_s3.INIT=8'hCA;
  LUT4 n525_s0 (
    .F(n525_3),
    .I0(w_register_write),
    .I1(n525_4),
    .I2(n525_5),
    .I3(n525_6) 
);
defparam n525_s0.INIT=16'hF4F0;
  LUT4 n533_s0 (
    .F(n533_3),
    .I0(w_register_write),
    .I1(n525_4),
    .I2(n525_6),
    .I3(n533_4) 
);
defparam n533_s0.INIT=16'hFF40;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n602_s0.INIT=8'hCA;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n603_s0.INIT=8'hCA;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n604_s0.INIT=8'hCA;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n605_s0.INIT=8'hCA;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n606_s0.INIT=8'hCA;
  LUT3 n607_s0 (
    .F(n607_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n607_s0.INIT=8'hCA;
  LUT3 n608_s0 (
    .F(n608_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n608_s0.INIT=8'hCA;
  LUT3 n609_s0 (
    .F(n609_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n609_s0.INIT=8'hCA;
  LUT3 n610_s0 (
    .F(n610_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n610_s0.INIT=8'hCA;
  LUT3 n611_s0 (
    .F(n611_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n611_s0.INIT=8'hCA;
  LUT4 n2260_s0 (
    .F(n2260_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2260_s0.INIT=16'h0100;
  LUT4 n800_s1 (
    .F(n800_4),
    .I0(n800_5),
    .I1(reg_nx[1]),
    .I2(n773_2),
    .I3(n209_5) 
);
defparam n800_s1.INIT=16'hF044;
  LUT4 n801_s1 (
    .F(n801_4),
    .I0(reg_nx[0]),
    .I1(w_next[0]),
    .I2(n774_2),
    .I3(n209_5) 
);
defparam n801_s1.INIT=16'hF088;
  LUT3 n835_s0 (
    .F(n835_3),
    .I0(n2259_4),
    .I1(n1573_4),
    .I2(n835_8) 
);
defparam n835_s0.INIT=8'hF8;
  LUT3 n843_s0 (
    .F(n843_3),
    .I0(n2259_4),
    .I1(n1563_4),
    .I2(n835_8) 
);
defparam n843_s0.INIT=8'hF8;
  LUT4 n890_s0 (
    .F(n890_3),
    .I0(w_register_data[1]),
    .I1(n890_4),
    .I2(ff_ny[9]),
    .I3(w_register_write) 
);
defparam n890_s0.INIT=16'hAA3C;
  LUT4 n891_s0 (
    .F(n891_3),
    .I0(w_register_data[0]),
    .I1(n891_4),
    .I2(ff_ny[8]),
    .I3(w_register_write) 
);
defparam n891_s0.INIT=16'hAA3C;
  LUT4 n892_s0 (
    .F(n892_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n892_4),
    .I3(w_register_write) 
);
defparam n892_s0.INIT=16'hAA3C;
  LUT4 n893_s0 (
    .F(n893_3),
    .I0(w_register_data[6]),
    .I1(n893_4),
    .I2(ff_ny[6]),
    .I3(w_register_write) 
);
defparam n893_s0.INIT=16'hAA3C;
  LUT4 n894_s0 (
    .F(n894_3),
    .I0(w_register_data[5]),
    .I1(n894_4),
    .I2(ff_ny[5]),
    .I3(w_register_write) 
);
defparam n894_s0.INIT=16'hAA3C;
  LUT4 n895_s0 (
    .F(n895_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n895_4),
    .I3(w_register_write) 
);
defparam n895_s0.INIT=16'hAA3C;
  LUT4 n896_s0 (
    .F(n896_3),
    .I0(w_register_data[3]),
    .I1(n896_4),
    .I2(ff_ny[3]),
    .I3(w_register_write) 
);
defparam n896_s0.INIT=16'hAA3C;
  LUT4 n897_s0 (
    .F(n897_3),
    .I0(w_register_data[2]),
    .I1(n897_4),
    .I2(ff_ny[2]),
    .I3(w_register_write) 
);
defparam n897_s0.INIT=16'hAA3C;
  LUT4 n898_s0 (
    .F(n898_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n898_s0.INIT=16'hAAC3;
  LUT3 n899_s0 (
    .F(n899_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n899_s0.INIT=8'hC5;
  LUT3 n947_s0 (
    .F(n947_3),
    .I0(reg_nx[8]),
    .I1(n947_4),
    .I2(ff_start) 
);
defparam n947_s0.INIT=8'hA3;
  LUT3 n948_s0 (
    .F(n948_3),
    .I0(reg_nx[7]),
    .I1(n948_4),
    .I2(ff_start) 
);
defparam n948_s0.INIT=8'hA3;
  LUT3 n949_s0 (
    .F(n949_3),
    .I0(reg_nx[6]),
    .I1(n949_4),
    .I2(ff_start) 
);
defparam n949_s0.INIT=8'hA3;
  LUT3 n950_s0 (
    .F(n950_3),
    .I0(reg_nx[5]),
    .I1(n950_4),
    .I2(ff_start) 
);
defparam n950_s0.INIT=8'hA3;
  LUT3 n951_s0 (
    .F(n951_3),
    .I0(reg_nx[4]),
    .I1(n951_4),
    .I2(ff_start) 
);
defparam n951_s0.INIT=8'hA3;
  LUT3 n952_s0 (
    .F(n952_3),
    .I0(reg_nx[3]),
    .I1(n952_4),
    .I2(ff_start) 
);
defparam n952_s0.INIT=8'hA3;
  LUT3 n953_s0 (
    .F(n953_3),
    .I0(reg_nx[2]),
    .I1(n953_4),
    .I2(ff_start) 
);
defparam n953_s0.INIT=8'hA3;
  LUT3 n954_s0 (
    .F(n954_3),
    .I0(reg_nx[1]),
    .I1(n954_4),
    .I2(ff_start) 
);
defparam n954_s0.INIT=8'hA3;
  LUT3 n955_s0 (
    .F(n955_3),
    .I0(reg_nx[0]),
    .I1(n955_4),
    .I2(ff_start) 
);
defparam n955_s0.INIT=8'hA3;
  LUT4 n2344_s0 (
    .F(n2344_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2344_s0.INIT=16'h1000;
  LUT4 n2352_s0 (
    .F(n2352_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2352_s0.INIT=16'h4000;
  LUT4 n2359_s0 (
    .F(n2359_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2359_s0.INIT=16'h4000;
  LUT4 n1226_s1 (
    .F(n1226_4),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n1226_5),
    .I3(n1226_6) 
);
defparam n1226_s1.INIT=16'h0100;
  LUT4 n1400_s0 (
    .F(n1400_3),
    .I0(n1400_4),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1400_s0.INIT=16'h0110;
  LUT3 n1406_s0 (
    .F(n1406_3),
    .I0(n1406_4),
    .I1(ff_state[5]),
    .I2(ff_state[1]) 
);
defparam n1406_s0.INIT=8'h10;
  LUT4 n1410_s0 (
    .F(n1410_3),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1410_6) 
);
defparam n1410_s0.INIT=16'h2C00;
  LUT3 n1414_s0 (
    .F(n1414_3),
    .I0(n1414_6),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1414_s0.INIT=8'h14;
  LUT4 n1418_s0 (
    .F(n1418_3),
    .I0(n1418_4),
    .I1(n1410_6),
    .I2(ff_state[0]),
    .I3(n1418_5) 
);
defparam n1418_s0.INIT=16'hFF40;
  LUT3 n1502_s0 (
    .F(n1502_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start) 
);
defparam n1502_s0.INIT=8'hCA;
  LUT3 n1503_s0 (
    .F(n1503_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start) 
);
defparam n1503_s0.INIT=8'hCA;
  LUT3 n1504_s0 (
    .F(n1504_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start) 
);
defparam n1504_s0.INIT=8'hCA;
  LUT3 n1505_s0 (
    .F(n1505_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start) 
);
defparam n1505_s0.INIT=8'hCA;
  LUT3 n1506_s0 (
    .F(n1506_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start) 
);
defparam n1506_s0.INIT=8'hCA;
  LUT3 n1507_s0 (
    .F(n1507_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start) 
);
defparam n1507_s0.INIT=8'hCA;
  LUT3 n1508_s0 (
    .F(n1508_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start) 
);
defparam n1508_s0.INIT=8'hCA;
  LUT3 n1509_s0 (
    .F(n1509_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start) 
);
defparam n1509_s0.INIT=8'hCA;
  LUT4 n1465_s0 (
    .F(n1465_3),
    .I0(n1465_4),
    .I1(n1465_5),
    .I2(n1465_6),
    .I3(ff_start) 
);
defparam n1465_s0.INIT=16'hF077;
  LUT4 n1466_s0 (
    .F(n1466_3),
    .I0(n1466_4),
    .I1(n1466_17),
    .I2(n1466_6),
    .I3(n1466_7) 
);
defparam n1466_s0.INIT=16'hBB0F;
  LUT4 n1467_s0 (
    .F(n1467_3),
    .I0(n1465_4),
    .I1(n1467_4),
    .I2(n1467_5),
    .I3(ff_start) 
);
defparam n1467_s0.INIT=16'h7077;
  LUT4 n1468_s0 (
    .F(n1468_3),
    .I0(n1468_4),
    .I1(n1468_5),
    .I2(n1468_6),
    .I3(n1468_7) 
);
defparam n1468_s0.INIT=16'h007F;
  LUT2 ff_command_enable_s3 (
    .F(ff_command_enable_6),
    .I0(ff_start),
    .I1(ff_command_enable_7) 
);
defparam ff_command_enable_s3.INIT=4'hE;
  LUT4 ff_cache_vram_valid_s4 (
    .F(ff_cache_vram_valid_8),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_valid_s4.INIT=16'h001F;
  LUT4 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_cache_vram_valid),
    .I1(ff_source_7_7),
    .I2(ff_start),
    .I3(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=16'hF400;
  LUT4 ff_cache_vram_address_16_s4 (
    .F(ff_cache_vram_address_16_8),
    .I0(n1418_5),
    .I1(ff_cache_vram_address_16_9),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_address_16_s4.INIT=16'h000B;
  LUT4 ff_cache_vram_write_s4 (
    .F(ff_cache_vram_write_8),
    .I0(ff_cache_vram_write_9),
    .I1(n1414_6),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_write_s4.INIT=16'h0007;
  LUT3 ff_cache_vram_wdata_7_s4 (
    .F(ff_cache_vram_wdata_7_8),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_vram_write_9) 
);
defparam ff_cache_vram_wdata_7_s4.INIT=8'h01;
  LUT4 ff_next_state_5_s4 (
    .F(ff_next_state_0_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(n1414_6),
    .I3(ff_reset_n2_1) 
);
defparam ff_next_state_5_s4.INIT=16'h0100;
  LUT3 n1427_s9 (
    .F(n1427_13),
    .I0(n1427_14),
    .I1(n1427_15),
    .I2(n1427_16) 
);
defparam n1427_s9.INIT=8'h4F;
  LUT4 n1430_s9 (
    .F(n1430_13),
    .I0(n1430_14),
    .I1(n1430_15),
    .I2(n1430_16),
    .I3(n1430_17) 
);
defparam n1430_s9.INIT=16'hB0FF;
  LUT3 n1433_s9 (
    .F(n1433_13),
    .I0(n1433_14),
    .I1(n1433_15),
    .I2(n1433_16) 
);
defparam n1433_s9.INIT=8'h8F;
  LUT4 n1436_s9 (
    .F(n1436_13),
    .I0(n1436_14),
    .I1(n1436_29),
    .I2(n1436_16),
    .I3(n1436_17) 
);
defparam n1436_s9.INIT=16'hB0FF;
  LUT4 n1439_s9 (
    .F(n1439_13),
    .I0(n1439_14),
    .I1(n1427_14),
    .I2(n1439_15),
    .I3(n1439_16) 
);
defparam n1439_s9.INIT=16'hF2FF;
  LUT4 n1442_s9 (
    .F(n1442_13),
    .I0(n1430_14),
    .I1(n1442_21),
    .I2(n1442_15),
    .I3(n1442_16) 
);
defparam n1442_s9.INIT=16'hB0FF;
  LUT3 n1445_s9 (
    .F(n1445_13),
    .I0(n1445_14),
    .I1(n1433_14),
    .I2(n1445_15) 
);
defparam n1445_s9.INIT=8'h4F;
  LUT4 n1448_s9 (
    .F(n1448_13),
    .I0(n1448_14),
    .I1(n1433_14),
    .I2(n1448_15),
    .I3(n1448_16) 
);
defparam n1448_s9.INIT=16'hFFF8;
  LUT3 n1330_s6 (
    .F(n1330_11),
    .I0(ff_cache_vram_address_16_9),
    .I1(n1330_12),
    .I2(n1330_13) 
);
defparam n1330_s6.INIT=8'hF4;
  LUT3 n1334_s6 (
    .F(n1334_11),
    .I0(ff_cache_vram_address_16_9),
    .I1(n1334_12),
    .I2(n1334_13) 
);
defparam n1334_s6.INIT=8'hF4;
  LUT3 n1338_s6 (
    .F(n1338_11),
    .I0(ff_cache_vram_address_16_9),
    .I1(n1338_12),
    .I2(n1338_13) 
);
defparam n1338_s6.INIT=8'hF4;
  LUT3 n1342_s6 (
    .F(n1342_11),
    .I0(ff_cache_vram_address_16_9),
    .I1(n1342_12),
    .I2(n1342_13) 
);
defparam n1342_s6.INIT=8'hF4;
  LUT3 n1346_s6 (
    .F(n1346_11),
    .I0(ff_cache_vram_address_16_9),
    .I1(n1346_12),
    .I2(n1346_13) 
);
defparam n1346_s6.INIT=8'hF4;
  LUT3 n1350_s6 (
    .F(n1350_11),
    .I0(ff_cache_vram_address_16_9),
    .I1(n1350_12),
    .I2(n1350_13) 
);
defparam n1350_s6.INIT=8'hF4;
  LUT3 n1354_s6 (
    .F(n1354_11),
    .I0(ff_cache_vram_address_16_9),
    .I1(n1354_12),
    .I2(n1354_13) 
);
defparam n1354_s6.INIT=8'hF4;
  LUT3 n1358_s6 (
    .F(n1358_11),
    .I0(ff_cache_vram_address_16_9),
    .I1(n1358_12),
    .I2(n1358_13) 
);
defparam n1358_s6.INIT=8'hF4;
  LUT3 n1362_s6 (
    .F(n1362_11),
    .I0(ff_cache_vram_address_16_9),
    .I1(n1362_12),
    .I2(n1362_13) 
);
defparam n1362_s6.INIT=8'hF4;
  LUT4 n1366_s6 (
    .F(n1366_11),
    .I0(ff_cache_vram_address_16_9),
    .I1(n1366_12),
    .I2(n1366_13),
    .I3(n1418_5) 
);
defparam n1366_s6.INIT=16'hF111;
  LUT3 n1370_s6 (
    .F(n1370_11),
    .I0(n1370_12),
    .I1(n1370_13),
    .I2(n1370_14) 
);
defparam n1370_s6.INIT=8'h35;
  LUT2 n1374_s6 (
    .F(n1374_11),
    .I0(n1374_12),
    .I1(n1374_13) 
);
defparam n1374_s6.INIT=4'hE;
  LUT2 n1378_s6 (
    .F(n1378_11),
    .I0(n1378_12),
    .I1(n1378_13) 
);
defparam n1378_s6.INIT=4'hE;
  LUT2 n1382_s6 (
    .F(n1382_11),
    .I0(n1382_12),
    .I1(n1382_13) 
);
defparam n1382_s6.INIT=4'hE;
  LUT2 n1386_s6 (
    .F(n1386_11),
    .I0(n1386_12),
    .I1(n1386_13) 
);
defparam n1386_s6.INIT=4'hE;
  LUT2 n1390_s6 (
    .F(n1390_11),
    .I0(n1390_12),
    .I1(n1390_13) 
);
defparam n1390_s6.INIT=4'hE;
  LUT4 n1394_s6 (
    .F(n1394_11),
    .I0(n1394_12),
    .I1(n1394_13),
    .I2(ff_cache_vram_address_16_9),
    .I3(n1394_14) 
);
defparam n1394_s6.INIT=16'hFF0B;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n525_4),
    .I2(ff_start) 
);
defparam ff_dx_8_s3.INIT=8'hF4;
  LUT3 n1170_s2 (
    .F(n1170_7),
    .I0(n1418_5),
    .I1(ff_cache_vram_address_16_9),
    .I2(ff_cache_vram_valid) 
);
defparam n1170_s2.INIT=8'h0B;
  LUT4 n1463_s2 (
    .F(n1463_7),
    .I0(n1466_4),
    .I1(n1463_8),
    .I2(n1463_9),
    .I3(ff_start) 
);
defparam n1463_s2.INIT=16'h00BF;
  LUT4 n1120_s2 (
    .F(n1120_7),
    .I0(reg_screen_mode[3]),
    .I1(ff_start),
    .I2(n1120_8),
    .I3(n833_27) 
);
defparam n1120_s2.INIT=16'h2003;
  LUT4 n1119_s2 (
    .F(n1119_7),
    .I0(reg_screen_mode[3]),
    .I1(ff_start),
    .I2(n1119_8),
    .I3(n833_27) 
);
defparam n1119_s2.INIT=16'h2003;
  LUT4 n946_s2 (
    .F(n946_7),
    .I0(n916_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n946_8) 
);
defparam n946_s2.INIT=16'h0C0A;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_10),
    .I0(ff_cache_flush_start_11),
    .I1(ff_cache_flush_start_12),
    .I2(ff_start),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_flush_start_s6.INIT=16'h000D;
  LUT4 ff_count_valid_s4 (
    .F(ff_count_valid_9),
    .I0(ff_count_valid_10),
    .I1(ff_count_valid_11),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_count_valid_s4.INIT=16'hFF0E;
  LUT2 n1452_s10 (
    .F(n1452_19),
    .I0(ff_start),
    .I1(ff_count_valid_10) 
);
defparam n1452_s10.INIT=4'h4;
  LUT2 n1309_s14 (
    .F(n1309_21),
    .I0(n1309_22),
    .I1(ff_cache_flush_start_11) 
);
defparam n1309_s14.INIT=4'hB;
  LUT4 n2064_s1 (
    .F(n2064_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2064_s1.INIT=16'h1000;
  LUT2 n209_s2 (
    .F(n209_5),
    .I0(ff_start),
    .I1(n209_6) 
);
defparam n209_s2.INIT=4'h1;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(w_register_write),
    .I1(n209_6),
    .I2(n525_4) 
);
defparam n249_s1.INIT=8'h40;
  LUT4 n490_s4 (
    .F(n490_7),
    .I0(n946_8),
    .I1(n490_8),
    .I2(ff_maj),
    .I3(n490_9) 
);
defparam n490_s4.INIT=16'h7F00;
  LUT3 n525_s1 (
    .F(n525_4),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_enable),
    .I2(ff_count_valid) 
);
defparam n525_s1.INIT=8'h40;
  LUT4 n525_s2 (
    .F(n525_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n525_s2.INIT=16'h8000;
  LUT4 n525_s3 (
    .F(n525_6),
    .I0(ff_maj),
    .I1(n946_8),
    .I2(n209_6),
    .I3(n490_8) 
);
defparam n525_s3.INIT=16'hBBF0;
  LUT4 n533_s1 (
    .F(n533_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n533_s1.INIT=16'h4000;
  LUT4 n2259_s1 (
    .F(n2259_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2259_s1.INIT=16'h4000;
  LUT2 n800_s2 (
    .F(n800_5),
    .I0(w_next[0]),
    .I1(n833_27) 
);
defparam n800_s2.INIT=4'h4;
  LUT3 n890_s1 (
    .F(n890_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n892_4) 
);
defparam n890_s1.INIT=8'h10;
  LUT2 n891_s1 (
    .F(n891_4),
    .I0(ff_ny[7]),
    .I1(n892_4) 
);
defparam n891_s1.INIT=4'h4;
  LUT4 n892_s1 (
    .F(n892_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n895_4) 
);
defparam n892_s1.INIT=16'h0100;
  LUT3 n893_s1 (
    .F(n893_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n895_4) 
);
defparam n893_s1.INIT=8'h10;
  LUT2 n894_s1 (
    .F(n894_4),
    .I0(ff_ny[4]),
    .I1(n895_4) 
);
defparam n894_s1.INIT=4'h4;
  LUT4 n895_s1 (
    .F(n895_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n895_s1.INIT=16'h0001;
  LUT3 n896_s1 (
    .F(n896_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n896_s1.INIT=8'h01;
  LUT2 n897_s1 (
    .F(n897_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n897_s1.INIT=4'h1;
  LUT3 n947_s1 (
    .F(n947_4),
    .I0(n917_1),
    .I1(w_next_nyb[8]),
    .I2(n946_8) 
);
defparam n947_s1.INIT=8'h35;
  LUT3 n948_s1 (
    .F(n948_4),
    .I0(n918_1),
    .I1(w_next_nyb[7]),
    .I2(n946_8) 
);
defparam n948_s1.INIT=8'h35;
  LUT3 n949_s1 (
    .F(n949_4),
    .I0(n919_1),
    .I1(w_next_nyb[6]),
    .I2(n946_8) 
);
defparam n949_s1.INIT=8'h35;
  LUT3 n950_s1 (
    .F(n950_4),
    .I0(n920_1),
    .I1(w_next_nyb[5]),
    .I2(n946_8) 
);
defparam n950_s1.INIT=8'h35;
  LUT3 n951_s1 (
    .F(n951_4),
    .I0(n921_1),
    .I1(w_next_nyb[4]),
    .I2(n946_8) 
);
defparam n951_s1.INIT=8'h35;
  LUT3 n952_s1 (
    .F(n952_4),
    .I0(n922_1),
    .I1(w_next_nyb[3]),
    .I2(n946_8) 
);
defparam n952_s1.INIT=8'h35;
  LUT3 n953_s1 (
    .F(n953_4),
    .I0(n923_1),
    .I1(w_next_nyb[2]),
    .I2(n946_8) 
);
defparam n953_s1.INIT=8'h35;
  LUT3 n954_s1 (
    .F(n954_4),
    .I0(n924_1),
    .I1(w_next_nyb[1]),
    .I2(n946_8) 
);
defparam n954_s1.INIT=8'h35;
  LUT3 n955_s1 (
    .F(n955_4),
    .I0(n925_1),
    .I1(w_next_nyb[0]),
    .I2(n946_8) 
);
defparam n955_s1.INIT=8'h35;
  LUT4 n1226_s2 (
    .F(n1226_5),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1226_s2.INIT=16'hB5F3;
  LUT2 n1226_s3 (
    .F(n1226_6),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n1226_s3.INIT=4'h1;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(ff_state[2]),
    .I1(ff_state[4]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1400_s1.INIT=16'h5BC7;
  LUT4 n1406_s1 (
    .F(n1406_4),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1406_s1.INIT=16'hFBB4;
  LUT4 n1418_s1 (
    .F(n1418_4),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1418_s1.INIT=16'hEB3F;
  LUT4 n1418_s2 (
    .F(n1418_5),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_count_valid_10),
    .I3(n1418_6) 
);
defparam n1418_s2.INIT=16'h0100;
  LUT4 n1465_s1 (
    .F(n1465_4),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(n1465_7),
    .I3(n1463_8) 
);
defparam n1465_s1.INIT=16'hBF00;
  LUT4 n1465_s2 (
    .F(n1465_5),
    .I0(n1465_8),
    .I1(n1465_9),
    .I2(n1466_4),
    .I3(n1466_17) 
);
defparam n1465_s2.INIT=16'h0100;
  LUT3 n1465_s3 (
    .F(n1465_6),
    .I0(ff_command[1]),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam n1465_s3.INIT=8'h40;
  LUT4 n1466_s1 (
    .F(n1466_4),
    .I0(n1466_8),
    .I1(n209_6),
    .I2(n835_5),
    .I3(n1466_9) 
);
defparam n1466_s1.INIT=16'h4000;
  LUT4 n1466_s3 (
    .F(n1466_6),
    .I0(ff_start),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n1466_s3.INIT=16'hA82A;
  LUT4 n1466_s4 (
    .F(n1466_7),
    .I0(n1466_12),
    .I1(n1466_13),
    .I2(n1466_14),
    .I3(n1468_4) 
);
defparam n1466_s4.INIT=16'h0100;
  LUT4 n1467_s1 (
    .F(n1467_4),
    .I0(ff_state[5]),
    .I1(n1467_6),
    .I2(ff_start),
    .I3(n1467_7) 
);
defparam n1467_s1.INIT=16'h0E00;
  LUT3 n1467_s2 (
    .F(n1467_5),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n1467_s2.INIT=8'h0E;
  LUT3 n1468_s1 (
    .F(n1468_4),
    .I0(n1468_8),
    .I1(ff_start),
    .I2(n1468_9) 
);
defparam n1468_s1.INIT=8'h01;
  LUT4 n1468_s2 (
    .F(n1468_5),
    .I0(n1468_10),
    .I1(n1410_6),
    .I2(n1468_11),
    .I3(n1466_11) 
);
defparam n1468_s2.INIT=16'h000B;
  LUT4 n1468_s3 (
    .F(n1468_6),
    .I0(ff_next_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1468_12),
    .I3(n1468_13) 
);
defparam n1468_s3.INIT=16'h004F;
  LUT3 n1468_s4 (
    .F(n1468_7),
    .I0(ff_command[0]),
    .I1(n1468_14),
    .I2(ff_start) 
);
defparam n1468_s4.INIT=8'h10;
  LUT4 ff_command_enable_s4 (
    .F(ff_command_enable_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_enable_s4.INIT=16'h0100;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_source_7_8) 
);
defparam ff_source_7_s3.INIT=16'h4000;
  LUT4 ff_cache_vram_address_16_s5 (
    .F(ff_cache_vram_address_16_9),
    .I0(n1418_4),
    .I1(n1226_6),
    .I2(ff_count_valid_10),
    .I3(ff_source_7_7) 
);
defparam ff_cache_vram_address_16_s5.INIT=16'h000B;
  LUT4 ff_cache_vram_write_s5 (
    .F(ff_cache_vram_write_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_write_10),
    .I3(n1400_3) 
);
defparam ff_cache_vram_write_s5.INIT=16'h007F;
  LUT4 n1427_s10 (
    .F(n1427_14),
    .I0(n1427_17),
    .I1(n1427_18),
    .I2(n1427_19),
    .I3(n833_27) 
);
defparam n1427_s10.INIT=16'hEEF0;
  LUT3 n1427_s11 (
    .F(n1427_15),
    .I0(n1427_20),
    .I1(n1433_14),
    .I2(n1430_15) 
);
defparam n1427_s11.INIT=8'h40;
  LUT4 n1427_s12 (
    .F(n1427_16),
    .I0(n1427_21),
    .I1(n1427_20),
    .I2(n1427_22),
    .I3(n1427_23) 
);
defparam n1427_s12.INIT=16'h4F00;
  LUT4 n1430_s10 (
    .F(n1430_14),
    .I0(n833_27),
    .I1(n1430_18),
    .I2(n1430_19),
    .I3(n1430_20) 
);
defparam n1430_s10.INIT=16'h0207;
  LUT3 n1430_s11 (
    .F(n1430_15),
    .I0(n833_27),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1430_s11.INIT=8'h07;
  LUT4 n1430_s12 (
    .F(n1430_16),
    .I0(n1430_15),
    .I1(ff_read_byte[6]),
    .I2(n1430_21),
    .I3(n1433_14) 
);
defparam n1430_s12.INIT=16'h0E00;
  LUT4 n1430_s13 (
    .F(n1430_17),
    .I0(n1430_21),
    .I1(n1433_14),
    .I2(n1350_5),
    .I3(n1430_22) 
);
defparam n1430_s13.INIT=16'hBF00;
  LUT4 n1433_s10 (
    .F(n1433_14),
    .I0(n1433_17),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1433_s10.INIT=16'h1001;
  LUT4 n1433_s11 (
    .F(n1433_15),
    .I0(n1427_17),
    .I1(n1433_24),
    .I2(n1433_26),
    .I3(n1433_20) 
);
defparam n1433_s11.INIT=16'h004F;
  LUT4 n1433_s12 (
    .F(n1433_16),
    .I0(n1465_8),
    .I1(ff_read_byte[5]),
    .I2(ff_color[5]),
    .I3(n1466_13) 
);
defparam n1433_s12.INIT=16'h0777;
  LUT4 n1436_s10 (
    .F(n1436_14),
    .I0(w_status_color[0]),
    .I1(n1436_18),
    .I2(n1436_19),
    .I3(n1436_20) 
);
defparam n1436_s10.INIT=16'h8F00;
  LUT4 n1436_s12 (
    .F(n1436_16),
    .I0(n1436_22),
    .I1(n1350_5),
    .I2(n1436_23),
    .I3(n1433_14) 
);
defparam n1436_s12.INIT=16'hBF00;
  LUT4 n1436_s13 (
    .F(n1436_17),
    .I0(n1465_8),
    .I1(ff_read_byte[4]),
    .I2(ff_color[4]),
    .I3(n1466_13) 
);
defparam n1436_s13.INIT=16'h0777;
  LUT2 n1439_s10 (
    .F(n1439_14),
    .I0(n1433_14),
    .I1(n1442_21) 
);
defparam n1439_s10.INIT=4'h8;
  LUT4 n1439_s11 (
    .F(n1439_15),
    .I0(n1427_19),
    .I1(n1439_19),
    .I2(n1350_5),
    .I3(n1433_14) 
);
defparam n1439_s11.INIT=16'h5C00;
  LUT4 n1439_s12 (
    .F(n1439_16),
    .I0(n1465_8),
    .I1(ff_read_byte[3]),
    .I2(ff_color[3]),
    .I3(n1466_13) 
);
defparam n1439_s12.INIT=16'h0777;
  LUT4 n1442_s11 (
    .F(n1442_15),
    .I0(n1430_20),
    .I1(n1442_18),
    .I2(n1350_5),
    .I3(n1442_19) 
);
defparam n1442_s11.INIT=16'h1F00;
  LUT4 n1442_s12 (
    .F(n1442_16),
    .I0(n1465_8),
    .I1(ff_read_byte[2]),
    .I2(ff_color[2]),
    .I3(n1466_13) 
);
defparam n1442_s12.INIT=16'h0777;
  LUT4 n1445_s10 (
    .F(n1445_14),
    .I0(n1427_17),
    .I1(n1427_18),
    .I2(ff_read_byte[1]),
    .I3(n1445_16) 
);
defparam n1445_s10.INIT=16'h0FEE;
  LUT4 n1445_s11 (
    .F(n1445_15),
    .I0(n1465_8),
    .I1(ff_read_byte[1]),
    .I2(ff_color[1]),
    .I3(n1466_13) 
);
defparam n1445_s11.INIT=16'h0777;
  LUT4 n1448_s10 (
    .F(n1448_14),
    .I0(w_status_color[0]),
    .I1(n1436_18),
    .I2(n1436_19),
    .I3(n1448_17) 
);
defparam n1448_s10.INIT=16'h8F00;
  LUT4 n1448_s11 (
    .F(n1448_15),
    .I0(n1433_14),
    .I1(n1445_16),
    .I2(n1465_8),
    .I3(ff_read_byte[0]) 
);
defparam n1448_s11.INIT=16'hF800;
  LUT2 n1448_s12 (
    .F(n1448_16),
    .I0(ff_color[0]),
    .I1(n1466_13) 
);
defparam n1448_s12.INIT=4'h8;
  LUT3 n1330_s7 (
    .F(n1330_12),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram4_3_8) 
);
defparam n1330_s7.INIT=8'hAC;
  LUT4 n1330_s8 (
    .F(n1330_13),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram4_3_8),
    .I3(n1418_5) 
);
defparam n1330_s8.INIT=16'hAC00;
  LUT3 n1334_s7 (
    .F(n1334_12),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram4_3_8) 
);
defparam n1334_s7.INIT=8'hCA;
  LUT4 n1334_s8 (
    .F(n1334_13),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram4_3_8),
    .I3(n1418_5) 
);
defparam n1334_s8.INIT=16'hCA00;
  LUT3 n1338_s7 (
    .F(n1338_12),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(ff_next_vram4_3_8) 
);
defparam n1338_s7.INIT=8'hCA;
  LUT4 n1338_s8 (
    .F(n1338_13),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(ff_next_vram4_3_8),
    .I3(n1418_5) 
);
defparam n1338_s8.INIT=16'hCA00;
  LUT3 n1342_s7 (
    .F(n1342_12),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(ff_next_vram4_3_8) 
);
defparam n1342_s7.INIT=8'hCA;
  LUT4 n1342_s8 (
    .F(n1342_13),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(ff_next_vram4_3_8),
    .I3(n1418_5) 
);
defparam n1342_s8.INIT=16'hCA00;
  LUT3 n1346_s7 (
    .F(n1346_12),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(ff_next_vram4_3_8) 
);
defparam n1346_s7.INIT=8'hCA;
  LUT4 n1346_s8 (
    .F(n1346_13),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(ff_next_vram4_3_8),
    .I3(n1418_5) 
);
defparam n1346_s8.INIT=16'hCA00;
  LUT3 n1350_s7 (
    .F(n1350_12),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_next_vram4_3_8) 
);
defparam n1350_s7.INIT=8'hCA;
  LUT4 n1350_s8 (
    .F(n1350_13),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(ff_next_vram4_3_8),
    .I3(n1418_5) 
);
defparam n1350_s8.INIT=16'hCA00;
  LUT3 n1354_s7 (
    .F(n1354_12),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(ff_next_vram4_3_8) 
);
defparam n1354_s7.INIT=8'hCA;
  LUT4 n1354_s8 (
    .F(n1354_13),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(ff_next_vram4_3_8),
    .I3(n1418_5) 
);
defparam n1354_s8.INIT=16'hCA00;
  LUT3 n1358_s7 (
    .F(n1358_12),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(ff_next_vram4_3_8) 
);
defparam n1358_s7.INIT=8'hCA;
  LUT4 n1358_s8 (
    .F(n1358_13),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(ff_next_vram4_3_8),
    .I3(n1418_5) 
);
defparam n1358_s8.INIT=16'hCA00;
  LUT3 n1362_s7 (
    .F(n1362_12),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_next_vram4_3_8) 
);
defparam n1362_s7.INIT=8'hCA;
  LUT4 n1362_s8 (
    .F(n1362_13),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(ff_next_vram4_3_8),
    .I3(n1418_5) 
);
defparam n1362_s8.INIT=16'hCA00;
  LUT3 n1366_s7 (
    .F(n1366_12),
    .I0(ff_dy[0]),
    .I1(n1366_14),
    .I2(ff_next_vram4_3_8) 
);
defparam n1366_s7.INIT=8'h53;
  LUT3 n1366_s8 (
    .F(n1366_13),
    .I0(n1366_15),
    .I1(ff_sy[0]),
    .I2(ff_next_vram4_3_8) 
);
defparam n1366_s8.INIT=8'hC5;
  LUT4 n1370_s7 (
    .F(n1370_12),
    .I0(n1370_15),
    .I1(n1418_5),
    .I2(n1370_16),
    .I3(ff_cache_vram_address_16_9) 
);
defparam n1370_s7.INIT=16'h7707;
  LUT4 n1370_s8 (
    .F(n1370_13),
    .I0(ff_cache_vram_address_16_9),
    .I1(ff_dx[7]),
    .I2(ff_sx[7]),
    .I3(n1418_5) 
);
defparam n1370_s8.INIT=16'h0BBB;
  LUT4 n1370_s9 (
    .F(n1370_14),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(ff_next_vram3_7_10) 
);
defparam n1370_s9.INIT=16'h6000;
  LUT4 n1374_s7 (
    .F(n1374_12),
    .I0(ff_sx[6]),
    .I1(n1370_14),
    .I2(n1374_14),
    .I3(n1418_5) 
);
defparam n1374_s7.INIT=16'hB000;
  LUT4 n1374_s8 (
    .F(n1374_13),
    .I0(ff_dx[6]),
    .I1(n1370_14),
    .I2(ff_cache_vram_address_16_9),
    .I3(n1374_15) 
);
defparam n1374_s8.INIT=16'h0B00;
  LUT4 n1378_s7 (
    .F(n1378_12),
    .I0(ff_sx[5]),
    .I1(n1370_14),
    .I2(n1378_14),
    .I3(n1418_5) 
);
defparam n1378_s7.INIT=16'hB000;
  LUT4 n1378_s8 (
    .F(n1378_13),
    .I0(ff_dx[5]),
    .I1(n1370_14),
    .I2(ff_cache_vram_address_16_9),
    .I3(n1378_15) 
);
defparam n1378_s8.INIT=16'h0B00;
  LUT4 n1382_s7 (
    .F(n1382_12),
    .I0(ff_sx[4]),
    .I1(n1370_14),
    .I2(n1382_14),
    .I3(n1418_5) 
);
defparam n1382_s7.INIT=16'hB000;
  LUT4 n1382_s8 (
    .F(n1382_13),
    .I0(ff_dx[4]),
    .I1(n1370_14),
    .I2(ff_cache_vram_address_16_9),
    .I3(n1382_15) 
);
defparam n1382_s8.INIT=16'h0B00;
  LUT4 n1386_s7 (
    .F(n1386_12),
    .I0(ff_sx[3]),
    .I1(n1370_14),
    .I2(n1386_14),
    .I3(n1418_5) 
);
defparam n1386_s7.INIT=16'hB000;
  LUT4 n1386_s8 (
    .F(n1386_13),
    .I0(ff_dx[3]),
    .I1(n1370_14),
    .I2(ff_cache_vram_address_16_9),
    .I3(n1386_15) 
);
defparam n1386_s8.INIT=16'h0B00;
  LUT4 n1390_s7 (
    .F(n1390_12),
    .I0(ff_sx[2]),
    .I1(n1370_14),
    .I2(n1390_14),
    .I3(n1418_5) 
);
defparam n1390_s7.INIT=16'hB000;
  LUT4 n1390_s8 (
    .F(n1390_13),
    .I0(ff_dx[2]),
    .I1(n1370_14),
    .I2(ff_cache_vram_address_16_9),
    .I3(n1390_15) 
);
defparam n1390_s8.INIT=16'h0B00;
  LUT4 n1394_s7 (
    .F(n1394_12),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(ff_next_vram4_3_8),
    .I3(w_4colors_mode_5) 
);
defparam n1394_s7.INIT=16'h0C0A;
  LUT4 n1394_s8 (
    .F(n1394_13),
    .I0(ff_dx[1]),
    .I1(n805_36),
    .I2(ff_dx[2]),
    .I3(w_4colors_mode) 
);
defparam n1394_s8.INIT=16'h0777;
  LUT4 n1394_s9 (
    .F(n1394_14),
    .I0(ff_sx[1]),
    .I1(n1370_14),
    .I2(n1394_15),
    .I3(n1418_5) 
);
defparam n1394_s9.INIT=16'hB000;
  LUT3 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_maj),
    .I1(n946_8),
    .I2(n490_8) 
);
defparam ff_dx_8_s4.INIT=8'h80;
  LUT4 n1464_s3 (
    .F(n1464_8),
    .I0(n1466_4),
    .I1(n1463_8),
    .I2(n1466_17),
    .I3(n1464_9) 
);
defparam n1464_s3.INIT=16'h4000;
  LUT3 n1463_s3 (
    .F(n1463_8),
    .I0(n1463_12),
    .I1(n209_6),
    .I2(n1468_9) 
);
defparam n1463_s3.INIT=8'h07;
  LUT4 n1463_s4 (
    .F(n1463_9),
    .I0(ff_next_state[5]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1468_12),
    .I3(n1466_17) 
);
defparam n1463_s4.INIT=16'h4F00;
  LUT4 n1122_s3 (
    .F(n1122_8),
    .I0(n1106_9),
    .I1(n1122_9),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n1122_s3.INIT=16'h35CC;
  LUT4 n1121_s3 (
    .F(n1121_8),
    .I0(n1105_9),
    .I1(n1121_9),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n1121_s3.INIT=16'h35CC;
  LUT4 n1120_s3 (
    .F(n1120_8),
    .I0(ff_dx[0]),
    .I1(w_cache_vram_rdata[6]),
    .I2(n833_27),
    .I3(w_cache_vram_rdata[2]) 
);
defparam n1120_s3.INIT=16'hF10B;
  LUT4 n1119_s3 (
    .F(n1119_8),
    .I0(ff_dx[0]),
    .I1(w_cache_vram_rdata[7]),
    .I2(n833_27),
    .I3(w_cache_vram_rdata[3]) 
);
defparam n1119_s3.INIT=16'hF10B;
  LUT4 n946_s3 (
    .F(n946_8),
    .I0(w_next_nyb[2]),
    .I1(n946_9),
    .I2(n946_10),
    .I3(n985_9) 
);
defparam n946_s3.INIT=16'hBF00;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_flush_start_13),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s7.INIT=16'hFDBF;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_12),
    .I0(ff_state[1]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_write_10) 
);
defparam ff_cache_flush_start_s8.INIT=16'hE000;
  LUT4 ff_count_valid_s5 (
    .F(ff_count_valid_10),
    .I0(ff_count_valid_12),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_count_valid_s5.INIT=16'h0110;
  LUT4 ff_count_valid_s6 (
    .F(ff_count_valid_11),
    .I0(ff_count_valid_15),
    .I1(ff_state[5]),
    .I2(n1466_11),
    .I3(ff_state[4]) 
);
defparam ff_count_valid_s6.INIT=16'h0100;
  LUT4 n1309_s15 (
    .F(n1309_22),
    .I0(n1309_23),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(n1468_12) 
);
defparam n1309_s15.INIT=16'h8000;
  LUT4 n209_s3 (
    .F(n209_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(n209_7),
    .I3(n209_8) 
);
defparam n209_s3.INIT=16'h1000;
  LUT4 n490_s5 (
    .F(n490_8),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n490_s5.INIT=16'h4000;
  LUT3 n490_s6 (
    .F(n490_9),
    .I0(n490_8),
    .I1(n209_6),
    .I2(ff_start) 
);
defparam n490_s6.INIT=8'h0B;
  LUT4 n835_s2 (
    .F(n835_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n835_6),
    .I3(n895_4) 
);
defparam n835_s2.INIT=16'h1000;
  LUT2 n1418_s3 (
    .F(n1418_6),
    .I0(ff_state[1]),
    .I1(n1418_4) 
);
defparam n1418_s3.INIT=4'h8;
  LUT4 n1465_s4 (
    .F(n1465_7),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1465_s4.INIT=16'h1004;
  LUT4 n1465_s5 (
    .F(n1465_8),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_source_7_8) 
);
defparam n1465_s5.INIT=16'h8000;
  LUT3 n1465_s6 (
    .F(n1465_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_next_state[3]),
    .I2(n1468_12) 
);
defparam n1465_s6.INIT=8'hD0;
  LUT4 n1466_s5 (
    .F(n1466_8),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1466_s5.INIT=16'hFDE3;
  LUT2 n1466_s6 (
    .F(n1466_9),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n1466_s6.INIT=4'h4;
  LUT4 n1466_s7 (
    .F(n1466_10),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1466_s7.INIT=16'hEA2F;
  LUT4 n1466_s8 (
    .F(n1466_11),
    .I0(n1466_15),
    .I1(ff_state[0]),
    .I2(ff_state[5]),
    .I3(ff_state[1]) 
);
defparam n1466_s8.INIT=16'h1800;
  LUT4 n1466_s9 (
    .F(n1466_12),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_source_7_8) 
);
defparam n1466_s9.INIT=16'h4300;
  LUT4 n1466_s10 (
    .F(n1466_13),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n1226_6),
    .I3(n1400_4) 
);
defparam n1466_s10.INIT=16'h0040;
  LUT3 n1466_s11 (
    .F(n1466_14),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_next_state[2]),
    .I2(n1468_12) 
);
defparam n1466_s11.INIT=8'hD0;
  LUT4 n1467_s3 (
    .F(n1467_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1467_s3.INIT=16'hEBF7;
  LUT4 n1467_s4 (
    .F(n1467_7),
    .I0(w_cache_vram_rdata_en),
    .I1(n1468_12),
    .I2(ff_next_state[1]),
    .I3(ff_cache_flush_start_11) 
);
defparam n1467_s4.INIT=16'h7F00;
  LUT4 n1468_s5 (
    .F(n1468_8),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n1468_10),
    .I3(n1466_9) 
);
defparam n1468_s5.INIT=16'h4000;
  LUT3 n1468_s6 (
    .F(n1468_9),
    .I0(ff_command_enable_7),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_write_10) 
);
defparam n1468_s6.INIT=8'h40;
  LUT2 n1468_s7 (
    .F(n1468_10),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n1468_s7.INIT=4'h1;
  LUT2 n1468_s8 (
    .F(n1468_11),
    .I0(n209_6),
    .I1(n1463_12) 
);
defparam n1468_s8.INIT=4'h4;
  LUT3 n1468_s9 (
    .F(n1468_12),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_write_10) 
);
defparam n1468_s9.INIT=8'h40;
  LUT4 n1468_s10 (
    .F(n1468_13),
    .I0(n835_5),
    .I1(n209_6),
    .I2(ff_state[1]),
    .I3(n1468_15) 
);
defparam n1468_s10.INIT=16'h0700;
  LUT3 n1468_s11 (
    .F(n1468_14),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam n1468_s11.INIT=8'hC5;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_source_7_s4.INIT=8'h10;
  LUT4 ff_cache_vram_write_s6 (
    .F(ff_cache_vram_write_10),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_write_s6.INIT=16'h8000;
  LUT4 n1427_s13 (
    .F(n1427_17),
    .I0(n1427_24),
    .I1(n1427_25),
    .I2(n1427_26),
    .I3(n1427_27) 
);
defparam n1427_s13.INIT=16'h00F8;
  LUT3 n1427_s14 (
    .F(n1427_18),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[3]),
    .I2(n1427_24) 
);
defparam n1427_s14.INIT=8'h10;
  LUT4 n1427_s15 (
    .F(n1427_19),
    .I0(w_status_color[3]),
    .I1(n1427_28),
    .I2(n1427_29),
    .I3(n1427_30) 
);
defparam n1427_s15.INIT=16'h050C;
  LUT4 n1427_s16 (
    .F(n1427_20),
    .I0(n1427_30),
    .I1(n1427_31),
    .I2(n1427_32),
    .I3(n1350_5) 
);
defparam n1427_s16.INIT=16'h0E00;
  LUT4 n1427_s17 (
    .F(n1427_21),
    .I0(ff_logical_opration[2]),
    .I1(n1427_33),
    .I2(n1427_30),
    .I3(w_status_color[7]) 
);
defparam n1427_s17.INIT=16'hF400;
  LUT4 n1427_s18 (
    .F(n1427_22),
    .I0(n1430_15),
    .I1(ff_read_byte[7]),
    .I2(n1350_5),
    .I3(n1433_14) 
);
defparam n1427_s18.INIT=16'hF400;
  LUT4 n1427_s19 (
    .F(n1427_23),
    .I0(n1465_8),
    .I1(ff_read_byte[7]),
    .I2(ff_color[7]),
    .I3(n1466_13) 
);
defparam n1427_s19.INIT=16'h0777;
  LUT4 n1430_s14 (
    .F(n1430_18),
    .I0(n1430_23),
    .I1(n1430_24),
    .I2(n1427_25),
    .I3(n1430_25) 
);
defparam n1430_s14.INIT=16'hCA00;
  LUT2 n1430_s15 (
    .F(n1430_19),
    .I0(n1430_23),
    .I1(n1442_18) 
);
defparam n1430_s15.INIT=4'h8;
  LUT4 n1430_s16 (
    .F(n1430_20),
    .I0(n1430_26),
    .I1(n1430_27),
    .I2(n1430_28),
    .I3(n1430_29) 
);
defparam n1430_s16.INIT=16'h0A0C;
  LUT4 n1430_s17 (
    .F(n1430_21),
    .I0(n1430_30),
    .I1(n1427_30),
    .I2(w_status_color[6]),
    .I3(n1430_31) 
);
defparam n1430_s17.INIT=16'h1E00;
  LUT4 n1430_s18 (
    .F(n1430_22),
    .I0(n1465_8),
    .I1(ff_read_byte[6]),
    .I2(ff_color[6]),
    .I3(n1466_13) 
);
defparam n1430_s18.INIT=16'h0777;
  LUT4 n1433_s13 (
    .F(n1433_17),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1433_s13.INIT=16'hED3F;
  LUT4 n1433_s16 (
    .F(n1433_20),
    .I0(n1433_21),
    .I1(w_status_color[5]),
    .I2(n1427_30),
    .I3(n1350_5) 
);
defparam n1433_s16.INIT=16'h3A00;
  LUT2 n1436_s14 (
    .F(n1436_18),
    .I0(n1436_24),
    .I1(n1436_25) 
);
defparam n1436_s14.INIT=4'h8;
  LUT3 n1436_s15 (
    .F(n1436_19),
    .I0(n1430_23),
    .I1(n1430_24),
    .I2(n1427_25) 
);
defparam n1436_s15.INIT=8'hCA;
  LUT3 n1436_s16 (
    .F(n1436_20),
    .I0(n1430_23),
    .I1(ff_logical_opration[3]),
    .I2(n1436_21) 
);
defparam n1436_s16.INIT=8'h0D;
  LUT3 n1436_s17 (
    .F(n1436_21),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n833_27) 
);
defparam n1436_s17.INIT=8'hBC;
  LUT4 n1436_s18 (
    .F(n1436_22),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[4]) 
);
defparam n1436_s18.INIT=16'hE100;
  LUT4 n1436_s19 (
    .F(n1436_23),
    .I0(n1436_26),
    .I1(w_status_color[4]),
    .I2(n1427_30),
    .I3(n1436_27) 
);
defparam n1436_s19.INIT=16'h3730;
  LUT3 n1442_s13 (
    .F(n1442_17),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n833_27) 
);
defparam n1442_s13.INIT=8'hD3;
  LUT4 n1442_s14 (
    .F(n1442_18),
    .I0(n1430_27),
    .I1(n1430_26),
    .I2(ff_logical_opration[3]),
    .I3(ff_logical_opration[2]) 
);
defparam n1442_s14.INIT=16'h0C0A;
  LUT4 n1442_s15 (
    .F(n1442_19),
    .I0(n1350_5),
    .I1(ff_read_byte[2]),
    .I2(n1442_17),
    .I3(n1433_14) 
);
defparam n1442_s15.INIT=16'hEF00;
  LUT4 n1445_s12 (
    .F(n1445_16),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n1445_s12.INIT=16'h0733;
  LUT3 n1448_s13 (
    .F(n1448_17),
    .I0(n1430_23),
    .I1(ff_logical_opration[3]),
    .I2(n1445_16) 
);
defparam n1448_s13.INIT=8'h0D;
  LUT4 n1366_s9 (
    .F(n1366_14),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n1366_s9.INIT=16'hCACC;
  LUT4 n1366_s10 (
    .F(n1366_15),
    .I0(ff_sx[8]),
    .I1(ff_sx[7]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n1366_s10.INIT=16'h3533;
  LUT3 n1370_s10 (
    .F(n1370_15),
    .I0(ff_sx[8]),
    .I1(ff_sx[6]),
    .I2(w_4colors_mode_5) 
);
defparam n1370_s10.INIT=8'hAC;
  LUT3 n1370_s11 (
    .F(n1370_16),
    .I0(ff_dx[8]),
    .I1(ff_dx[6]),
    .I2(w_4colors_mode_5) 
);
defparam n1370_s11.INIT=8'hAC;
  LUT4 n1374_s9 (
    .F(n1374_14),
    .I0(n1370_14),
    .I1(ff_sx[5]),
    .I2(ff_sx[7]),
    .I3(w_4colors_mode) 
);
defparam n1374_s9.INIT=16'hF0EE;
  LUT4 n1374_s10 (
    .F(n1374_15),
    .I0(n1370_14),
    .I1(ff_dx[5]),
    .I2(ff_dx[7]),
    .I3(w_4colors_mode) 
);
defparam n1374_s10.INIT=16'hF0EE;
  LUT4 n1378_s9 (
    .F(n1378_14),
    .I0(n1370_14),
    .I1(ff_sx[4]),
    .I2(ff_sx[6]),
    .I3(w_4colors_mode) 
);
defparam n1378_s9.INIT=16'hF0EE;
  LUT4 n1378_s10 (
    .F(n1378_15),
    .I0(n1370_14),
    .I1(ff_dx[4]),
    .I2(ff_dx[6]),
    .I3(w_4colors_mode) 
);
defparam n1378_s10.INIT=16'hF0EE;
  LUT4 n1382_s9 (
    .F(n1382_14),
    .I0(n1370_14),
    .I1(ff_sx[3]),
    .I2(ff_sx[5]),
    .I3(w_4colors_mode) 
);
defparam n1382_s9.INIT=16'hF0EE;
  LUT4 n1382_s10 (
    .F(n1382_15),
    .I0(n1370_14),
    .I1(ff_dx[3]),
    .I2(ff_dx[5]),
    .I3(w_4colors_mode) 
);
defparam n1382_s10.INIT=16'hF0EE;
  LUT4 n1386_s9 (
    .F(n1386_14),
    .I0(n1370_14),
    .I1(ff_sx[2]),
    .I2(ff_sx[4]),
    .I3(w_4colors_mode) 
);
defparam n1386_s9.INIT=16'hF0EE;
  LUT4 n1386_s10 (
    .F(n1386_15),
    .I0(n1370_14),
    .I1(ff_dx[2]),
    .I2(ff_dx[4]),
    .I3(w_4colors_mode) 
);
defparam n1386_s10.INIT=16'hF0EE;
  LUT4 n1390_s9 (
    .F(n1390_14),
    .I0(n1370_14),
    .I1(ff_sx[1]),
    .I2(ff_sx[3]),
    .I3(w_4colors_mode) 
);
defparam n1390_s9.INIT=16'hF0EE;
  LUT4 n1390_s10 (
    .F(n1390_15),
    .I0(n1370_14),
    .I1(ff_dx[1]),
    .I2(ff_dx[3]),
    .I3(w_4colors_mode) 
);
defparam n1390_s10.INIT=16'hF0EE;
  LUT4 n1394_s10 (
    .F(n1394_15),
    .I0(n1370_14),
    .I1(ff_sx[0]),
    .I2(ff_sx[2]),
    .I3(w_4colors_mode) 
);
defparam n1394_s10.INIT=16'hF0EE;
  LUT4 n1464_s4 (
    .F(n1464_9),
    .I0(ff_next_state[4]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1468_12),
    .I3(ff_count_valid_10) 
);
defparam n1464_s4.INIT=16'h004F;
  LUT4 n1122_s4 (
    .F(n1122_9),
    .I0(ff_dx[0]),
    .I1(w_cache_vram_rdata[4]),
    .I2(n833_27),
    .I3(w_cache_vram_rdata[0]) 
);
defparam n1122_s4.INIT=16'hF10B;
  LUT4 n1121_s4 (
    .F(n1121_9),
    .I0(ff_dx[0]),
    .I1(w_cache_vram_rdata[5]),
    .I2(n833_27),
    .I3(w_cache_vram_rdata[1]) 
);
defparam n1121_s4.INIT=16'hF10B;
  LUT3 n946_s4 (
    .F(n946_9),
    .I0(w_next_nyb[3]),
    .I1(w_next_nyb[4]),
    .I2(w_next_nyb[5]) 
);
defparam n946_s4.INIT=8'h01;
  LUT4 n946_s5 (
    .F(n946_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[6]),
    .I3(n946_11) 
);
defparam n946_s5.INIT=16'h0100;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_cache_flush_start_s9.INIT=16'h7F01;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_count_valid_s7.INIT=16'h3ED7;
  LUT4 n1309_s16 (
    .F(n1309_23),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n1309_s16.INIT=16'h8000;
  LUT3 n209_s4 (
    .F(n209_7),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(ff_nx[8]) 
);
defparam n209_s4.INIT=8'h01;
  LUT4 n209_s5 (
    .F(n209_8),
    .I0(ff_nx[2]),
    .I1(ff_nx[3]),
    .I2(ff_nx[4]),
    .I3(ff_nx[5]) 
);
defparam n209_s5.INIT=16'h0001;
  LUT4 n835_s3 (
    .F(n835_6),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n835_s3.INIT=16'h0001;
  LUT4 n1466_s12 (
    .F(n1466_15),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1466_s12.INIT=16'h2BBE;
  LUT4 n1468_s12 (
    .F(n1468_15),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n1466_9) 
);
defparam n1468_s12.INIT=16'h4200;
  LUT4 n1427_s20 (
    .F(n1427_24),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[1]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[1]) 
);
defparam n1427_s20.INIT=16'h823F;
  LUT4 n1427_s21 (
    .F(n1427_25),
    .I0(n1436_24),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[3]),
    .I3(n1436_25) 
);
defparam n1427_s21.INIT=16'hB030;
  LUT4 n1427_s22 (
    .F(n1427_26),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1427_s22.INIT=16'h1E00;
  LUT4 n1427_s23 (
    .F(n1427_27),
    .I0(ff_source[4]),
    .I1(w_status_color[1]),
    .I2(n1436_24),
    .I3(n1427_34) 
);
defparam n1427_s23.INIT=16'h4000;
  LUT4 n1427_s24 (
    .F(n1427_28),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[2]) 
);
defparam n1427_s24.INIT=16'h1EEF;
  LUT2 n1427_s25 (
    .F(n1427_29),
    .I0(n1427_35),
    .I1(ff_logical_opration[2]) 
);
defparam n1427_s25.INIT=4'h2;
  LUT3 n1427_s26 (
    .F(n1427_30),
    .I0(ff_source[4]),
    .I1(n1436_24),
    .I2(n1427_34) 
);
defparam n1427_s26.INIT=8'h40;
  LUT4 n1427_s27 (
    .F(n1427_31),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[1]),
    .I2(n1427_36),
    .I3(ff_source[7]) 
);
defparam n1427_s27.INIT=16'hBB0F;
  LUT4 n1427_s28 (
    .F(n1427_32),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[7]) 
);
defparam n1427_s28.INIT=16'hE100;
  LUT3 n1427_s29 (
    .F(n1427_33),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[1]) 
);
defparam n1427_s29.INIT=8'h7C;
  LUT4 n1430_s19 (
    .F(n1430_23),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(n1430_32),
    .I3(ff_source[0]) 
);
defparam n1430_s19.INIT=16'h0BF2;
  LUT4 n1430_s20 (
    .F(n1430_24),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[0]) 
);
defparam n1430_s20.INIT=16'h823F;
  LUT4 n1430_s21 (
    .F(n1430_25),
    .I0(w_status_color[0]),
    .I1(n1436_25),
    .I2(n1436_24),
    .I3(n833_27) 
);
defparam n1430_s21.INIT=16'h7F00;
  LUT3 n1430_s22 (
    .F(n1430_26),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[2]) 
);
defparam n1430_s22.INIT=8'h1E;
  LUT4 n1430_s23 (
    .F(n1430_27),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[2]) 
);
defparam n1430_s23.INIT=16'h823F;
  LUT3 n1430_s24 (
    .F(n1430_28),
    .I0(w_status_color[2]),
    .I1(n1436_24),
    .I2(n1436_25) 
);
defparam n1430_s24.INIT=8'h80;
  LUT4 n1430_s25 (
    .F(n1430_29),
    .I0(ff_source[4]),
    .I1(n1427_34),
    .I2(n1436_24),
    .I3(ff_logical_opration[2]) 
);
defparam n1430_s25.INIT=16'hBF00;
  LUT4 n1430_s26 (
    .F(n1430_30),
    .I0(n1430_33),
    .I1(n1430_34),
    .I2(n1430_35),
    .I3(w_status_color[6]) 
);
defparam n1430_s26.INIT=16'hFE03;
  LUT4 n1430_s27 (
    .F(n1430_31),
    .I0(ff_source[6]),
    .I1(n1430_36),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n1430_s27.INIT=16'h7000;
  LUT4 n1433_s17 (
    .F(n1433_21),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(n1433_22),
    .I3(ff_source[5]) 
);
defparam n1433_s17.INIT=16'h0BF2;
  LUT4 n1436_s20 (
    .F(n1436_24),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[3]) 
);
defparam n1436_s20.INIT=16'h0001;
  LUT4 n1436_s21 (
    .F(n1436_25),
    .I0(ff_source[4]),
    .I1(ff_source[5]),
    .I2(ff_source[6]),
    .I3(ff_source[7]) 
);
defparam n1436_s21.INIT=16'h0001;
  LUT4 n1436_s22 (
    .F(n1436_26),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1436_s22.INIT=16'h070C;
  LUT4 n1436_s23 (
    .F(n1436_27),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[1]),
    .I2(n1427_36),
    .I3(ff_source[4]) 
);
defparam n1436_s23.INIT=16'hBB0F;
  LUT3 n946_s6 (
    .F(n946_11),
    .I0(w_next_nyb[7]),
    .I1(w_next_nyb[8]),
    .I2(w_next_nyb[9]) 
);
defparam n946_s6.INIT=8'h01;
  LUT4 n1427_s30 (
    .F(n1427_34),
    .I0(ff_source[5]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1427_s30.INIT=16'h0100;
  LUT4 n1427_s31 (
    .F(n1427_35),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[3]),
    .I2(w_status_color[3]),
    .I3(ff_logical_opration[1]) 
);
defparam n1427_s31.INIT=16'h7CC4;
  LUT3 n1427_s32 (
    .F(n1427_36),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1427_s32.INIT=8'h10;
  LUT4 n1430_s28 (
    .F(n1430_32),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1430_s28.INIT=16'hF5CB;
  LUT4 n1430_s29 (
    .F(n1430_33),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1430_s29.INIT=16'h070C;
  LUT3 n1430_s30 (
    .F(n1430_34),
    .I0(w_status_color[6]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[1]) 
);
defparam n1430_s30.INIT=8'h40;
  LUT4 n1430_s31 (
    .F(n1430_35),
    .I0(ff_source[6]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1430_s31.INIT=16'h0100;
  LUT3 n1430_s32 (
    .F(n1430_36),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1430_s32.INIT=8'hE1;
  LUT4 n1433_s18 (
    .F(n1433_22),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1433_s18.INIT=16'hF5CB;
  LUT4 n1414_s2 (
    .F(n1414_6),
    .I0(n1406_4),
    .I1(ff_state[5]),
    .I2(ff_state[1]),
    .I3(n1410_3) 
);
defparam n1414_s2.INIT=16'h00EF;
  LUT4 n1433_s19 (
    .F(n1433_24),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[3]),
    .I2(n1427_24),
    .I3(n1436_21) 
);
defparam n1433_s19.INIT=16'h00EF;
  LUT4 n1439_s14 (
    .F(n1439_19),
    .I0(ff_read_byte[3]),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(n833_27) 
);
defparam n1439_s14.INIT=16'hA20A;
  LUT4 n1442_s16 (
    .F(n1442_21),
    .I0(n1350_5),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(n833_27) 
);
defparam n1442_s16.INIT=16'h0450;
  LUT4 n835_s4 (
    .F(n835_8),
    .I0(n835_5),
    .I1(w_register_write),
    .I2(n209_6),
    .I3(n525_4) 
);
defparam n835_s4.INIT=16'h1000;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_15),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_count_valid_s9.INIT=16'hFE00;
  LUT4 n1463_s6 (
    .F(n1463_12),
    .I0(ff_state[2]),
    .I1(ff_source_7_8),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1463_s6.INIT=16'h0004;
  LUT4 ff_sx_8_s4 (
    .F(ff_sx_8_10),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_enable),
    .I3(ff_count_valid) 
);
defparam ff_sx_8_s4.INIT=16'hBAAA;
  LUT4 n1466_s13 (
    .F(n1466_17),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(n1466_10),
    .I3(n1466_11) 
);
defparam n1466_s13.INIT=16'h00FE;
  LUT3 n1410_s2 (
    .F(n1410_6),
    .I0(ff_state[3]),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n1410_s2.INIT=8'h01;
  LUT3 n1422_s1 (
    .F(n1422_5),
    .I0(n1226_5),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n1422_s1.INIT=8'h01;
  LUT4 n2259_s2 (
    .F(n2259_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2259_4) 
);
defparam n2259_s2.INIT=16'h1000;
  LUT4 n2064_s2 (
    .F(n2064_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2064_4) 
);
defparam n2064_s2.INIT=16'h1000;
  LUT4 n799_s2 (
    .F(n799_6),
    .I0(reg_nx[2]),
    .I1(n772_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n799_s2.INIT=16'hAAAC;
  LUT4 n798_s2 (
    .F(n798_6),
    .I0(reg_nx[3]),
    .I1(n771_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n798_s2.INIT=16'hAAAC;
  LUT4 n797_s2 (
    .F(n797_6),
    .I0(reg_nx[4]),
    .I1(n770_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n797_s2.INIT=16'hAAAC;
  LUT4 n796_s2 (
    .F(n796_6),
    .I0(reg_nx[5]),
    .I1(n769_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n796_s2.INIT=16'hAAAC;
  LUT4 n795_s2 (
    .F(n795_6),
    .I0(reg_nx[6]),
    .I1(n768_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n795_s2.INIT=16'hAAAC;
  LUT4 n794_s2 (
    .F(n794_6),
    .I0(reg_nx[7]),
    .I1(n767_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n794_s2.INIT=16'hAAAC;
  LUT4 n793_s2 (
    .F(n793_6),
    .I0(reg_nx[8]),
    .I1(n766_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n793_s2.INIT=16'hAAAC;
  LUT4 n217_s2 (
    .F(n217_6),
    .I0(reg_sx[0]),
    .I1(w_next_sx[0]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n217_s2.INIT=16'hAAAC;
  LUT4 n216_s2 (
    .F(n216_6),
    .I0(reg_sx[1]),
    .I1(w_next_sx[1]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n216_s2.INIT=16'hAAAC;
  LUT4 n215_s2 (
    .F(n215_6),
    .I0(reg_sx[2]),
    .I1(w_next_sx[2]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n215_s2.INIT=16'hAAAC;
  LUT4 n214_s2 (
    .F(n214_6),
    .I0(reg_sx[3]),
    .I1(w_next_sx[3]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n214_s2.INIT=16'hAAAC;
  LUT4 n213_s2 (
    .F(n213_6),
    .I0(reg_sx[4]),
    .I1(w_next_sx[4]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n213_s2.INIT=16'hAAAC;
  LUT4 n212_s2 (
    .F(n212_6),
    .I0(reg_sx[5]),
    .I1(w_next_sx[5]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n212_s2.INIT=16'hAAAC;
  LUT4 n211_s2 (
    .F(n211_6),
    .I0(reg_sx[6]),
    .I1(w_next_sx[6]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n211_s2.INIT=16'hAAAC;
  LUT4 n210_s2 (
    .F(n210_6),
    .I0(reg_sx[7]),
    .I1(w_next_sx[7]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n210_s2.INIT=16'hAAAC;
  LUT4 n209_s6 (
    .F(n209_10),
    .I0(reg_sx[8]),
    .I1(w_next_sx[8]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n209_s6.INIT=16'hAAAC;
  LUT3 w_next_2_s3 (
    .F(w_next[2]),
    .I0(w_next[0]),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam w_next_2_s3.INIT=8'h10;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1118_s4 (
    .F(n1118_11),
    .I0(reg_screen_mode[3]),
    .I1(n833_27),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1118_s4.INIT=16'h0800;
  LUT4 n1117_s4 (
    .F(n1117_11),
    .I0(reg_screen_mode[3]),
    .I1(n833_27),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1117_s4.INIT=16'h0800;
  LUT4 n1116_s4 (
    .F(n1116_11),
    .I0(reg_screen_mode[3]),
    .I1(n833_27),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1116_s4.INIT=16'h0800;
  LUT4 n1115_s4 (
    .F(n1115_11),
    .I0(reg_screen_mode[3]),
    .I1(n833_27),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1115_s4.INIT=16'h0800;
  LUT4 n1433_s20 (
    .F(n1433_26),
    .I0(n1436_21),
    .I1(ff_read_byte[5]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n1433_s20.INIT=16'h0777;
  LUT4 n1436_s24 (
    .F(n1436_29),
    .I0(n1436_21),
    .I1(ff_read_byte[4]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n1436_s24.INIT=16'h0777;
  LUT4 w_next_0_s1 (
    .F(w_next[0]),
    .I0(reg_screen_mode[3]),
    .I1(n833_27),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_0_s1.INIT=16'h8FFF;
  LUT4 n1121_s6 (
    .F(n1121_12),
    .I0(w_status_color[1]),
    .I1(n1121_8),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1121_s6.INIT=16'h030A;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_17),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1122_s6 (
    .F(n1122_12),
    .I0(w_status_color[0]),
    .I1(n1122_8),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1122_s6.INIT=16'h030A;
  LUT4 n1123_s4 (
    .F(n1123_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1123_s4.INIT=16'h0C0A;
  LUT4 n1124_s4 (
    .F(n1124_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1124_s4.INIT=16'h0C0A;
  LUT4 n1125_s4 (
    .F(n1125_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1125_s4.INIT=16'h0C0A;
  LUT4 n1126_s4 (
    .F(n1126_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1126_s4.INIT=16'h0C0A;
  LUT4 n1127_s4 (
    .F(n1127_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1127_s4.INIT=16'h0C0A;
  LUT4 n1128_s4 (
    .F(n1128_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1128_s4.INIT=16'h0C0A;
  LUT4 n1129_s4 (
    .F(n1129_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1129_s4.INIT=16'h0C0A;
  LUT4 n1130_s4 (
    .F(n1130_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1130_s4.INIT=16'h0C0A;
  LUT4 n1464_s6 (
    .F(n1464_12),
    .I0(n1464_8),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_cache_vram_valid) 
);
defparam n1464_s6.INIT=16'h0C05;
  LUT2 ff_state_5_s4 (
    .F(ff_state_5_10),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s4.INIT=4'hB;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2127_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2259_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2352_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2352_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2352_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n2359_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1330_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1334_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1338_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1342_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1346_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1350_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1354_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1358_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1362_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1366_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1370_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1374_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1378_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1382_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1386_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1390_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1394_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1309_21),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1170_7),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1400_3),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1427_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1430_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1433_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1436_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1439_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1442_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1445_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1448_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1502_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1503_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1504_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1505_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1506_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1507_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1508_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1509_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1226_4),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1406_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1410_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1414_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1418_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1422_5),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2064_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_8_s1 (
    .Q(ff_sx[8]),
    .D(n209_10),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(ff_sx[7]),
    .D(n210_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(ff_sx[6]),
    .D(n211_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(ff_sx[5]),
    .D(n212_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(ff_sx[4]),
    .D(n213_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(ff_sx[3]),
    .D(n214_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(ff_sx[2]),
    .D(n215_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(ff_sx[1]),
    .D(n216_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(ff_sx[0]),
    .D(n217_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n291_3),
    .CLK(clk85m),
    .CE(n249_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n292_3),
    .CLK(clk85m),
    .CE(n249_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n293_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n294_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n295_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n296_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n297_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n298_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n299_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n300_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n602_3),
    .CLK(clk85m),
    .CE(n525_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n603_3),
    .CLK(clk85m),
    .CE(n525_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n604_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n605_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n606_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n607_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n608_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n609_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n610_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n611_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n793_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n794_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n795_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n796_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n797_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n798_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n799_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n800_4),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n801_4),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n890_3),
    .CLK(clk85m),
    .CE(n835_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n891_3),
    .CLK(clk85m),
    .CE(n835_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n892_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n893_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n894_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n895_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n896_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n897_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n898_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n899_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n946_7),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n947_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n948_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n949_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n950_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n951_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n952_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n953_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n954_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n955_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_6),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1115_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1116_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1117_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1118_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1119_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1120_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1463_7),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1465_3),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1466_3),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
defparam ff_state_2_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1467_3),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1468_3),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1452_19),
    .CLK(clk85m),
    .CE(ff_count_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_count_valid_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n490_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n491_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n492_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n493_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n494_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n495_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n496_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n497_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n498_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_pixel_1_s3 (
    .Q(w_status_color[1]),
    .D(n1121_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s3.INIT=1'b0;
  DFFC ff_read_pixel_0_s3 (
    .Q(w_status_color[0]),
    .D(n1122_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s3.INIT=1'b0;
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1123_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1124_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1125_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1126_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1127_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1128_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1129_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1130_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  DFFC ff_state_4_s3 (
    .Q(ff_state[4]),
    .D(n1464_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_state_4_s3.INIT=1'b0;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(ff_sx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(ff_sx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(ff_sx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(ff_sx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(ff_sx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(ff_sx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(ff_sx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(ff_sx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_0_COUT ),
    .I0(ff_sx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_0_COUT ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU n925_s (
    .SUM(n925_1),
    .COUT(n925_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n925_s.ALU_MODE=0;
  ALU n924_s (
    .SUM(n924_1),
    .COUT(n924_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n925_2) 
);
defparam n924_s.ALU_MODE=0;
  ALU n923_s (
    .SUM(n923_1),
    .COUT(n923_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n924_2) 
);
defparam n923_s.ALU_MODE=0;
  ALU n922_s (
    .SUM(n922_1),
    .COUT(n922_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n923_2) 
);
defparam n922_s.ALU_MODE=0;
  ALU n921_s (
    .SUM(n921_1),
    .COUT(n921_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n922_2) 
);
defparam n921_s.ALU_MODE=0;
  ALU n920_s (
    .SUM(n920_1),
    .COUT(n920_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n921_2) 
);
defparam n920_s.ALU_MODE=0;
  ALU n919_s (
    .SUM(n919_1),
    .COUT(n919_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n920_2) 
);
defparam n919_s.ALU_MODE=0;
  ALU n918_s (
    .SUM(n918_1),
    .COUT(n918_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n919_2) 
);
defparam n918_s.ALU_MODE=0;
  ALU n917_s (
    .SUM(n917_1),
    .COUT(n917_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n918_2) 
);
defparam n917_s.ALU_MODE=0;
  ALU n916_s (
    .SUM(n916_1),
    .COUT(n916_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n917_2) 
);
defparam n916_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n985_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n774_s (
    .SUM(n774_2),
    .COUT(n774_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n774_s.ALU_MODE=1;
  ALU n773_s (
    .SUM(n773_2),
    .COUT(n773_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n774_3) 
);
defparam n773_s.ALU_MODE=1;
  ALU n772_s (
    .SUM(n772_2),
    .COUT(n772_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n773_3) 
);
defparam n772_s.ALU_MODE=1;
  ALU n771_s (
    .SUM(n771_2),
    .COUT(n771_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n772_3) 
);
defparam n771_s.ALU_MODE=1;
  ALU n770_s (
    .SUM(n770_2),
    .COUT(n770_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n771_3) 
);
defparam n770_s.ALU_MODE=1;
  ALU n769_s (
    .SUM(n769_2),
    .COUT(n769_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n770_3) 
);
defparam n769_s.ALU_MODE=1;
  ALU n768_s (
    .SUM(n768_2),
    .COUT(n768_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n769_3) 
);
defparam n768_s.ALU_MODE=1;
  ALU n767_s (
    .SUM(n767_2),
    .COUT(n767_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n768_3) 
);
defparam n767_s.ALU_MODE=1;
  ALU n766_s (
    .SUM(n766_2),
    .COUT(n766_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n767_3) 
);
defparam n766_s.ALU_MODE=1;
  MUX2_LUT5 n1105_s5 (
    .O(n1105_9),
    .I0(n1105_6),
    .I1(n1105_7),
    .S0(ff_dx[1]) 
);
  MUX2_LUT5 n1106_s5 (
    .O(n1106_9),
    .I0(n1106_6),
    .I1(n1106_7),
    .S0(ff_dx[1]) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .n1554_5(n1554_5),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .n1554_8(n1554_8),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_busy(ff_busy),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  n1223_5,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  reg_sprite_disable,
  n140_9,
  ff_vram_valid,
  n833_27,
  w_cpu_vram_valid,
  w_ic_vram_valid,
  w_command_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_screen_mode_vram_address,
  w_ic_vram_address,
  w_cpu_vram_address,
  reg_sprite_attribute_table_base,
  w_command_vram_address,
  ff_current_plane_num,
  ff_vram_refresh,
  w_sdram_refresh,
  w_sdram_write,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n1554_5,
  w_vram_address1_16_7,
  n1554_8,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input n1223_5;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input reg_sprite_disable;
input n140_9;
input ff_vram_valid;
input n833_27;
input w_cpu_vram_valid;
input w_ic_vram_valid;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_screen_mode_vram_address;
input [16:0] w_ic_vram_address;
input [16:0] w_cpu_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [16:2] w_command_vram_address;
input [4:0] ff_current_plane_num;
output ff_vram_refresh;
output w_sdram_refresh;
output w_sdram_write;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n1554_5;
output w_vram_address1_16_7;
output n1554_8;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n601_3;
wire n48_3;
wire n184_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n1604_3;
wire n1636_3;
wire n1676_3;
wire n1684_3;
wire n1717_3;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_9;
wire n371_10;
wire n35_8;
wire n34_10;
wire n1554_6;
wire w_vram_address1_16_4;
wire w_vram_address1_16_5;
wire w_vram_address1_16_6;
wire w_vram_address1_15_4;
wire w_vram_address1_15_5;
wire w_vram_address1_14_4;
wire w_vram_address1_14_5;
wire w_vram_address1_13_4;
wire w_vram_address1_13_5;
wire w_vram_address1_12_4;
wire w_vram_address1_12_5;
wire w_vram_address1_11_4;
wire w_vram_address1_11_5;
wire w_vram_address1_10_4;
wire w_vram_address1_10_5;
wire w_vram_address1_9_4;
wire w_vram_address1_9_5;
wire w_vram_address1_8_4;
wire w_vram_address1_8_5;
wire w_vram_address1_7_4;
wire w_vram_address1_7_5;
wire w_vram_address1_6_4;
wire w_vram_address1_6_5;
wire w_vram_address1_5_4;
wire w_vram_address1_5_5;
wire w_vram_address1_4_4;
wire w_vram_address1_4_5;
wire w_vram_address1_3_4;
wire w_vram_address1_3_5;
wire w_vram_address1_2_4;
wire w_vram_address1_2_5;
wire w_vram_address1_1_4;
wire w_vram_address1_1_5;
wire w_vram_address1_0_4;
wire n184_4;
wire n184_5;
wire n36_11;
wire n1554_7;
wire w_vram_address1_16_8;
wire w_vram_address1_16_9;
wire w_vram_address1_15_6;
wire w_vram_address1_15_7;
wire w_vram_address1_14_6;
wire w_vram_address1_14_7;
wire w_vram_address1_13_6;
wire w_vram_address1_13_7;
wire w_vram_address1_12_6;
wire w_vram_address1_12_7;
wire w_vram_address1_11_6;
wire w_vram_address1_11_7;
wire w_vram_address1_10_6;
wire w_vram_address1_10_7;
wire w_vram_address1_9_6;
wire w_vram_address1_9_7;
wire w_vram_address1_8_6;
wire w_vram_address1_8_7;
wire w_vram_address1_7_6;
wire w_vram_address1_7_7;
wire w_vram_address1_6_6;
wire w_vram_address1_6_7;
wire w_vram_address1_5_6;
wire w_vram_address1_5_7;
wire w_vram_address1_4_6;
wire w_vram_address1_4_7;
wire w_vram_address1_3_6;
wire w_vram_address1_3_7;
wire w_vram_address1_2_6;
wire w_vram_address1_2_7;
wire w_vram_address1_1_6;
wire ff_vram_write_9;
wire n50_8;
wire n370_10;
wire [16:0] w_vram_address1;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n601_s0 (
    .F(n601_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n601_s0.INIT=8'h10;
  LUT3 n48_s0 (
    .F(n48_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n48_s0.INIT=8'h10;
  LUT4 w_vram_address1_16_s0 (
    .F(w_vram_address1[16]),
    .I0(w_vram_address1_16_4),
    .I1(w_vram_address1_16_5),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_16_7) 
);
defparam w_vram_address1_16_s0.INIT=16'hCF5C;
  LUT4 w_vram_address1_15_s0 (
    .F(w_vram_address1[15]),
    .I0(w_vram_address1_15_4),
    .I1(w_vram_address1_16_5),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_15_5) 
);
defparam w_vram_address1_15_s0.INIT=16'hFCCA;
  LUT4 w_vram_address1_14_s0 (
    .F(w_vram_address1[14]),
    .I0(w_vram_address1_14_4),
    .I1(w_vram_address1_15_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_14_5) 
);
defparam w_vram_address1_14_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_13_s0 (
    .F(w_vram_address1[13]),
    .I0(w_vram_address1_14_4),
    .I1(w_vram_address1_13_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_13_5) 
);
defparam w_vram_address1_13_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_12_s0 (
    .F(w_vram_address1[12]),
    .I0(w_vram_address1_12_4),
    .I1(w_vram_address1_13_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_12_5) 
);
defparam w_vram_address1_12_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_11_s0 (
    .F(w_vram_address1[11]),
    .I0(w_vram_address1_12_4),
    .I1(w_vram_address1_11_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_11_5) 
);
defparam w_vram_address1_11_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_10_s0 (
    .F(w_vram_address1[10]),
    .I0(w_vram_address1_11_4),
    .I1(w_vram_address1_10_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_10_5) 
);
defparam w_vram_address1_10_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_9_s0 (
    .F(w_vram_address1[9]),
    .I0(w_vram_address1_10_4),
    .I1(w_vram_address1_9_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_9_5) 
);
defparam w_vram_address1_9_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_8_s0 (
    .F(w_vram_address1[8]),
    .I0(w_vram_address1_9_4),
    .I1(w_vram_address1_8_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_8_5) 
);
defparam w_vram_address1_8_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_7_s0 (
    .F(w_vram_address1[7]),
    .I0(w_vram_address1_8_4),
    .I1(w_vram_address1_7_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_7_5) 
);
defparam w_vram_address1_7_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_6_s0 (
    .F(w_vram_address1[6]),
    .I0(w_vram_address1_7_4),
    .I1(w_vram_address1_6_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_6_5) 
);
defparam w_vram_address1_6_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_5_s0 (
    .F(w_vram_address1[5]),
    .I0(w_vram_address1_6_4),
    .I1(w_vram_address1_5_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_5_5) 
);
defparam w_vram_address1_5_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_4_s0 (
    .F(w_vram_address1[4]),
    .I0(w_vram_address1_5_4),
    .I1(w_vram_address1_4_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_4_5) 
);
defparam w_vram_address1_4_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_3_s0 (
    .F(w_vram_address1[3]),
    .I0(w_vram_address1_4_4),
    .I1(w_vram_address1_3_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_3_5) 
);
defparam w_vram_address1_3_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_2_s0 (
    .F(w_vram_address1[2]),
    .I0(w_vram_address1_3_4),
    .I1(w_vram_address1_2_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_2_5) 
);
defparam w_vram_address1_2_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_1_s0 (
    .F(w_vram_address1[1]),
    .I0(w_vram_address1_2_4),
    .I1(w_vram_address1_1_4),
    .I2(w_vram_address1_16_7),
    .I3(w_vram_address1_1_5) 
);
defparam w_vram_address1_1_s0.INIT=16'h033A;
  LUT4 w_vram_address1_0_s0 (
    .F(w_vram_address1[0]),
    .I0(w_vram_address1_16_7),
    .I1(w_vram_address1_16_4),
    .I2(w_vram_address1_1_4),
    .I3(w_vram_address1_0_4) 
);
defparam w_vram_address1_0_s0.INIT=16'h110F;
  LUT4 n184_s0 (
    .F(n184_3),
    .I0(n184_4),
    .I1(n184_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(w_vram_address1_16_7) 
);
defparam n184_s0.INIT=16'hBBB0;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n184_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n184_5),
    .I3(w_vram_address1_16_7) 
);
defparam n185_s0.INIT=16'hFAFC;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n184_4),
    .I1(n184_5),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(w_vram_address1_16_7) 
);
defparam n186_s0.INIT=16'h7770;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n184_4),
    .I1(n184_5),
    .I2(w_command_vram_wdata_mask[0]),
    .I3(w_vram_address1_16_7) 
);
defparam n187_s0.INIT=16'hDDF0;
  LUT4 n1604_s0 (
    .F(n1604_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1604_s0.INIT=16'h1000;
  LUT4 n1636_s0 (
    .F(n1636_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1636_s0.INIT=16'h1000;
  LUT4 n1676_s0 (
    .F(n1676_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1676_s0.INIT=16'h4000;
  LUT4 n1684_s0 (
    .F(n1684_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1684_s0.INIT=16'h1000;
  LUT2 n1717_s0 (
    .F(n1717_3),
    .I0(ff_reset_n2_1),
    .I1(n1636_3) 
);
defparam n1717_s0.INIT=4'h8;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(w_sdram_valid),
    .I1(n1554_6),
    .I2(n1223_5),
    .I3(n1554_5) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h0100;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(n1554_6),
    .I2(n1554_5) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'h7F;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(w_vram_address1_16_7),
    .I1(n36_11),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s4 (
    .F(n372_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n372_s4.INIT=16'hAC00;
  LUT4 n371_s5 (
    .F(n371_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(w_vram_address1_16_7),
    .I3(n1554_5) 
);
defparam n371_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n36_11),
    .I1(w_vram_address1_16_7),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(w_vram_address1_16_7),
    .I1(ff_sdr_ready),
    .I2(n1554_5) 
);
defparam n34_s5.INIT=8'h40;
  LUT4 n1554_s2 (
    .F(n1554_5),
    .I0(reg_sprite_disable),
    .I1(n140_9),
    .I2(ff_vram_valid),
    .I3(n1554_7) 
);
defparam n1554_s2.INIT=16'hEF00;
  LUT4 n1554_s3 (
    .F(n1554_6),
    .I0(ff_vram_refresh),
    .I1(w_pre_vram_refresh),
    .I2(w_vram_address1_16_7),
    .I3(n1554_8) 
);
defparam n1554_s3.INIT=16'h00EF;
  LUT4 w_vram_address1_16_s1 (
    .F(w_vram_address1_16_4),
    .I0(w_screen_mode_vram_valid),
    .I1(w_screen_mode_vram_address[0]),
    .I2(w_ic_vram_address[0]),
    .I3(n36_11) 
);
defparam w_vram_address1_16_s1.INIT=16'h770F;
  LUT4 w_vram_address1_16_s2 (
    .F(w_vram_address1_16_5),
    .I0(w_vram_address1_16_8),
    .I1(w_vram_address1_16_9),
    .I2(w_vram_address1_16_7),
    .I3(n36_11) 
);
defparam w_vram_address1_16_s2.INIT=16'h0C05;
  LUT4 w_vram_address1_16_s3 (
    .F(w_vram_address1_16_6),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_16_s3.INIT=16'h5F30;
  LUT3 w_vram_address1_16_s4 (
    .F(w_vram_address1_16_7),
    .I0(w_cpu_vram_valid),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n601_3) 
);
defparam w_vram_address1_16_s4.INIT=8'h80;
  LUT3 w_vram_address1_15_s1 (
    .F(w_vram_address1_15_4),
    .I0(w_vram_address1_15_6),
    .I1(w_vram_address1_15_7),
    .I2(n36_11) 
);
defparam w_vram_address1_15_s1.INIT=8'hC5;
  LUT4 w_vram_address1_15_s2 (
    .F(w_vram_address1_15_5),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_15_s2.INIT=16'hAFC0;
  LUT3 w_vram_address1_14_s1 (
    .F(w_vram_address1_14_4),
    .I0(w_vram_address1_14_6),
    .I1(w_vram_address1_14_7),
    .I2(n36_11) 
);
defparam w_vram_address1_14_s1.INIT=8'hC5;
  LUT4 w_vram_address1_14_s2 (
    .F(w_vram_address1_14_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_14_s2.INIT=16'hAFC0;
  LUT3 w_vram_address1_13_s1 (
    .F(w_vram_address1_13_4),
    .I0(w_vram_address1_13_6),
    .I1(w_vram_address1_13_7),
    .I2(n36_11) 
);
defparam w_vram_address1_13_s1.INIT=8'hC5;
  LUT4 w_vram_address1_13_s2 (
    .F(w_vram_address1_13_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_13_s2.INIT=16'hC0AF;
  LUT3 w_vram_address1_12_s1 (
    .F(w_vram_address1_12_4),
    .I0(w_vram_address1_12_6),
    .I1(w_vram_address1_12_7),
    .I2(n36_11) 
);
defparam w_vram_address1_12_s1.INIT=8'hC5;
  LUT4 w_vram_address1_12_s2 (
    .F(w_vram_address1_12_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_12_s2.INIT=16'hAFC0;
  LUT3 w_vram_address1_11_s1 (
    .F(w_vram_address1_11_4),
    .I0(w_vram_address1_11_6),
    .I1(w_vram_address1_11_7),
    .I2(n36_11) 
);
defparam w_vram_address1_11_s1.INIT=8'hC5;
  LUT4 w_vram_address1_11_s2 (
    .F(w_vram_address1_11_5),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_11_s2.INIT=16'hC0AF;
  LUT3 w_vram_address1_10_s1 (
    .F(w_vram_address1_10_4),
    .I0(w_vram_address1_10_6),
    .I1(w_vram_address1_10_7),
    .I2(n36_11) 
);
defparam w_vram_address1_10_s1.INIT=8'hC5;
  LUT4 w_vram_address1_10_s2 (
    .F(w_vram_address1_10_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_10_s2.INIT=16'hC0AF;
  LUT3 w_vram_address1_9_s1 (
    .F(w_vram_address1_9_4),
    .I0(w_vram_address1_9_6),
    .I1(w_vram_address1_9_7),
    .I2(n36_11) 
);
defparam w_vram_address1_9_s1.INIT=8'h35;
  LUT4 w_vram_address1_9_s2 (
    .F(w_vram_address1_9_5),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_9_s2.INIT=16'hC0AF;
  LUT3 w_vram_address1_8_s1 (
    .F(w_vram_address1_8_4),
    .I0(w_vram_address1_8_6),
    .I1(w_vram_address1_8_7),
    .I2(n36_11) 
);
defparam w_vram_address1_8_s1.INIT=8'h35;
  LUT4 w_vram_address1_8_s2 (
    .F(w_vram_address1_8_5),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_8_s2.INIT=16'hC0AF;
  LUT3 w_vram_address1_7_s1 (
    .F(w_vram_address1_7_4),
    .I0(w_vram_address1_7_6),
    .I1(w_vram_address1_7_7),
    .I2(n36_11) 
);
defparam w_vram_address1_7_s1.INIT=8'h35;
  LUT4 w_vram_address1_7_s2 (
    .F(w_vram_address1_7_5),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_7_s2.INIT=16'hC0AF;
  LUT3 w_vram_address1_6_s1 (
    .F(w_vram_address1_6_4),
    .I0(w_vram_address1_6_6),
    .I1(w_vram_address1_6_7),
    .I2(n36_11) 
);
defparam w_vram_address1_6_s1.INIT=8'h35;
  LUT4 w_vram_address1_6_s2 (
    .F(w_vram_address1_6_5),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_6_s2.INIT=16'hC0AF;
  LUT3 w_vram_address1_5_s1 (
    .F(w_vram_address1_5_4),
    .I0(w_vram_address1_5_6),
    .I1(w_vram_address1_5_7),
    .I2(n36_11) 
);
defparam w_vram_address1_5_s1.INIT=8'h35;
  LUT4 w_vram_address1_5_s2 (
    .F(w_vram_address1_5_5),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_5_s2.INIT=16'hC0AF;
  LUT3 w_vram_address1_4_s1 (
    .F(w_vram_address1_4_4),
    .I0(w_vram_address1_4_6),
    .I1(w_vram_address1_4_7),
    .I2(n36_11) 
);
defparam w_vram_address1_4_s1.INIT=8'h35;
  LUT4 w_vram_address1_4_s2 (
    .F(w_vram_address1_4_5),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_4_s2.INIT=16'hC0AF;
  LUT3 w_vram_address1_3_s1 (
    .F(w_vram_address1_3_4),
    .I0(w_vram_address1_3_6),
    .I1(w_vram_address1_3_7),
    .I2(n36_11) 
);
defparam w_vram_address1_3_s1.INIT=8'h35;
  LUT4 w_vram_address1_3_s2 (
    .F(w_vram_address1_3_5),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_3_s2.INIT=16'hC0AF;
  LUT3 w_vram_address1_2_s1 (
    .F(w_vram_address1_2_4),
    .I0(w_vram_address1_2_6),
    .I1(w_vram_address1_2_7),
    .I2(n36_11) 
);
defparam w_vram_address1_2_s1.INIT=8'h35;
  LUT4 w_vram_address1_2_s2 (
    .F(w_vram_address1_2_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_2_s2.INIT=16'hC0AF;
  LUT4 w_vram_address1_1_s1 (
    .F(w_vram_address1_1_4),
    .I0(w_ic_vram_address[1]),
    .I1(w_vram_address1_1_6),
    .I2(w_vram_address1_16_7),
    .I3(n36_11) 
);
defparam w_vram_address1_1_s1.INIT=16'h0305;
  LUT4 w_vram_address1_1_s2 (
    .F(w_vram_address1_1_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_1_s2.INIT=16'h305F;
  LUT4 w_vram_address1_0_s1 (
    .F(w_vram_address1_0_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_address1_16_7),
    .I3(n833_27) 
);
defparam w_vram_address1_0_s1.INIT=16'h305F;
  LUT3 n184_s1 (
    .F(n184_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n833_27) 
);
defparam n184_s1.INIT=8'h35;
  LUT4 n184_s2 (
    .F(n184_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n833_27),
    .I3(w_vram_address1_16_7) 
);
defparam n184_s2.INIT=16'hAC00;
  LUT4 n36_s6 (
    .F(n36_11),
    .I0(reg_sprite_disable),
    .I1(n140_9),
    .I2(ff_vram_valid),
    .I3(w_ic_vram_valid) 
);
defparam n36_s6.INIT=16'h00EF;
  LUT2 n1554_s4 (
    .F(n1554_7),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid) 
);
defparam n1554_s4.INIT=4'h1;
  LUT4 n1554_s5 (
    .F(n1554_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n601_3) 
);
defparam n1554_s5.INIT=16'h1000;
  LUT3 w_vram_address1_16_s5 (
    .F(w_vram_address1_16_8),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam w_vram_address1_16_s5.INIT=8'h07;
  LUT3 w_vram_address1_16_s6 (
    .F(w_vram_address1_16_9),
    .I0(w_screen_mode_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_16_s6.INIT=8'hAC;
  LUT3 w_vram_address1_15_s3 (
    .F(w_vram_address1_15_6),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam w_vram_address1_15_s3.INIT=8'h07;
  LUT3 w_vram_address1_15_s4 (
    .F(w_vram_address1_15_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_15_s4.INIT=8'hAC;
  LUT3 w_vram_address1_14_s3 (
    .F(w_vram_address1_14_6),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam w_vram_address1_14_s3.INIT=8'h07;
  LUT3 w_vram_address1_14_s4 (
    .F(w_vram_address1_14_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_14_s4.INIT=8'hAC;
  LUT3 w_vram_address1_13_s3 (
    .F(w_vram_address1_13_6),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam w_vram_address1_13_s3.INIT=8'h07;
  LUT3 w_vram_address1_13_s4 (
    .F(w_vram_address1_13_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_13_s4.INIT=8'hAC;
  LUT3 w_vram_address1_12_s3 (
    .F(w_vram_address1_12_6),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam w_vram_address1_12_s3.INIT=8'h07;
  LUT3 w_vram_address1_12_s4 (
    .F(w_vram_address1_12_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_12_s4.INIT=8'hAC;
  LUT3 w_vram_address1_11_s3 (
    .F(w_vram_address1_11_6),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam w_vram_address1_11_s3.INIT=8'h07;
  LUT3 w_vram_address1_11_s4 (
    .F(w_vram_address1_11_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_11_s4.INIT=8'hAC;
  LUT3 w_vram_address1_10_s3 (
    .F(w_vram_address1_10_6),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam w_vram_address1_10_s3.INIT=8'h07;
  LUT3 w_vram_address1_10_s4 (
    .F(w_vram_address1_10_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_10_s4.INIT=8'hAC;
  LUT3 w_vram_address1_9_s3 (
    .F(w_vram_address1_9_6),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam w_vram_address1_9_s3.INIT=8'h07;
  LUT3 w_vram_address1_9_s4 (
    .F(w_vram_address1_9_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_9_s4.INIT=8'h53;
  LUT3 w_vram_address1_8_s3 (
    .F(w_vram_address1_8_6),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam w_vram_address1_8_s3.INIT=8'h07;
  LUT3 w_vram_address1_8_s4 (
    .F(w_vram_address1_8_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_8_s4.INIT=8'h53;
  LUT3 w_vram_address1_7_s3 (
    .F(w_vram_address1_7_6),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam w_vram_address1_7_s3.INIT=8'h07;
  LUT3 w_vram_address1_7_s4 (
    .F(w_vram_address1_7_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_7_s4.INIT=8'h53;
  LUT3 w_vram_address1_6_s3 (
    .F(w_vram_address1_6_6),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam w_vram_address1_6_s3.INIT=8'h07;
  LUT3 w_vram_address1_6_s4 (
    .F(w_vram_address1_6_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_6_s4.INIT=8'h53;
  LUT3 w_vram_address1_5_s3 (
    .F(w_vram_address1_5_6),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam w_vram_address1_5_s3.INIT=8'h07;
  LUT3 w_vram_address1_5_s4 (
    .F(w_vram_address1_5_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_5_s4.INIT=8'h53;
  LUT3 w_vram_address1_4_s3 (
    .F(w_vram_address1_4_6),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam w_vram_address1_4_s3.INIT=8'h07;
  LUT3 w_vram_address1_4_s4 (
    .F(w_vram_address1_4_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_4_s4.INIT=8'h53;
  LUT3 w_vram_address1_3_s3 (
    .F(w_vram_address1_3_6),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam w_vram_address1_3_s3.INIT=8'h07;
  LUT3 w_vram_address1_3_s4 (
    .F(w_vram_address1_3_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_3_s4.INIT=8'h53;
  LUT3 w_vram_address1_2_s3 (
    .F(w_vram_address1_2_6),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam w_vram_address1_2_s3.INIT=8'h07;
  LUT3 w_vram_address1_2_s4 (
    .F(w_vram_address1_2_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_2_s4.INIT=8'h53;
  LUT2 w_vram_address1_1_s3 (
    .F(w_vram_address1_1_6),
    .I0(w_screen_mode_vram_address[1]),
    .I1(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_1_s3.INIT=4'h8;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(n1554_5),
    .I1(n1554_6),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 n50_s2 (
    .F(n50_8),
    .I0(w_pre_vram_refresh),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n50_s2.INIT=16'h0200;
  LUT4 n370_s4 (
    .F(n370_10),
    .I0(n1554_5),
    .I1(n1554_6),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n370_s4.INIT=16'h0700;
  DFFCE ff_vram_refresh_s0 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(n48_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(n50_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(w_vram_address1[16]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(w_vram_address1[15]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(w_vram_address1[14]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(w_vram_address1[13]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(w_vram_address1[12]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(w_vram_address1[11]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(w_vram_address1[10]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(w_vram_address1[9]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(w_vram_address1[8]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(w_vram_address1[7]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(w_vram_address1[6]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(w_vram_address1[5]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(w_vram_address1[4]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(w_vram_address1[3]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(w_vram_address1[2]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(w_vram_address1[1]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(w_vram_address1[0]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n371_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n372_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n184_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n601_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n601_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n601_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n601_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n601_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s5 (
    .Q(w_sdram_valid),
    .D(n370_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s5.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  n1634_7,
  n1350_5,
  w_palette_valid,
  n438_7,
  n140_9,
  n833_27,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  w_sprite_display_color,
  reg_backdrop_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n240_6,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input n1634_7;
input n1350_5;
input w_palette_valid;
input n438_7;
input n140_9;
input n833_27;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_sprite_display_color;
input [3:0] reg_backdrop_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n240_6;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n288_3;
wire n366_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_28;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n288_4;
wire n367_4;
wire ff_display_color_7_9;
wire n197_7;
wire n197_8;
wire n196_6;
wire n196_7;
wire n195_6;
wire n195_7;
wire n194_6;
wire n199_6;
wire n197_9;
wire n196_8;
wire n199_8;
wire n196_10;
wire n197_12;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_10;
wire n197_14;
wire n195_10;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n199_12;
wire n367_6;
wire n365_5;
wire n364_5;
wire n363_5;
wire n362_5;
wire n361_5;
wire n360_5;
wire n240_8;
wire n22_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[0]),
    .I2(n127_4),
    .I3(n127_5) 
);
defparam n127_s0.INIT=16'hEFFF;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=16'h44F0;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(ff_display_color[0]) 
);
defparam n256_s1.INIT=4'hE;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(n1634_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n288_4),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n288_s0.INIT=16'h7000;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(n1350_5),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_5) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(n1634_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_display_color_7_9),
    .I3(n1350_5) 
);
defparam ff_display_color_7_s3.INIT=16'hFF70;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(n1634_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n1350_5),
    .I3(ff_display_color_7_9) 
);
defparam n216_s2.INIT=16'h0700;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_28),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(w_screen_mode_display_color[2]),
    .I2(n195_7),
    .I3(n195_10) 
);
defparam n195_s1.INIT=16'h4F44;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n195_6),
    .I1(w_screen_mode_display_color[3]),
    .I2(n194_6),
    .I3(n195_10) 
);
defparam n194_s1.INIT=16'h4F44;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[5]),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color[7]) 
);
defparam n127_s1.INIT=8'h01;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n249_s1.INIT=8'h0E;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT2 n288_s1 (
    .F(n288_4),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n288_s1.INIT=4'h4;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT3 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam ff_display_color_7_s4.INIT=8'h01;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(w_screen_mode_display_color[0]),
    .I1(n438_7),
    .I2(n197_9),
    .I3(n199_12) 
);
defparam n197_s3.INIT=16'hBCAA;
  LUT4 n197_s4 (
    .F(n197_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n197_14),
    .I3(n199_12) 
);
defparam n197_s4.INIT=16'hAC00;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(w_screen_mode_display_color[1]),
    .I1(n438_7),
    .I2(n196_8),
    .I3(n199_12) 
);
defparam n196_s2.INIT=16'hBCAA;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n197_14),
    .I3(n199_12) 
);
defparam n196_s3.INIT=16'hAC00;
  LUT3 n195_s2 (
    .F(n195_6),
    .I0(n197_14),
    .I1(n199_6),
    .I2(n199_12) 
);
defparam n195_s2.INIT=8'hE0;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s3.INIT=16'h0FBB;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n199_6) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT4 n199_s3 (
    .F(n199_6),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n199_8),
    .I3(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=16'hEF00;
  LUT4 n197_s5 (
    .F(n197_9),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n438_7) 
);
defparam n197_s5.INIT=16'hBBF0;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n438_7) 
);
defparam n196_s4.INIT=16'hBBF0;
  LUT3 n199_s5 (
    .F(n199_8),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n199_s5.INIT=8'h01;
  LUT4 n196_s5 (
    .F(n196_10),
    .I0(n140_9),
    .I1(n199_6),
    .I2(n196_6),
    .I3(n196_7) 
);
defparam n196_s5.INIT=16'hF4B0;
  LUT4 n197_s7 (
    .F(n197_12),
    .I0(n140_9),
    .I1(n199_6),
    .I2(n197_7),
    .I3(n197_8) 
);
defparam n197_s7.INIT=16'hF4B0;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s2.INIT=16'h0100;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s6 (
    .F(n199_10),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s6.INIT=16'h4F00;
  LUT3 n197_s8 (
    .F(n197_14),
    .I0(n438_7),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam n197_s8.INIT=8'h10;
  LUT3 n195_s5 (
    .F(n195_10),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(n199_12) 
);
defparam n195_s5.INIT=8'hB0;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n199_s7 (
    .F(n199_12),
    .I0(n199_6),
    .I1(reg_screen_mode[3]),
    .I2(n833_27),
    .I3(n140_9) 
);
defparam n199_s7.INIT=16'h00BF;
  LUT4 n367_s2 (
    .F(n367_6),
    .I0(ff_display_color256[0]),
    .I1(n367_4),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n367_s2.INIT=16'hACCC;
  LUT4 n365_s1 (
    .F(n365_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n365_s1.INIT=16'hCAAA;
  LUT4 n364_s1 (
    .F(n364_5),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n364_s1.INIT=16'hCAAA;
  LUT4 n363_s1 (
    .F(n363_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n363_s1.INIT=16'hACCC;
  LUT4 n362_s1 (
    .F(n362_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n362_s1.INIT=16'hCAAA;
  LUT4 n361_s1 (
    .F(n361_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n361_s1.INIT=16'hACCC;
  LUT4 n360_s1 (
    .F(n360_5),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n360_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT3 n240_s3 (
    .F(n240_8),
    .I0(reg_screen_mode[3]),
    .I1(n833_27),
    .I2(n240_6) 
);
defparam n240_s3.INIT=8'h80;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_6),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_10),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_10),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_12),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_28),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n7_7;
wire n6_7;
wire n5_5;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT4 n7_s3 (
    .F(n7_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s3.INIT=16'h7F80;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_12773_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_12773_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_12773_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12773_DIAREG_G[22]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12773_DIAREG_G[21]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12773_DIAREG_G[20]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12773_DIAREG_G[19]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12773_DIAREG_G[18]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12773_DIAREG_G[17]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12773_DIAREG_G[16]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12773_DIAREG_G[15]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12773_DIAREG_G[14]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12773_DIAREG_G[13]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12773_DIAREG_G[12]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12773_DIAREG_G[11]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12773_DIAREG_G[10]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12773_DIAREG_G[9]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12773_DIAREG_G[8]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12773_DIAREG_G[7]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12773_DIAREG_G[6]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12773_DIAREG_G[5]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12773_DIAREG_G[4]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12773_DIAREG_G[3]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12773_DIAREG_G[2]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12773_DIAREG_G[1]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_12773_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12773_DIAREG_G[23]),
    .I2(ff_imem_12773_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT2 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[5]),
    .I1(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=4'h9;
  LUT2 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[0]),
    .I1(n87) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_REDUCAREG_G_s (
    .Q(ff_imem_12773_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_0_s (
    .Q(ff_imem_12773_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_1_s (
    .Q(ff_imem_12773_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_2_s (
    .Q(ff_imem_12773_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_3_s (
    .Q(ff_imem_12773_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_4_s (
    .Q(ff_imem_12773_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_5_s (
    .Q(ff_imem_12773_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_6_s (
    .Q(ff_imem_12773_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_7_s (
    .Q(ff_imem_12773_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_8_s (
    .Q(ff_imem_12773_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_9_s (
    .Q(ff_imem_12773_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_10_s (
    .Q(ff_imem_12773_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_11_s (
    .Q(ff_imem_12773_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_12_s (
    .Q(ff_imem_12773_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_13_s (
    .Q(ff_imem_12773_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_14_s (
    .Q(ff_imem_12773_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_15_s (
    .Q(ff_imem_12773_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_16_s (
    .Q(ff_imem_12773_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_17_s (
    .Q(ff_imem_12773_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_18_s (
    .Q(ff_imem_12773_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_19_s (
    .Q(ff_imem_12773_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_20_s (
    .Q(ff_imem_12773_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_21_s (
    .Q(ff_imem_12773_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_22_s (
    .Q(ff_imem_12773_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_12773_DIAREG_G_23_s (
    .Q(ff_imem_12773_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_12773_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_12773_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_12874_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12773_DIAREG_G[22]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12773_DIAREG_G[21]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12773_DIAREG_G[20]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12773_DIAREG_G[19]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12773_DIAREG_G[18]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12773_DIAREG_G[17]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12773_DIAREG_G[16]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12773_DIAREG_G[15]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12773_DIAREG_G[14]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12773_DIAREG_G[13]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12773_DIAREG_G[12]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12773_DIAREG_G[11]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12773_DIAREG_G[10]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12773_DIAREG_G[9]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12773_DIAREG_G[8]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12773_DIAREG_G[7]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12773_DIAREG_G[6]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12773_DIAREG_G[5]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12773_DIAREG_G[4]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12773_DIAREG_G[3]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12773_DIAREG_G[2]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12773_DIAREG_G[1]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_12773_DIAREG_G[0]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12773_DIAREG_G[23]),
    .I2(ff_imem_12874_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[7]),
    .I3(n91) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_we_odd) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT2 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[0]),
    .I1(n98) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=4'h9;
  LUT2 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[9]),
    .I1(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[3]),
    .I3(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12874_REDUCAREG_G_s (
    .Q(ff_imem_12874_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_12773_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_12773_DIAREG_G(ff_imem_12773_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_12773_DIAREG_G(ff_imem_12773_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  n60_8,
  w_h_count_end_14,
  w_h_count_end_15,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_vs_end_8,
  ff_v_en_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input n60_8;
input w_h_count_end_14;
input w_h_count_end_15;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_vs_end_8;
output ff_v_en_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_hs_end;
wire w_vs_end;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n204_8;
wire n203_7;
wire n202_7;
wire n201_7;
wire n200_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n154_7;
wire n153_7;
wire n152_7;
wire n151_7;
wire n150_7;
wire n62_7;
wire n31_7;
wire w_hs_end_10;
wire w_hs_end_11;
wire w_hs_end_12;
wire w_vs_end_7;
wire w_vs_end_9;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n203_8;
wire n201_8;
wire n156_8;
wire n155_8;
wire n153_8;
wire n152_8;
wire n150_8;
wire ff_v_en_8;
wire ff_vs_7;
wire ff_x_position_r_9_11;
wire ff_x_position_r_9_13;
wire n50_10;
wire ff_v_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 w_hs_end_s6 (
    .F(w_hs_end),
    .I0(w_hs_end_10),
    .I1(w_h_count_end_13),
    .I2(w_hs_end_11),
    .I3(w_hs_end_12) 
);
defparam w_hs_end_s6.INIT=16'h8000;
  LUT4 w_vs_end_s3 (
    .F(w_vs_end),
    .I0(w_vs_end_7),
    .I1(w_v_count[4]),
    .I2(w_vs_end_8),
    .I3(w_vs_end_9) 
);
defparam w_vs_end_s3.INIT=16'h8000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(w_vs_end),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'hE0;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_13),
    .I3(ff_numerator_7_8) 
);
defparam ff_x_position_r_9_s3.INIT=16'hEF00;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_9) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_9),
    .I1(n31_7) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(w_hs_end) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT2 n204_s3 (
    .F(n204_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_9) 
);
defparam n204_s3.INIT=4'h1;
  LUT3 n203_s2 (
    .F(n203_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[4]),
    .I2(n203_8) 
);
defparam n203_s2.INIT=8'h41;
  LUT4 n202_s2 (
    .F(n202_7),
    .I0(n203_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_numerator[5]) 
);
defparam n202_s2.INIT=16'h0B04;
  LUT2 n201_s2 (
    .F(n201_7),
    .I0(n201_8),
    .I1(ff_x_position_r_9_9) 
);
defparam n201_s2.INIT=4'h1;
  LUT3 n200_s2 (
    .F(n200_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_13) 
);
defparam n200_s2.INIT=8'h14;
  LUT3 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n158_s2.INIT=8'h14;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[2]) 
);
defparam n157_s2.INIT=16'h0708;
  LUT3 n156_s2 (
    .F(n156_7),
    .I0(ff_x_position_r_9_9),
    .I1(n156_8),
    .I2(ff_x_position_r[3]) 
);
defparam n156_s2.INIT=8'h14;
  LUT3 n155_s2 (
    .F(n155_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[4]),
    .I2(n155_8) 
);
defparam n155_s2.INIT=8'h14;
  LUT4 n154_s2 (
    .F(n154_7),
    .I0(ff_x_position_r[4]),
    .I1(n155_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[5]) 
);
defparam n154_s2.INIT=16'h0708;
  LUT3 n153_s2 (
    .F(n153_7),
    .I0(ff_x_position_r_9_9),
    .I1(n153_8),
    .I2(ff_x_position_r[6]) 
);
defparam n153_s2.INIT=8'h14;
  LUT3 n152_s2 (
    .F(n152_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[7]),
    .I2(n152_8) 
);
defparam n152_s2.INIT=8'h14;
  LUT4 n151_s2 (
    .F(n151_7),
    .I0(ff_x_position_r[7]),
    .I1(n152_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[8]) 
);
defparam n151_s2.INIT=16'h0708;
  LUT3 n150_s2 (
    .F(n150_7),
    .I0(ff_x_position_r_9_9),
    .I1(n150_8),
    .I2(ff_x_position_r[9]) 
);
defparam n150_s2.INIT=8'h14;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n31_s2 (
    .F(n31_7),
    .I0(w_h_count[2]),
    .I1(n60_8),
    .I2(w_h_count_end_14),
    .I3(ff_h_en_9) 
);
defparam n31_s2.INIT=16'hBFFF;
  LUT4 w_hs_end_s7 (
    .F(w_hs_end_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count[9]) 
);
defparam w_hs_end_s7.INIT=16'h4000;
  LUT2 w_hs_end_s8 (
    .F(w_hs_end_11),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]) 
);
defparam w_hs_end_s8.INIT=4'h1;
  LUT3 w_hs_end_s9 (
    .F(w_hs_end_12),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam w_hs_end_s9.INIT=8'h01;
  LUT3 w_vs_end_s4 (
    .F(w_vs_end_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]) 
);
defparam w_vs_end_s4.INIT=8'h01;
  LUT2 w_vs_end_s5 (
    .F(w_vs_end_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_vs_end_s5.INIT=4'h8;
  LUT4 w_vs_end_s6 (
    .F(w_vs_end_9),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[6]),
    .I3(w_v_count[7]) 
);
defparam w_vs_end_s6.INIT=16'h0001;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(w_h_count_end_15),
    .I3(w_hs_end_11) 
);
defparam ff_h_en_s4.INIT=16'h4000;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(w_hs_end_12) 
);
defparam ff_h_en_s5.INIT=16'h8000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h1000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[0]),
    .I2(ff_vs_7),
    .I3(ff_v_en_9) 
);
defparam ff_vs_s3.INIT=16'h4000;
  LUT4 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(w_h_count[2]),
    .I1(n60_8),
    .I2(w_h_count_end_14),
    .I3(ff_h_en_10) 
);
defparam ff_x_position_r_9_s4.INIT=16'h4000;
  LUT3 n203_s3 (
    .F(n203_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n203_s3.INIT=8'h0E;
  LUT4 n201_s3 (
    .F(n201_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(ff_x_position_r_9_11) 
);
defparam n201_s3.INIT=16'h3CF5;
  LUT3 n156_s3 (
    .F(n156_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n156_s3.INIT=8'h80;
  LUT4 n155_s3 (
    .F(n155_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n155_s3.INIT=16'h8000;
  LUT3 n153_s3 (
    .F(n153_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]),
    .I2(n155_8) 
);
defparam n153_s3.INIT=8'h80;
  LUT4 n152_s3 (
    .F(n152_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n155_8) 
);
defparam n152_s3.INIT=16'h8000;
  LUT3 n150_s3 (
    .F(n150_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n152_8) 
);
defparam n150_s3.INIT=8'h80;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[8]) 
);
defparam ff_v_en_s4.INIT=4'h1;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s5.INIT=16'h0100;
  LUT4 ff_vs_s4 (
    .F(ff_vs_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s4.INIT=16'h0100;
  LUT2 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam ff_x_position_r_9_s6.INIT=4'h8;
  LUT4 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_13),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam ff_x_position_r_9_s7.INIT=16'h007F;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n50_s4 (
    .F(n50_10),
    .I0(ff_h_en_10),
    .I1(ff_h_en),
    .I2(ff_h_en_9),
    .I3(ff_h_en_11) 
);
defparam n50_s4.INIT=16'h0ECC;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n150_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n151_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n152_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n153_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n154_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n204_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n200_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n201_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n202_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n203_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n31_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s7 (
    .Q(ff_h_en),
    .D(n50_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s7.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  w_bus_valid,
  w_bus_ioreq,
  ff_reset_n2_1,
  w_sdram_rdata_en,
  n1223_5,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_bus_vdp_rdata_en,
  w_bus_vdp_ready,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input w_bus_valid;
input w_bus_ioreq;
input ff_reset_n2_1;
input w_sdram_rdata_en;
input n1223_5;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_bus_vdp_rdata_en;
output w_bus_vdp_ready;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire w_cpu_vram_write;
wire n1563_4;
wire n1573_4;
wire ff_line_interrupt_11;
wire w_cpu_vram_valid;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n60_8;
wire w_h_count_end_15;
wire w_screen_mode_vram_valid;
wire n1350_5;
wire n833_27;
wire ff_next_vram4_3_8;
wire n140_9;
wire ff_next_vram3_7_10;
wire n805_36;
wire n1634_7;
wire ff_vram_valid;
wire n438_7;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_7;
wire w_status_command_enable;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n1554_5;
wire w_vram_address1_16_7;
wire n1554_8;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n240_6;
wire n6_8;
wire w_vs_end_8;
wire ff_v_en_9;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [7:0] w_cpu_vram_wdata;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [9:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .n1177_7(n1177_7),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .w_vram_address1_16_7(w_vram_address1_16_7),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sprite_collision(w_sprite_collision),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_bus_vdp_ready(w_bus_vdp_ready),
    .w_cpu_vram_write(w_cpu_vram_write),
    .n1563_4(n1563_4),
    .n1573_4(n1573_4),
    .ff_line_interrupt_11(ff_line_interrupt_11),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_vs_end_8(w_vs_end_8),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_9(ff_v_en_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_display_on(reg_display_on),
    .n6_8(n6_8),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_4colors_mode(w_4colors_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n240_6(n240_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_line_interrupt_11(ff_line_interrupt_11),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n60_8(n60_8),
    .w_h_count_end_15(w_h_count_end_15),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .n1350_5(n1350_5),
    .n833_27(n833_27),
    .ff_next_vram4_3_8(ff_next_vram4_3_8),
    .n140_9(n140_9),
    .ff_next_vram3_7_10(ff_next_vram3_7_10),
    .n805_36(n805_36),
    .n1634_7(n1634_7),
    .ff_vram_valid(ff_vram_valid),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1573_4(n1573_4),
    .n1563_4(n1563_4),
    .w_register_write(w_register_write),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n833_27(n833_27),
    .n1350_5(n1350_5),
    .ff_next_vram4_3_8(ff_next_vram4_3_8),
    .ff_next_vram3_7_10(ff_next_vram3_7_10),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n805_36(n805_36),
    .w_4colors_mode(w_4colors_mode),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n1554_5(n1554_5),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .n1554_8(n1554_8),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_command_enable(w_status_command_enable),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1223_5(n1223_5),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .reg_sprite_disable(reg_sprite_disable),
    .n140_9(n140_9),
    .ff_vram_valid(ff_vram_valid),
    .n833_27(n833_27),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .ff_vram_refresh(ff_vram_refresh),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n1554_5(n1554_5),
    .w_vram_address1_16_7(w_vram_address1_16_7),
    .n1554_8(n1554_8),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n1634_7(n1634_7),
    .n1350_5(n1350_5),
    .w_palette_valid(w_palette_valid),
    .n438_7(n438_7),
    .n140_9(n140_9),
    .n833_27(n833_27),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_6(n240_6),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .n60_8(n60_8),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count_end_15(w_h_count_end_15),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_vs_end_8(w_vs_end_8),
    .ff_v_en_9(ff_v_en_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
dHkM8oY7HyaOuYAz2XAOZS4xIa0I5yUc7cbv6xJ1W5rFdAal8mrX1DyJoFexzgwvr1nA6YUTs1FG
xKXZP4o8/NQxjOCuU6tq2Ud+8fKTCLghwf66mLzLbQO5xVUogwdI4hAUQxyjC0Y4aY6wactIKvwD
nb7m3WfvpKiCdKAfvxOB7j77uQJ4B/hPxxPl8u2JTdpL0JQKe98GZDSoJI2cNuTC1+70Im1iKLZq
TadE6362hqq5YtoyNxn/TomYkBSqLYEHJXsdstfp+dCTuP7v3pDngkfJ3Rdh/Dc9ZM5CmwW9e9rR
CQdl+Mbu+/jB+jiw+jdz5NBV6maIjWTBOHix4A==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
ovqYfItbZoByDF2/h5HB/AsvQR88BLjZ6Mh/z4NlUiQJl/sOufENWY3rKwEj11zKa+jQN8P4tYTX
8FOdCVppct9gQ1aXdiTmwxxzRd9HkA02HNTHzEitoH+OahPeHRoLNSmQ504k3g9yrth1+PerclpK
G0Fu5GIgx0aawVfgeT4SCS8bIu+cTsYaczbqLKruaZzzq1S36hwX3XvmQqee19+JZa6kDwSwNlWW
VBZDE+6wFTKkkSfJUX5haZVk9brZTlihTrNfWgFJ3mACuqz2Nx6zzbOfkD5lh0foCfPOBMcWAQZD
GkVQBbNP8wAnCyVc7naw+4wYLvDcPvP86pQ8Nbged98EszDmMFI/kX2/C686nJ2qnn6UDs8r5VN9
XgJ60P3LQjlkiaI7ziLU7qhJlAcEHB4fBtFd4v8rticC6LSGgl1Bxtsu8XPsbHYYZBJ+2iRy1uvC
vAviN8V5CvopmTfYkf4J3XOwEZuXeiBngfxBap51HJA2OYcCSDF9ARSwY8f/JpvPp/DQE1e/Kvwe
MlkHSoJVao7BubKnDaVvjenKa6zK2CbC6dYB4P2ctqgN66W/4YT73SwYhHE+KwqG1RJnDurICo+E
z/J3u7zBEcvO19dri1h/vlyzbuMSRR05k/Sl2tvMO/WOEWTAxHIlDn3V/64TBfWOXbkzFgZH2kDM
ZpEIIPUZUUHwsuyWlJxZG4OOcSzCAByO1wj4Isovq1EKvLv6E5J9OuFPjY0eseJy7RVkgs0e1IHS
Ei0u4NHaKTRYypURFY/9WLgvgbLoCXDmAVY/6A2UsXvbSNavo/gDCxBV/g84sNgAQwh1xwXb/JBH
/4szQqCvUuxn2DJU3fkIqePN5degQ6BsuABnOJe0r5hiJwBa1mMDG9xKTe/2mkIMACDN3JiezNMm
Lg3qT9B/bOkYXL+Uqh14RqkZAhUx3tncGy7O8pWZsiK+KR0YQjsfgzpia7zjH8YSJgGouqYNBnPO
VTnCxjLMCZPu8fhw/WczbdpO1zL9XocCmO+vLHNvSUmZaQQbnQPRjhjJWiAvCmQaMVBFtBQbR7N3
BAy09pkPm1e1HbO8UlwGbZXqs1uoDJxrM3Coq2COxLG8ApyBzXAtKqWjaiKREyuNF0MwxJpn3KBD
6FDCXqhIrPrjaN2SMPXpEjaX2LZ2bQ9D4CPTqii0D+nvJKFHqntj/PxauizAPbd3jFJyL6X6mfMs
+9o4RxVucA/S7ifvQdx/ZFOV9IB9TcFCkL7flrQ0lMaxj9A+Kwme6Qxnn6jnvjIKeAZ7RTrbpj+r
+zUg7BOfOmIHwi+Zvb9qg+96s8IWF2lJtxLCPiiGCtVoo3bbBIDx4oePvDwmC/c1C7NOM6Zga/t1
39oMXKm9VCaTCDjW77NIQKYTfwobqG3z498nDDgwOTQP3vD4uDyz8YXsZ/e+9m61KyOtu5l8Qkbd
bTlG5acVxSngqU77KT7CDFzPbJa9bLspHtyjD8KermZYuCOYvSZDzrR0eXCcV1uLDz7FgpBk6pIS
r71gKydEQRWw7q+Js+cFsEGyJMuMEW2TOGMmoZX0v234qmvvm2R3Wf7iqDsGkip++X/lqSLHb7ED
Bk8XITjY19Xjsh0St7XdiRVP11DBxmsGpxDQuFH479tLBS6IrEyZO/ouRTRAKX0JcgtgtnxJDSsc
3UxLjUrrWA/kcBTlYS9CFwRumw7Cdsvumvzny98YqWRhSBvw4D94j299RaSj+XS+aHxUB2M9cLvP
QRQOf+cUSp492UUXW4Hc3tGiBec3ZjEUt37mNMI0Z2bYjyV1OQxvzYqi8NNplR3ddOzLtbIf+icj
A73vjxDtxRHIYyim7BeigoSYm33gfRBTXQjluvlRshNZErponcWe+Xq6QHcUp6pnHqsrNHJOeom7
gcX7dE3iHlfmK21CFpzOGix7xFX0ERBn9eKC/Cwli8bxdmP/75m5cDCTrtfr6QQDC9ni0kh7/fzu
7BUpDvsX4YTdAaT0vRpazCaD4XjSZfZr6U5JtNDIsfWkxhVJdn4TWq5f8Ae3nY31CEr0AbvEun1N
N/34y8q2dBdySbUmMxfmgTKODw6LUHuZqOlh7Cs6juZrE2wd26VHNvy1+QCxFRN7LXHwS3aHpOp/
QYzvPKF0F5SLOstM0GR5dto7qJaKJJM6qPdkmT0oAtbYDMXvI3IatuvJEuyC+/A+YB5Yl6wosfB/
WtoVpDIKO5kzMOHyMGLIPOVP/+E/76apN35OCywgI9n3vlibPnb8mYCrQeHO/PxZ+vUEbXTByd63
Cq9rNNaBqKQQRY1TAL7028T8GtxB6I6nsM2hdlSH3ckZHSd9LT9c6ByINFXc8mWxT7GwYgFXZAj8
sz0TIFSbwFxFluMbE2EO3/x9mHzk0piyrMKvsd9Lzdd8C958RuV+3scAwAiG2sNP4hlCKUOkCKgm
xCx/PgVS3bzkPrYdmRDf0iHRrImVQFERe70qpJCxnmSkuuBzYfSqZZP0HdyNy+/+HOpweVe2fh3H
mjs6dKI1QgJKM9iHerqXiEMkyrMF6nxKzf7jaQKtkX/2UD9eiIq3V3S+mgMoUWMwhlz1EA7t4Ere
dJNkLle8tQzDeCtvKMANljvfpmoNC7YIZsw9yANpZXgQT88RTWArvQQ1Gd4h37Kdqq2Bg6Up2gxp
tQHDhIOqxb4RChuaWXf6V8RtEcP272+8ZQ32J2W/wZNdeE1Hx5pkFp/dg3q6TjjsmaYgBitqKBr1
ylFsHQJd5mXsR7gccNqzUQJBkD164kkhAUdhf1HOhR/euRlU9HT0EF43T6hTupz9IdkVe2lDSezn
+nOrJpP1qtmIw0vaySOq/2Mjyj+gTIv5CsKFbqvuS3os55Acw0USsTLt1mdU1i5SE+ncWqzYncPJ
GAg8IMMlKujKTJMWn+YOaF53vvPSlybPHdO9BDVtErVZTUtTwRyGfva1RuA7C7M5ccywXcvshCVw
Y5C1YZnNRMnNv69b4gHbDa9hiVdFFFCdPKrF3fIC1v0IDpWAR1auIqNf8PdG2mxyMWbnFlJjpez/
1JG4Waz+G7GjG6zQT9WjnA8hty0LOfXPMp5ZlOWBY3g0a9PMEIMRR3ikc/u8929QR7FKaOxLKC6+
nK7wK+vf51LKh4T+s+1Z82uGJPB76LJQf7YNVZj6vZYkRvygtoPhuWIGQeIKUUAF1Sf/ozK8fJcR
RIaqOFP+1igsuK5dTz973vYGJ9l+rLDuq3z1oF+gTVAFUk5RkpB4ZrfnHTwwidZODmZEFuKTioGw
wo4krmKbuG5wi/jUnlhoTIV5DbEMv1u1rc2S4Cm4AtQchx2MtD6ivcSdtnNLinQL8kDfWprLHVNt
UFD/L6CRn0kH9h7eBTNUZbAwhFb23hnhqNgwh+WRxdLfbmRgj2qEZBUKI6ElivwCeIF8eZ+Pl4N+
GBbvABR2Kp++g6pdqHImxLEx9pw63Ayt/ROuf0sWd9iwfdxz/gIhd+PrIDEzprkeNK1iV9uBx4dM
iZ/QJUnyePdCcCJ40PeRcXGJSkH9TEUuQjr/ENIYpLnfj27vS7HOBPRGmsb4moatxvDF40MHf8i6
fWvtseXxgzC6m4ICCdFDizTtxAFJV8Pmc1t/Wbfbld0JLDLee8nnvKnyILt/k5Bg9PAALR/twm/a
N6qtzIPxJs9J8x83pwvuZqCD2mk5seHtcb9XtCkRgp2QTZFtemafrV8C9fsZjy2la9/ePDv7H0T1
MVeAaNwsoQcGEzp4PBDN+qbasLW1nqzWP2rrcgvIs31d4x5t+IWiAbToxvOdjL0w79Ny5n2wJQfn
v9vCWfXl6j5rL06F5vFEs11ua3yJ9tkzVdSv7YdUnisyUyf47om9XSzC8fDoD0Mg5Y0jUNQRY0Yl
FIBGHEV0ThKnxxj0vWfiqtMkSC9cBdx4JMTXlnDuWsTkcZiUO/Qk5um4lJeaX6uTbPq8fBsLveup
8bIKePsyzQIKeqZHN6OSgLSIEr66i9zColvQPrI3LIPORGhLw7L6DIZwh2/SYi6SC/MeZDV9ildF
OxuMwGRSqTByeX5n3Of/6i9KtoLlYbznfs4HxfN873H4qhA4Vg9EFHQ+rh1AuCXQVkLtuxQnbPeP
X7w7jbOm7MxYHffUMlw07KPr4iyverEJ5lJF06NK4LBPgB9bOmMb/qLL8LFipeCiGQO8r6HHusuB
MUbTLrpGfSjM5m40s3SGhghJ2AwKsiGH/NJb3vlbSmRwX7QeCSbfSxm4MeRjTuMZQS7Ry0lYyNuD
MNEoImEUdGo1tgh9IQI8m0mh+P/vYgyCCwgVfUYzvzEgwiExq2y5geTqpWQtN18NBX0LzG9w2iyw
8z8Kk7b6P4Lhvb1YHW3Uykhr6WoxqHPHFbbs0Jl2fO9XZcyaq6Z3sqDbi/0dhjZPwIb7R5T5ce0m
zDamdtWg0lMWpAn6zuWpH4puAPD4pItTiU4IdqOVxsmBAkjTbdjpNnqOV8DXRt8Xp6hOuXdKq+Sn
LQwM120VuEEHEQMINrvI8/UXViS2nMaoLrRXogzIAkTcyb0AzZvmamihDY687B/U52/733jejpj+
iOUWfjkbxsEuqjQvR/CMmJFmG96HdTzoAb/iOQWQa7bvT7+GGRICNQMCXAXX2+cDUzlJTHOKcZ1l
W2hBLkY8YHVwnBrVDHWxl/6fgcU4Y6GdMHkxecs7yN6vE2QnJLVyFv4YQ2Dj6JD4go6csPWl05Ko
9oEDzQZ1gb6IStB0xeu/z/t7UvBanp5oXXCVk+WP63JiVwtT4vfSI3eWLPQ7E2gk0YY1+gVoUX9M
VIApgnn8XTDO5pwl9r1052QbPjbmMcg+yIh/UIiCGBJZkqZmxFa8GA+wlpvgxLMPplySir3yvuer
ji+NgIUvdLTwAR6RyfjfUA1GH3te8Do/k0FppklAFiAmNZxQafjMLQQj4y2MTCmN8OIVNPE6yEmW
yQjgx5qA+N0JJIgjRa+sGTzLnBjNUTjb4Gyq/sCUOXp29oX1pnbNPyufa1Z7Z29jP0Qes1yDeZmp
RMqfoxn1cGmTqBWjdcCBxEdFHP5fk9zHe5eF4/X2zyDwbUw2QWlAe4i2xFebYs3ReFsr+DWhp/mn
PYOxd671MG61HGFQPrcJXxSDgTYUQohiVZa2fNfahPESf1MgOmW2cC1fytpqknsYKlxB55j6RA+x
ivZecKs0eXlDo7BOn9H2L/WL2hwZA5m8uSGbReUE1a9xjl+v53CSxh9ksoBRuHfwEaNGROL3fR2j
C7UjACJA38PFBaWTPIRwChWv96tYeEowBTI5l1qryyX/Y8LL+Qj8ztUkj4eRgc/28OAfd+T/3JhB
vBGdDJTEnQGzSlvQvUv3qi33Shkfcv2WCCqRvJrUXsgDWaFJNzXHLxEIUCLT/O8xQVF67VO25zau
4I55cgw7KicciCbCYKcsRmbjKMAKIte+NMd8UnT06TPu6zl/Kh1RpgQ1/ieYENe8KbIrA5eXRDv0
jnGVtkfi81meB6MDexcr/7BXa0xfNLDUJAE5Qjy/FlpfhdJUkIyjIe+XVaBSqsH58tKEhvbPVmJs
TTjaBJTiJ1fvCORRBKLxed8SpyMMM0TXnSO8fm2KaHNSe4NbxLJ/312/gsZ/cQo8YWBpk0p5wEt/
kIAvLddH6dZLt2tNq9O/LL8PqOwirBqBn1q0EECN17Vt3OWJAaTcr4mD4Q3EIAurLi51MTYAHFDQ
wWJ9dbnxykTXfyJdJX5H3gNInbCRcJqIIemmvcAKU5HNLWGiWNseks48cLq9Qa5pMHI7FG4cRQ48
rb0iNDA0FWAwxYK4MHOV694wq4ZbkDVPFwowvOicitaIKDldslHtdtp9jn+f35DVKo8dhJUXw41p
g873I5U+N4XFNagv7WrGxyQ4Bp5k0vrlWyBjBh99+hc2T2vUMFLZLNlTO6/xkkJEv6D8un6RSnom
gFQSiCZUIT9Azctqe/FbdtJnkbxay3Lp0eDT50In1PXu4AJqvn2+xF2ZV2InX46fgA1MRc1HrYq4
gDSMTCq6s/rcF2ja5bYGZPCYFE0NlanImUqIpNKaGdBtOIN2/+kp3b4cGNcMGsFwNwVKljbroYif
QxEEkv5Yj/ICmFs0ru2HpTaoPpv9siYHqxOAnJi8kQrdaOLSNzDMOGD0d1eLpLUUy3oBfjc5nUOw
tPi9Ys4vflEWKMbqLh6NxtxrUG/yPNMulUp5WxEFXnt3Z7JKJmC+R6ronqA2HMMT5zC0Yht0F4J2
EuFo7LmTca5oSKrWCvx4bf7/7DTG4KVwyTmlWTPgxus9yv2B9EvefYMJrBr8l8VJ0IQ9SH0KWiIU
AemPXhg8ZHQjCBJa+ZJ/lMIHQz9Dfi4RfLIodcMb5S1Iyp6tHNSCRfvQeQkuwDMlxvvIWjEa3Zwv
ap9TJ3CKFXVmdV0nz8FuDeFn4mMY70MtxKI1RajTrA85bm/GtFiFiIpMg8kpa5dKldezycuWOgz/
jshfNdyKGv4aoxNC4qZOIXbS8PDtKHm36HM2kXnuLMsNYwqd5UTLdRlFQAQ2i1xtBglmvaJz8YiP
KtH7fimhMXsXrd7CbFXbUis4O/q5p92udGq5tT/PYNTxTWC4LUho1t0ghIlaKXWCm7phL8PBM8Pg
rjoV5n+cinq4ja3QtdhbSbJ5moDQmTQMFrI9NUWmmKiMlyc/SwJ8GHncPm5Qpkw46ieuE3pU0oaS
vCePg5FmEzExBL/1mYbwwtNVh376D5LivR7emb6nD8uoqqB3cKv9nNOu1u/LD9fvdmnkSEnH/BuU
2Xrwzu29x1OYktOCDD7Lta1asxONYExWjmwVhhReRBGHebSoxOwuzfsJCV3Sz4InvKLVuSZbBgLQ
ByMmR4Ynpi4RcVyyvU34Poew6VEW3Dlq3M2G1PG/mrYysI9Fpwh9syGbqQXrb/iHzkUS7H/GilGP
qNuKI7SCzrt7635oVqB9X/A4XYxaJWgiUYm7IBLMn5udERPTolEA9zxKK55AQ+Ctm+dQ4WC3mrgo
JRgKgjfZGZ5iAgo/dd33YwRhpai0hLEci/lPQuW67MfOAFrk65Tf3OS/11a6K8r3XhOg5+7ko4Hh
C0ywFBJTy2zl4ZWGkjebhTEJHH2nzThOtZ/7uIg+0pIJU512Q14O3P6rrEZM+6fWz/qptIsuyBBs
74ImM/sp8h5wacN3iBMn9pJ2g0dyMi5CA2568ODkgeegrlaUZcnalApuuYmY9hWxai8HsvmAPxuv
h9UIjoWB/ziDdfydPNmWIH6IOmHbaMvje/O10VpTsBHD8RaxDXHwaXu29eOT/UC3ec53Ho+rHMba
dzQnAeZsfY9owUVVh68ZlLXtX+X3MBEWlpYHrBABSjAUYg1k5TgHbkZiySt6RPxLOdFKBn18u4KB
2rSBtP4Mac9LWxUIh83mYaNNXmrqxYjoMO0I5pJxhsE/pvkzUnqQqBUZhn04uaLLXtXMjX5hgYd0
omVyD87Qt0GuGfu6+SKgkabkGTPvKJUR4p/i9DFGg/VPPdjsLOGwOQ14EsItVodtj9BzAyc6bpc2
B5JVQp9D58X7AF+z0jIqiRrKZ9/L5uH19a26qFBAhzROoi2hgwz+ZcaYoKzNcQBj7ezFoVNG6NAU
hq1t8hdSZM+xfsozcj02KJdaeq2T4YxRtSANx5kfHipcjSGvfcr0OxHoVChQh80D4gIYIkCB/o9r
vzWGfrVB2DqKuwlZgSU61s7pwKLpRajmjwSl87OxdZ2CHYq1BKsNqhldFeijvLSKrvhHg+SESU5L
CdisH+eUJndS1u7VSsPi0iCBbIBeyXXrNqXs2/kXim/CjKbs5zRUrfxUnLsUr1fHt1OaxvsUnhzI
08sBfG+50C0x+F/YPv3w9g+Jk9Nlap5YjseO/JZwhFRqGZmXBKuNegN+Fy5RKABrElg+BXatsmYF
eIl4KHSx/UXF1KowCliasVM4ZllaLsnn7Jep8TA48K1BFZISvl/Rm2b/bPr2UOzE4Rdx2EMYwAaQ
digjsYqqe4JMqbSttQA3VNAmoV0bsu/PY57qxH2FLdK1RcdJ0KwaO9sZvsNc8zuizmDItdzkivcG
mg8IM4nzjdbkzDkrOZESq/WLHGUVRjKhptKO7v5lON+TzTVkvuiKUu6FywO2NsaAoQz1vguBUsSO
bnb3GxBcuDTpgdXYleM1C9fkSY9zo5w5sZ/rl560s0MTZQZ3e+puWYKNqKUuZ5ebd5lQc5UkVZjc
vJ49PIL2kMwZjPdzwdcWLZNEEsJqNiSMKba1GgckBbGzMt6hIepneRB3oqqFC9YI8ZoasHW1pjOp
+x/Fre6zL1ewUk1sO0zxDgnLlB/vGrcdSCqULEMAG4YK/f77rL2ThzB1odbMVXa16zYWVQUkz4QY
ksuRo3YAb8oL3jrtLkuqOL8kQh9CjlmVdNI/oTPp7gUvD56Vl+aexkYHIFAZ2TT4tv6WyH9ARLqF
EAX+NbjgWMHDnq4vydBLlfEChJZIuAFEaoEPVJJdS2vKIdhX9/ny50gYbM9Ozl/hUXV7HF0LeXbl
4hQpBn1VbmZz67pR69nYOjSRAVTTXI95LxsWY23Uf1fvCreyZvRjut/+LiNjyONiJoxisr07x4QT
slEIXU+VlN7mi0hQJ6xKxIjDCoE1MH/MjuJp3IoJkSpXHncG+0HLSiLjVPhGiq9wY0XillMA6nGH
uMf7BXaB1uiuEDgDPqT96mfEEOOqd5TrdVTUb2Z/0JMSHRhS+Gl+TLVDTDjLFirYSupWEiva8f4l
B4+RyXFFI0d4jNEVj2JxEkFHW4T4QTzaTt5XZSm5Nl4517ejmbrM/jh3KP8kIPUkgnc6ZG+aOuLB
famtamd+S/WCRJqut7WOVIHjwbM20MkD+senc64z879ofP6GAgxKvkVCFTXD4TK4HU3oUgp9/8zP
ymBVy8ZRmL3vakU/Jd2rsKz8XCZxrzA0/QY6rAlkpeaLTLG2SvGndMUyGdOSlVOSopZxIICqspZJ
Ccy1BP+tdut2VEyKT3fbBTQ1bgihFJe1fkjkt7BdhxsU6PtdGkUiu7ZnEv/wlY2S3eu7DPybNmZX
2HG/55WapDy8I4CNTE6xBms0wTqPjLSyWEgyt+CmVRM9kZ/fNRc0ma60NV23Zvgji71bfiutMJGj
/68czjqRy7IkdHY03cSrL/pB9/qRvWuZFLxGefQFKUiurhk/smUIKI8bepkj9fHeUqWjYhA+BM6Q
4c8apsF0qQmKq4fdLrF1KIkZPFoTKTENQEOFDNGI/0lodejT1Pemmn6tArV2P8DEfJW8M3D+Wa16
XshHrE9JBmH5diw/HnK4RiXjLNkQeD/jzDJBnLkqfj+UodP7o0flulkdCgpyXn7LnzdlG+O69nfx
ebkW0bveM6CdsnZkxrwpQg/wSpH8DN1kqzqnOSmCnb+2gpSxkz7rH9cLcvIibZxXCosJmGa2YoPT
vJ6xtAML5JeFo938W9xD3F6JQvGRpgHmw3yPWWot+La6jzJu4uw/s5PkV99XibbAJOms0ZcLi80R
2Vacm9i0Zqgphtu4C8PECdy6hKrbHtiSCPrNBVkUVyshtUjRsLJr8XlVo12Nbu0C+8OIs478rAR9
64GqeBQAYymZKs+xHOaE72OSWHr1DMpYhWwFzOeVvtakelGDRnyJ/dAe8vd3cihvUM5Bko2F8DVT
qVNBA+d/PHY1zW/RNMFgJ5uo7kdJ/9bpBrJTNtn7vEOqJEjImSsaM+veId+jMe6b+G4743OSjImT
vXJYctxJBuffnL7guTcJbVErJclQlRdBm+4fObpQ0wCtWAgDvG1PZlxU0SuLbteR5OQCRfFdQPJu
FSAJX735Eby4TmpA8Sja0Naks/wvIW25hwXj41H50g/rjNzFFBUEgQkFWNaNnArcJ7tefzjqMvRV
8Y89acwRRZjHl8KyV6Ylt1RN6qiavTzaCWIpnCVGEwTEa+snI0e0BSFlzMKQdrZ1xhPMd/0ylT9w
Adfrs1yGjLtDlW0xt0597mS1B3MoIhSTohDuKn7S4mlDYvZKYO+6vMCeQQha9XbKDF3o66CU/afk
POsnDJzM4d8kFysvgw5Qmqrd17MSrLppfvBqTQ4ffpbsJxDsDJfrVxSJJeX+AcoQ+pCrkvDKzAKY
lYGqISVgTo5f1mKBWJT759CC7KhW6J8eUfYo5RtC2dP3LoMjKR+oKJ4W+zpus3itr4NBnvdp/vPY
5//RR4gIuIZvcyc/DJ6KF+yNRS0g61OiKCtXb6em1YNyUpxx8aRVtt1HoXlLGm5kNWLOIzOVqXrk
F6RQY164s5NniX+nFq9dLSMs4aj73SZ2fcShOh1FFCB3+73lljCYQt6uuQXr9AosrbMgCzoGeeOI
XXWPjooEsjpWY+fVNXUnE75da2x0S6RfFABpE7xPKs8JhSJ96LhJ/tuhrj5K4wOgacxRZaZEgsjn
LFN/Tph/ZZ2L4YinG9xvdsiACaNXf83hVwD1pFxIf7i6duwhugNegw4ZtiGE79b1UPhSJ3zbxJ6U
qvQogf86lMTbO4LNCRq8kvocp5E0B82hMTbQ7KfSiKl7X7tjkbe+U5Tf1IHVwwcPzIDBfcwMUBBy
XsBddcLfrnzPERtwpGQ5EpxYrDdBZJwYGK7qAexQHrNsAKC9gnQ6F/uvhQBX0VLAfkRxIHLl7czb
G7o929DI4FvGyXefE+RRbi38oHe1zoI5yZe23HV3rurtohB3jwEjvGn7WnjxcF3QRHWXseGigmr9
rtkm8tq7olT1PBUf0YzjQmIRNWqOfoAkq9WTcxcbS3KFG0yhZUkEleiVzQC/StbZP5ESdhgbMq4U
srKXODNgX6vmyne7f3RK98uXv20OgvQ/9G6F30o3BVb5dR2Z9250NIwlDFk2YQIHDk3HzZAkj8v0
Vhbi1vIDVc6sdYA2nwiRxqZe2rGHaQuUYVrgehsqJLHJjPlnTHUfldlMeQlBzRieXMAuD9SS72RZ
Tp1VJ/JDdBYAb764YDuvEBD0TFssrqAb1oFz12QZCNBmwJUe9NQnfzvDjG48QLFdGGFrWjeq4qgc
dvcoafxUHQ5t8+ZOvgW38dY8VA4tpe2c2Lnto8GPVnpLUFtzk/TCcbDr7FnBxWUy25ymmqLbFcnY
u7k1lNi04mwWxarEcWH9c6X7kvCqeKiSEZGyUhcCanhTdAgbnzvyZWpFZOUnu9nmRC+E1yS32GP+
TtGm5e/YWadmtZqm2Sv1ZR99Q8H4f1o5/EteXaBOQS2ozaPOeEyUTAe6llwwbgl+q7OsVMYGMXKo
RiFQoOn7mvznwjbCHlIulkNemZUUY2nF/uDqyUWkhpCih9clZxnzzMEQaxfWIsXAIRX/B/yI6wVM
ys5wW/O23KVQb0/UBMnJMTrMhe9LoaHZQ5RxUCDBUA9X4i7vGH4ErcFVTzm+7iRUQTKWWNM8HK9U
v2F3okruaS98s/4S7lVSsTz5zLNgizLPhNia7+4yilmzVM33NMnQBbePiZV+xnu1fVeMJy3Vn4St
CBWav1C8ZMSFWeIA78ZGevHmuNQ+O5Z5lcTKOjhF09e4aLZqi23boZjzRBjtUNwJeJu08d+qdRMF
WBUeY25HYmEYF1xk7H4mZeQ8tNKESsoE83r3yGG9BSKQW6prS5+xOS000HVu65ISn89ReXD30GQD
sE9s9g23lj4jEeWJw4ByxK6cXEJGmScnIbE1ls6HM/zxywdhD54ppI4/Y3ik6eENyhyQUC6vXeC2
B+Wk4XPLxOq7VcdM3DyPONskQBBGFpKufR4L/I0HabNjL+1OBeXVN+CScRWfJRdSSMOYSD1w54Va
JCmUM90lkJh5hK67tS0P2OkdfRHhpdhK5Wov/BRZrEKvLzSL8eij6uE5rrr+sB55ZwDgMf/LEFRq
Emav86rT7TbiDMAAmOKzZKqS5vqoB9uTamycuy0hd/kKBtOluRAkOfafMD43ZAF4zgxqJ3vBnECG
LfnwFqUOUIOdc1Rz/HuDDe1IHjbEzWqAYT7SZkeRcGOR1yWg7ugTxnjxz583Qw1t/SrvD96vF8Bf
fFAg3l0VVJpRj9/ug+X9fP+SDpSvBcnyNnPrr89t3fnDhXqhxFlbSv70X8NG1ZXg5MjgubuIJOHR
WH8pe/z52XOCamWFCZlVzL7NmnijUMh84qR6u2d/5BJS2ibaDD+wUsn2H5NXZpRPxIC1cwkgIWPh
fJqUCmsIV14I5oidMdDO6cpcyzSng7fHSmXcwgT3A0sPpC4PwQ+meBtEFOksiIKIy3pEW2oCMkSl
IkSViAs19nlHaMN4lLGZ34jLNC27MGTBTZykCODhs/K9Ii7McEGE+0CxuMCcga6cKjP4iHqX5xqw
wuaUrspcE6y5ryZNSK584rV9XskrwhWcgIWqvBddWMwHBSar7ne9cS6CpkOvr5NArJ1pWE63HKSn
C96fWdkjn3dnIDvZerZQ4mLLZi3jyPgDr9E/mIonhtQ7rCfFN+sT7almzUo3Desk6vQ4pPJ8cD6x
L4xh4/fuaeZR/A94rvoUYCJy4oYWMeOmikloZAtIF+CDrHVfbKtGVMJIM8+Ny/mYIldZS47xpWtU
rYGLOdf5YSv0ufaOB5sT5GGa6j6ghGl68j/3FT3pc1Bwbze4rGp/wftw8WbeBvk44qVdkhX3wPsX
VpWDYuUqy6J5iibMbkw+lcpPdnDgPr0fS3TkbHP7u/BtGCOHw1aNDuidLH4uOSyngZhcQlCjMZS1
n1TZRPGK6TUZbLDAX5fjYh3OTBowe7PwaTt8FXOGxrFHep2sNt7l3lbW5ENw5NMUSGKhxRnvEHmi
xMvxOgN9pn2hqUl9zkd4gM6grDLDpAcS6rew1FGDW8kvZWyb7aHaTLgZFg0oJeCfSzndZhgYoF/E
1uo46F33vvk0oylXuoXo68/WqcN7jh7K41p0n/igkTj3meSKNAw1oRCsnE37LZjvc7xYmmIZv6Es
t0Cg5wX4Q3KOoL9VUV5nbu75HBDogUmmBkLKiBAAMMMeBObEE2yLbWtbQPxOkVdYR6zxKIsaqEWA
u+k3WKWzrT6AXhm/6OSW7s8zXJn6fD2iGfwIhHG9fHzBhxb8dO62+vDFpJmg6J0lT4mPChz753Rw
M7oWNQH5YYrLTRCPfHP7kldL/XQpudRTGXShqWh12LrkXiFvnBLlZjCoJTY8DXR2fV1x1PO+bNCZ
GOlcVIcHOirfqwL1K1Ea1bVGdeWGRZ5e/iSQkFBNVKL26DGT9GXQMf+QQP/5/2SLMHOTFmLt5YQP
g655XCDVLbq+fhV6BaMRt53jiOYWnF312YICd+cUUc7RXj2ITiUCqoXO8BQ3nMbTadJy4dvaPZir
JIz+nGtLbDt1vJDOfxU87za9Wq1PIgAysYd/9ikvwUYJK3XzSgDXD+tvroaCeE3MmJfpPcTqtjtj
fgkj8aQeiaD+ua0JnQDDFz/MxgQUPbcAYaTCCZaBQhgMEuMM/Fck7PySzee9yqYcmDIRKfpQLweV
Foiz/WJudtbyR0v/UwS8NIlBIRe2vprmBVxpgtamz6vVF1GyybHuqJ3hNep8t0WmWZPpyd8CmhWV
PeQMccWqlnXHLoiZE3G0QHmP22vT4Gw9HNuoWupqgDs3j5x9Qm/TbTmTA+Tl4RjH09ClojB1Yzlt
znNxCI5yqLhjrwsdCBMHwD2zZwndEfYE+NZiiR49e/Cg/WR50clbsuNb00eWuDwcN7tDDLjAMmpI
ONNI8lrCOL4O+zIX37eySEyVfQ0zTziOjRiBz0b28raPyYQeLxxxzcMk99xodrpNiOZA+5Vik4GZ
BxtOyOeFztMCM/CBO0h0EBlJaeLCPuhx2z65D3KM7ncepCB+yGvHrnusf+CQ5mKH7xLH6cf76b+R
qsCjxxU8qkH0Hgf1d+i9IPZfOXRA3+0Crk1FVS1dSetshJXWB/HvYsVptnmn9BjQy0Zcjeb4opCw
sslFIv+U9x/QPGXJ1LbMx7duwBajN3JadIEg60JZ2673lGoPOg+1uwi+LiFEwGJRMoNRKJ3VKIKR
PA69vkgVfJ2M6eqdvBGxxVKYp3jIkcdmxMJP219Tdtf9bE+8GomZWx6BUJk7gUkZz7yPk4r4A+4w
turUbLmcTrLBNGeBlQi6K5zNkxg95AdKM+We0RGYzh21WoPwQeQh7+0Vl4jx25uMBcVbBoVnUiVV
2PVTjED7SEX7EPv6cq1I5D3nDKY6dNox/2XrpsVAsfDrq+pgYYOezslB754ZwkwseOQekJV7yvD+
JyypbIevCOooSYdStXAuOjnjWuyKK2m3zMsY6aFfNjwPmpw40JQbtK3yu1rrjQPu7Uu0oLoGPjYR
eFMMZuuIWibIMk2A5QgiPr2ywkbl5gEk5Mi3+1a469VirkkLdHzZowrE3Nq24nwnRhwLiqfYcSvv
8/Kr2UqJS1o/i7eNjUvh29ZBrvgnfVJyzFXoeFVySNpFmKU/wlnmjFrDS+nWKnzqwDRyI2tEacaW
7i3htuD4L9TVNbKuRf7bPGfCP3ay6MbtBQLbNsMPvcyyZaJTyjevDxlGlOBk7AnJw/DPThfFVraQ
IW0xu7oSLOvRPtfgFmhdfFC2/c7iBFkKEjIjXJnIAxuBaHmnsWg9yk60LDynQHBj6GmF/Lk/iP/8
VQoj3oeanq+K4k/68v7iPL/LCyFgTrNTg7INZ4FMy+PbxX0C53+0QAp1FrpTdGwOn6isBZXgC/er
ZO11znxWeKsDhlKFg2SdLcicOCHgSVHeGW/do3eALa5jtWHmnwTD9qzujWbm/UJfhC341M5+PW6b
N/teJ3XmbPQwg0etknXPQ2ho74QiirRCk+kSXTStloeKhe+NqegVMQqO6lLE0lumHeUfTuC66xPP
4EqCmz6dBrhAf9Sl/Mn1IjARBLi6eKvDnUjwcWCc/c6GfRHhM5vVR8lnOTwWfCraMJMLu9qkfMsK
Lj/5GEPKaSgEWlJpFjCdBmRDMaiOdNfV4lXE3Lpwg1uzBAVUhIpo3rmJPhwgTYuKDKaaVF35BsmT
eTMoi4aGnzv9nE4PxbfPiK/CJChGCraZXQBHpRtoyu2/slu53ZVUA58TslH9Xu2OxVr98mHEjUI4
mn9wx4sWmvX64ZnvuWsMVTz3Zr340xB5sr796R5jm6LYxH71nrqw5Q5h1GCo6yOOWnCQH8LWy8/U
f6unNbKRk2EHAobuZi/JwUidVmbVtU7IUvJlw8IK/967lByrFG2aR+hoJ+ktiw4PVVQ+4PGG+wY/
01tGk4UKjDL4PLiv/bhjJ9DFKhxH3KupUPe2i61vJYV+OVclz9LVVAchbKcXxDTH+bJ7HBYqTNhC
ttgHyuxJQlnAUYWiOHcXqytHWYLAbjenItgOMkD7oO7Ddak7oO33oI5Gww58uxQYb42b4e9mDhpb
+rJ74PADj+5XBzZHVp+o6bO1u/O0by4oWQ2bsYxaZYL+GC0vPA69RzomUTuwPeKAyxDbYxoHw3hu
LUg3obPYxG/bGxTfp8mGJZNYgPJJ4NdoO0oBoiRrZQMtrH1+gazCeyI1Pt8IFIYZ3oO5xDf5Rccv
SSGe/jrxi68RQOiyDNTNcEH9oDtNAdS3hNF1ZsgH/dHvwTGHdiD8//ZHy0Af8mP0ysVkZsd7LFLo
yanFjkYE19K+dA44bAiSrtWcAf8AHy6LdREyrfIOUxMGcxhKe0M/e64xf78RzOilE3wl3FMvNEed
2CHunj194gZ9OE077LFsfQW5oVBu62KQ484u/iGiIpq9QNy9no2bg3/oy3THkLgqVanzIigqv+aF
LrN6SjU2n2rY25nDi3xHRDHxCd8SzpkJ/0NDrXhhEZJ15F2XUgga4Hq6rgVyAIQHX0B+VEMUdH8P
HT3IJLwDTflq8RKDmf2aJiZIEMBRe5FBWBYRS2LZH67RV74pqcPrLNuglSBRjxiVjSOKBlL3+w2f
7kYLlaDOJ3+riE1d0i8oiVKFoSJkR6YG6KABjUz79PRBffSVqvHQo/XuSzfyz9fnoSlN2u9XLjSS
bwQ1zGjNV496CKyDHnIxjdiSdGoHuS6STDJRa15/mvgGl9WqfjBHCuSPnbGG+a9VzwbijReyp3/U
mp68ta30ndzwzCKw7o9JOPuRu6M4MUosFDiZ36tWqfMIrXVnOwXOj1XWt6kTyVK2L0koGAM0JnV8
vxRwk0Zs/2OeoRN+X+jhqh4gjrNMydbbyeYFnlehAaxKHV1f1Ysb0SuGmaxpi9pGZKvHlt4fvS2A
ht763uH6xpermPsHNiHjIDhchTj/9ZWwT2xfFIb1sh5D5XeXLaVDS0w2OJvWQRtWo6Tl0bEaRfng
zfGHoOtuRruX5PzcwgJlWmZm5nJWGsFMNCo3B1/fUDI5WjRdL+h0iNdLH81O3qSDXMlbxdab4E77
14+SqsB5xkV4v2hxSxSW3jWY5FOK0nG7ocaQmlaAZCJDpF8CGvGE2j1GmQaq0QyVbHueoUCyE+TJ
D7ymOHv8nkXdCqmqu2yv21cMXXpU/YdFCsW883kqmLA+qz2vbdQieA9BcXDewAJpEiLilhEZFmNH
eYTCGzaPzeeIt2aX9t23uAqCSNM8LoNAmDrLzvYBuIvC5s+YJM3CR89HKqBKduRBbVAbKA195m1N
yhVSRvxu+HY6F+LFJvWP6MmKrHY3BbzrfzLiRGMelOWRDfgmaYfrZmNOurI0MYG6L/jaVxK/Aaqb
v0ucUsJL59KE1/9vI1/vs2F6e7h/vdr76pSRw9fYtqUzJ3fe/JNeGbc5rfV4YnsY/1UrRdC9snU2
nPjLCZeRo9cgZxdSOq7AM3N+YKjYfnnVZS4kqC03SjFJnWnPU8AbZoY+ZB2k2mrr0Xjv15Bhw1AO
K9KQcGkylimWcqKutWOq/sVnh4UmU8kTIsxGtbrMk2z7nBwOHHfd89vuZaUFefUsmHxz4BnQAL2Z
IR3D6pYCY96dHFWcyKpb7IxfXgB12Dg2NjUAQbQ/bSa5LbihtTY9l6kd5ZaAohY2X2Cx0Evklpvt
l7IARh+1cSv2KoI5uzfVl0613K7C90fANrpWeQwtX/CapMPK6G40cxrqW7oguu96YRMI5ceMrqi2
KtpgAhFZYOwIttBv3RnKik6JA3QPtf+/kry0camdvJvvzsVHyWvQaySw4JK6Y4GsLX+nwm+v16gN
/bil9ToJbNZXccahKcQZSMAEofE6VzYxfUrpUXp3kerZinNh6smRkcn08GL+zL/j0uxuRqdsDEv0
DJyqBZzVwClETpgaPYsT2rArsADhiNfzW8b5oSVHCWxs+ndqAOi7GpkYI8jH4lPNZFbekdrpmaje
hOVz4/E6UqmbrzaZVUAq4TMI81x9ZOq5FSx3MBfYIEjeG13S4XRanm5RDfKn13oLhkZCDlJCZ2ry
gIcfH7ykpH9zd5fSr6vAD1kgX0MybmmtpKaNwbwNhTEaGipjLO4cbpnX5In59Nm6ok8GOAachTsF
wIq/E8C1cc0fEWRteIWbvW0/nTlB8fobgIN1c4EozvF+fO8qCvyxtimX6QguIIrrh2d106UCXYy6
MJM+2h0vp1tbWNP6y9gH/5CW4VGW3SP1Y26B/0ftt9GFyQldxoJioFOA3M8g2IE2tv/AQmnAJSRt
LfPnatlI1lxitFJCctrdJAUDVSa9qFpp56hzFz1/WTuHUg6GKW0Au6tcgtXjkBpFpmrESSDG6wIn
IYvh1cNkLagj3PzDTIv/m6viD3DeiMjsrP8Z+4fZWU/IkQyYbuLV+2+KLUyDOdIDCizDsZAGV5rC
4VKzrHrs5T6RmpcSGu196HkqtXJ0U73NukKAKqgNowlFRe6IgCY4gGljpPYDC5fbx9XJYocbpzJi
F3SSyVt5CzrnO6ilWpxDo7PySJfHLOK/U934+AFa8MwwvsKwbr6bZtCkZtlUj6crWCQJodt+LRcq
Xq3MSZgQuYhio51M28iaHZ/8FraJ/f7T3czDb9HgrIewgIox8lYS0Tfo9byaRzia9ZHttlZMbKsS
/47peg1GQthak0q9U/lALWHCMGffIIEurPCYpYh8AZKKF8Z9VqRbpKVMGr/b85kfSwKlcpsAwKBo
MsCtONifY6ryKMh2a+VkOgXxjzsN791gMENfHoCs/mrFgFYvH2ZQtpebnoFGz4I0LuyI+g8bFYMD
BYKpOovfP1cFQ/hZ+jvVsTobkxGtLWQNZsuNf5E+MT2Ef9ErghBxQXv2CO4atURnVZJwRKYZhXQD
GBMrsGm24yTboXvCmX4eQWZbzVvXP91q/Q6gLULemuyQAlGulpTK6qmBXqFpLidzsv0wuW7Ifo7c
0UriAg0z/4UIuPIJlEigqANDMMOFlVPWwU9RIOtVarPITh9m4uzkmac929FGDYq5Zs25PPuyH5VL
plvYucFgoNFRoUa7QJpT/TRkJTn7IvsE2DoI5rOAAhthyrkicPwxlu1XFHuBjjt/YXi5At2lRaB7
fzdBJ87F2oCu1O/y+yObno1xo45UnxjW0oQU3VrLbzBn03dUtXYiDDFWOLp/37L/3DfB3L/YSBPD
hMo2l7sSk6udSw/1yd3WB2xGzTlzU/wr/D2ZZIKibtAuJbl/YQ9W+Tg88bDxZiNfRjWst1/4gkBP
X0mlLeRUTsG3LKu5OPgNeWFlBiCqwr1G7ZmeGbg3WuoSLIa3rA5GeJzvKPTF2LYQOePi7LiWnkAY
xtTiJhsjSlJdHFpFZCljQVTtbZvn6LWCDaKsHgIB4gXJcj9jeUvRQfxhEKIkqeFT7TnjatPayJVj
BTM5zZ8Y6W9BvL7FzhubASd4difF3TD0fr3ymgWtrDCsLYhA08YBXn0Ae4uzprMwB5MQy/MvqNRS
wXcaK6wSO+5Uj2cfoM7Th+abVhQP0yMVMb0cvSp8PmADAGiNAxz1DwgY6SNlqKR7d4TXeqY/Qmd9
wynip4siklEslHu6whGNVhfxW7G/2WCAVMG2gSyDxoq/v1YHvvKJXQBJz4jDGso3oBMpyisAFcfg
vRKl5LnL+hDkfs+hVU59pO4FOWqK1wxvwOe7Y9NnCy+qIsM7c5eSFCjD9YfJ07ymZqkPGWYmtd0t
ECnKa+4oBMxcfGozYh9ztmTpPv/CIyaTmF618cDDZf+l32blXA/b6YAXuFWpDr4H6vM53mcjl0fW
4xVAf64zKkIKlcdWpv8UdBr7XySdgm1MnIimjoDNPKBSOLFsRzSFoYmJTEG3rjJS3Fv3eV2kEZO2
8GDCvLsj63paFtfC8a+Fytx+4vRKk/keAowFAPjoEDAVH6fboxWonSEVaxqjTY5lC7KGG7hAY55U
z3vjDFF1UOaxcF8IRM5yuNKj/iaaJ+e/BnFMK1knNGw3/Q2QpUnIc2/zG+Mk0qvkA7VSdSldtafF
esWbQndcAa1dHfsLLaW9+WNuJ3DAXg38lhWxVW+D4RGAncULXpgYpNR4kL73hdurYsHK5IQh+D/Q
HQu6UmqTfGcFFzXQC4j072nbAdOqPJKr/MajaY0oyLwcRKWqNsDfeQf5PKZq1bSophxNzeWCrUUM
TcLHnMBrTzl/SFx0m6zZTvkKuxK/zMFB6yxNoDBenorEuB8SIhljl3wevLZjJkCKnEa2mUOtxauC
6XGPwVXjd4BQ/sOgFWxqyWAt5Mg2ThNWOTELFqnf1/0RwhoPtKE1oP9FKQHarr7Ga685k34ErVhv
TSTrCYKX4wREVhyppSsA30rV392SXaYRpik6z5RsZhHt1uAzadn5fxhWoAOleAPZW/Vkasyab1MW
G7x7HRgDG2/AdcpPqqyOB48xUxS/RbkBxyUVYRSw2KENszNUOkrHY4bYMeX0vjZWnerWhenkCRDG
gywEZ0fA9CVExKDv4qZBLdXYh0QzSE1vbol0KtItOjoI82JLUer6+GsNTK6wtUXKGmEYss3D2Kqv
sSLbyDTGRYpQpVZN/EURxYxKmYCRTtacZ0k28lRNhOf0YORDJlU7ww4TLQO10K8DMJ2cZK1VxpcV
xT1ETT71PXHW4Ht4VmDi/RuBeH0u5iDLX5pVDwEsuxHO00R22u7OJtVne8AeNLpvmAslEZAJvW63
xLs6FXgtmrhLFdOI0xGZiQB187jwqFWYb/7HHI4MAx5L7hEHXwy1OvzSh9LlG06diFl8qJ37ysI2
tYuNdYPvFnUFCCi4HNPpu9H5/nwZdbJJJuwtzRIUZtzG3CgZ+zxWCYNVs3GO93tjCkboJA2QP2m1
OdVsk2bl/3eB6BHqmkgdOYQhBO4YKliohAa7YnU03/qd4rfocV8QscFdbneUd7kLwIKjvlnZlWNh
eRUEic8IjNrWixMPPLwJXHMvwPzI8wkNv75SlM1K9thOWvBeDGORjOBbFMo8dTnllOMaTQ/BP0RC
d1287K5SHv3nNBlfWo2zvhPnnJYncNtB9miqaQQlafQF9g4kJxcCIFcKObeZh5nunA8Ebbk2f/VT
FMeMORysK6ghNyFXsyO/oj/Y7ENWzjabPGeJ8oaLYLkS4NSZcIXLccY50Qspzd9ELYNZ85f9jlLU
kI5iJw+78shf90+MfKeksAvB4LFPSehfJxxV2Yvn/eQg8Bo9TFL74OUumHEwgYg4rSlUFWxQYXo+
9nUTX+kGuly5+B5zUm+3+rR/RzAh7gvSqOnAGO1IF4FY9cRoLghvoF+8D7tKOd4zm6LnVTxiJHp+
rtId3UWA4O3KfzJvggb5mKc50r8F7e1sjlQh7gC/ie5Py+iQjfLQjwjpa6yZuvM7vL1nHb09fk8m
eHnVIakabvtPUkHgAkEitKOEu/s25pfoo7XygHZSMTY5wz/j7P8n81dueIT35nm5ZKglfnn4InHb
g0bQ4haQcEfkYCbr/SjVYyF65FsRCoGccnDn7DsNPnWNTRJkokfW41eUGDdaxVRYNYw+SbYf+U+5
RoaCBLQrqOTQOEPSDDkDK2wKHRtEzPep2E4VOzL69tNRmtZ2oK0iks9UMQ7HLhjKYvFWAx3m2nP0
Zueq5mJHkFqZO08qtnUSKE6TxPot93SG32fOVFWQKaXbndtgilsJ+SQxif6+lKMFvjBnR7/fVe+c
Q8kgl3I+otn/2Fqq/lvnEeq0MOMFjfyI1UR92VwxeZdpicf7qY2HWJw/U90jpuy5/ivMQ9Gy8h0v
dU6jtp1L+eUHzJ3mUnOslFHP24p6qFF1dQmtR0ZhD61e5wBqcxmB59MzoMFsXXFvn4HSCyTqP68w
Ht3Jr6HkyhJUHscuGlPvQ6KEHQiv+aMgXwT8rpXfYkksOks6Tz5oXkyndLYcKDoaodrKfFY6jlP+
c8OrwcS2qw8anSD5yWzkRCTeIYZQCXk47Dhq3c/w6RQGclCHktHjPl41zjCktO8O6cdhHGZhLoMi
15aH9l4FqVtX38yW/dxbbtSBw6cLvHALYVCgnRwlpcx0OTjnlabunzGEF+na0nrg+THREe4aIrk4
zjqz7BlDjuDfrgbxccs9vEh+sqWMUBzd28jb2hFUnDQxkdQ+VgxKrpyu3PHYczQMfT+PgbuOMViC
3wNtxP/nHgYm8t/P4xv3hgiw2Yiw0+hNQiqq85y5PrAkankzhkeqlEB8feDil0d5G6M5aBOx8gSw
ReDX7G9Ybom3Ru0B0Moix1Px5kLAQTOrj95ihKAfUM7edRYF9hC6JP8tXtBXVM48PCRfYCTGBmyG
Y5SiSInbmXOt83XpXAtw8YfKO8Fl0ocuZx4n3NxxtQorax3SPOqC/BodTwzZI5GINDiAPw1OfT/y
ch/RIrvtJ1n3S23OeVWLuKiNb6KIFffYzxSdsQEgNJNafgtQ0Ddku8S/x/wHh10/ZzMuyifvvq0f
tmXF0gKqZX1vFqZWCOhwjugbEscondg/jp9Jpbx/ElVrUQTB+vp61ep2zySCyuwFTAq2CdovuFDl
MiUHEWa8acAEfi7LSEBH6a4+33e9/40xy1cwVI49z45CbLkwe415GsXdm5TUH7CPmp9EYozekK7+
MxWt2yrW0+/Gkm4eBcOTeR2Lw3AYRjXq/SfYEaHBkDzopJYW1Egbh+0sWr3p8P4B48JNNH11Dnpb
OTk8clOblXLjAFbdHQHVkkmWiQxsUab7OPmi6TnOxjLhxI4+J1rD6li8meij4OuHEjOCjE5M4KBr
DCVnqCxwHt82Z3TvgvoCw80BYvpwgeaeYPvNjAxr8LKD+/zK21rNjJnWC6GG0LsxNUWk4pjOYgRW
Wvj6pBfKUQmqmUXmFNTxizmAswqB0c6XepLONByuxU7Mxu2L4kPsMrz5Rvfs5j44GnxypX6zBu25
6OglHxlTsx61i5iZtgls6qSB0Et9fxoA3SA8qrRhGwws0N+oUPfzdAdu2w2sO1cIjWAGhCiXVk5w
DciCZUyA51KAQxd1n3gFsSpQDfa3atcW8zEBjsGYwSEFbRA0XhJeP9HnHuWcaTq2vPQPeaSRQU50
0qWT2o1GHIz5bWzeHyW/BsUov24XK4SWvqIbocs/ZWMBWoMjT2ebKrqCHxO48l1ieOJV5iAcpqFr
ND6N15j+8t+xp89GG1i+Y7eGCc028vyQGDJOlUjtGLYK//ciPZ+7bTz+zNelUeCbTFhs+DH3hU23
ej1OQatS5DUWq3m6buVb9LrZssaC82kT8Tj5y3mWVbQRmDFB3aM5B9ZGs6NpPy/2hGJVvsENe+sS
F0a15/B6aNgS8HhDHR6tNhkUakQHS9J529/2KwKxbrVfV3XPlI1iiOWmqo/JWNiIauKkliERIIOC
Bg+TF/aF0SKzYiTzj+4HB3lGJsXTjtwLIdECbJsS3BqH6aPo/GOTXe37BJR+Lfg5QEd9AmHbEu4K
nISZiQTgypbHUbNWl0WPWIkPNE/VF/6NTsObzuAnX86afSFq0n8ca3JiUevLnfGkffQVAQ7sSu1a
1U8BKglBcBZU6Mq71umBwDJ3fcTsfuM/zwFYIvQVmku6I2FXzhM4JMkTzD1n35dGNnSorv7+moe9
1VJ0hob/Kje3g1fLIZ3dPlwNwtiUFda71fucJi2Hv8XZ59HjM5HoRtl4ZG0rlE5wX31wsFQIeVcA
yjW92ZY8iRrS+3n80T5pDsutKgregLr/xYq388Z/k7dHfPF5gQMRyM1tX8z3kNAxEGW6U5IJpmn2
ajuMHFZJOmuTC9hM0rQ6WLUE4ImUeqPxLmg3XNEU3pzum01ON/craxY7Y5Ywke4qm0nBzodkMMNd
1Uuvfxb4J6Xy3cHDftqqSkjub0RE5+i2ew9z02H+iH5unHhJEnnumgW5PDuJbNhBRIuv6hsz3YOX
+Op5bvBFP/Jc8pnob+l+6MoVt22IDXC6Xb5zQxmC40wuK9jDseKckkPQHBgg3YB+6NctWr8xduED
chTWGpw8M2U8qrhyeKcuF+40wPg8HlpPxhb+472PiQV2HCNyW0Obr8DoyCn0dS0ubHis4l0fTz76
SI01fO//s0qiDie+dEq/L/9Um/ZRPohNcyzJWDC32XNu8zMZQZ5WIrXTdultkYQgUS74mt5m1VOk
3xSrsFx+bcxJTfM3HJTy4eAQnvevzwZCPN0Xr8f32Sgr5mIOon496Ib5zsddiXpYzctWfIy/med2
lhuUigWYaKWPUCkoS7X2piFT84B1HEo3w9p5T1/aMz76VaPOky0uQhCq155a+sV4Uf0ZWCrEHjJF
Dla7gsekG2xZx4DtRHvnbQT0hG1eOQAur4gRaUi5MBegEUpJQ9on950Ev67CERIwBzEWXDx6ohBm
Ambh7Lo5aJ5ASE+3zX4RrkuIJRh8q8zI6a/sCcR6+QMxsjtslF5g1AQ5wvlPL/xibVZAy2ilw/kB
9TY6tsB2NLJxp+Eaj9AcE+GAvF7xk9GOkjg22WS73iGXDs1UVyfQkhoYxrj8o1r3M/Irw/bhRUCv
s/05xfv7FRDpVtDTWYuNKbcXitJ+WJOlEZM5+19Ut+ZEyFHHwrq6k7qtQ6BsuPAV5MNxQeOZOTvM
IteA34BSGVDGxcBTlPi95MOOssfjUtLAJn9ocrmkOd/gQhVqhoIMF7MyfdbMKXfuxCCc0oVq31sp
g5L0xfF5tZjXS6oQaFFJPoayxviqFy2wrg9qGbQCfqlqGsPEkLHnxqV7K4J7LurUca1CoU1sJ71H
w1PMJj8C+LnLTnCCD36OeywBz4UTBYjZzVCYojHhAMKlmJR4QpzPhI0xdP3iPfBtsbMBiTJpADU7
nJw2RaTUN4cTw2TE4tzrFbIURXQy0RIyL/+qRH2kVC68vMRVkSzJYBt1G75nAXvB/Xt4W8bpDrUY
IKCgR8/pGxDKfB2eabcB++AivxzUVVQGVcOnbgJe65DlZXlp3aAJV+gzoio7fNUjV6fgfJbHppRC
/oPffjDQBQrxMrJ1SpfqH8t0DUDU0AQPTXuvkn8Pc7E69IIuVkB/KMW2RzQ6+1jEYY8t4hVcUKHk
ONtEx8iyzvl9euKjbxKugEKo2tzy/pwtgRwF6bSK+omLtCsrBy0hHq1dKTCwTGH+fCtZojrqQC/t
bA8bPCAZ9fxqub5M8Tgv/oz9tEvF47qBRSUnpFfw1P2Osb+wrUMFTTQlDKaXDOhcocTjrPAUeuKL
5M73IKDQ1mhDWOFgAbLWSyqKQwO8PmZ/zeXRRY9BfJuVMB/su77H0VaSbg6iOWDwCnGxvujzfAne
BH24L3/PibxPIufSg++A6mkoTBLe9TwtzIM0JMtv/Zt+1YKLx7BrdtIUlLWhWWX0OY9uG7jn+RMW
KxzzLeWrgYl4NhTdD+k+1h/x6a4qTTwB7AIwUDNfSR9bwLpLaumxdgbX4mth+M75LygWSB9XBkKP
sgWvMHi5dInNUsEJ0O2eLTTNUG8VTkTqyAuVJDGmfrl/LFX6Dsd1gc0krGbJxxRnOIuOm6yw0fQw
xpj1GMamOFhx5U4WPLUqoNltMEefliVpDPsOUBGP4c3acIh3Dfjx7dt8cTck+0w0aVdVQ/k3xdAB
uGrGPZQg36b9fbFD9GYdVg9R0umsJ7nWH+CZSNipKx/jnYm/M5WtjpshT8vA9AGJ/sKkE5I8QI3V
E71UBQAKOBXprI5XG/JK7uis5D30IjEKiqHZ0/hQLQfFi67CbQt8J9kJKXhgIxbewv1pTsocrCNU
J/X0AZ3v0fuGT62PIFTO7F0cd/DjttMKzM7qsY5I+nrNATfM15hyQf+q0WJ31iPKGzEDqO9ERH0c
kxjVOUixVwEBowCGEZZocufmOft8urL6otlIEmMKOW5XB0DrUVBozaw4TOlG1SI90v3cZj3F/GvC
ugH+Ej+0Jr71anU6KGjWm8qjDwWsGz+xilmpKBUz41JNPaZTVL/esoZE/YwS6Y3G+NfmJ97Q7wsp
9/M6BuuZSFDKK8h7Up5lIjKbHAzLFCMblPIZYhFOlTC9VYfc2z/gr0khz0akeO/fs1cDu1uFldbr
V2NWKQbEyafaYeUPBt3SGIoRCWqGdJft9BRavwyf94Z316gYoZO0S+0fMlX5228fFIYEUGMmqwDy
HxDW9UDARm0WKHhuvVmrxqbTtiUlOlLXyP95Gbnr30n4+cyvfjB8frtQOsGzW/2M3rBjPgOPsDbE
PSXENQW3dR+AJ47paohYqEm2iIRb0fuaENwZq+N8Y+myEQEb4S7qfRj9wM/Hylj36vYievwPLesy
KuwHBPNU9DTsad0eoZfqjmYqJy3wuxQd796GzaRM3bqPuP5/KfJPbzG5ZkD8ye7yctp+6WtUgXbU
qcLSdVLKqTjK3RgbgF2+DzKkZL+DC8VJNueqN6V+UDCI4PRSYTJ97xdzHKwCx6O3ODIML+9P3Zn4
86eYpKvb3TjMW5KF1a+xooYGbhJyF0qHSVLNQM797vXBCsOMmQ32I7QaATFA7IdLyAEY7quFLeQv
qvO38Sk4kTN4oZXp9z5o0lB6rIai498qYBG/6K5pR92ychGFW2/UMYsg7Ly42x39NSV8/6u2xA6e
6naAXE2n+YOUikpQHuc5BIZu+TY5AR+Ux26EYEwZnK79zJGR3G39YSdo5AteSU8q7hdbk3XHluML
W5ao3vMMZQABRGe2+nt2u7HQaKDTwRn8kqFMctih8gV9NdOp+Fc8MM+z9kE/iHYEEhJNm3olw0AQ
OwwFI5w+Kogs9CKqBf4rQUoWJHMINFYCl35ZW7lZGUW48awZMZ8imId1nfmKoiEowgRk4XRI5wWo
dc+QusBMgcnvjQLFaUtPh74xy38jc+JNFuhcfBS+UAyenlngcPwDekpkh6iir0k5Y5t5EP455Imz
gXKPB937OVGQxkXFX//igL/2+/mBvgvGKu8E7bMzw0nZhxQhPnQv54qqrbTGncQiyVK3vQwoVlTv
FwU+eXhikwoKzQ14aTrTOTMK6Wft6ZhV5cJ+5XZexnl9LeWJZLYfFw90x/eBjPayzZUksy7Pno9u
K2PR9PKiri9tqglgDDuuGWjuVcyB2DRYNIj6pOktu4G4d/6s2X/F9KiF0yxbPKRyZ+Eg+x5kuvj+
jJ4EZhpPoiqOxqW2wRsP3S6oQ9qxbSsL7B9fkkQ31oyHjinO/0fuw/GOdr944Gf79AKr/goJ4Abi
IpRXALn+JxEqRhGOqsvpBGs4IG/7MiscQWxDbYx39J6ZFuxeGdUPpveSWzNaSM6dJvUfXunNrvYz
7UcL7aw8owHAgpHWy6mx4PMHwEPaxFSqBSvOm1B1dt+k3VP0PQuXyspBmqhsn8ntfzk1JwTLwYP9
8BFPrUyoQGsYpT3/zdJ48XOOvKy6/1jdoz/qs+ZR/Qd+xy5qsulgOU3ysmXqdDeJfQBp4MZ597EF
JwRWc6f4x+cWmCn1tCGKLAeVLR1iOMn+kSfPIkygt30+MArJP4aUV5fuqnxxelXxuT9PQNbyTw+k
2qOl/HzG0C6o1y7LvwKxFzdRshv6rjwyWt5d4J0Hs3KaC0Xh2LKC2BXvqUu/L1/vhNgtfeqt16Df
w8h0ZAo++4HDz3bUhTbxdbVF5rx/JVYmdg5/XAHKjSMFc4p8+ApIPT/WQXRXqGjZhu1rt0gm8edW
a4b6iVJ+prRDEHdmrs3Im4WWMxbmFbkKLKneXVtVQMU3S9Ecs7/Wn24loNuLRIcJaUitaTwaKEpy
pj8bSCgyj0wz96xES5hD+ok24UMNlnR0SoSjCrrXX/F7mCnyJ5qVB3zOsAO/oeVO/Ypl/yKhrRLc
dcusXXgg+P/WjDpnH9afQm8U0uQ6IbxhZsfvDUdgsoPJsDlgYfti8jZIEJBiEvso8iKTH69NUB7v
u9UN6Pw7z9tsxYrl3AIUKIocj9wR53cu37OxAowafzJFyTJno08UdvtAPdzxyljkROyDKOP+KaN8
GLBrGT18Ninwy1bWQtbCbjIsFBH4V1cukB4bQ25KOUiOZIPk62AAq4Clh3EDWC8GUffx9IamyCfT
DTEkOcZYBkWeJYLA7+riJJtFSKl5cBsGny5C7Rmt9bCjpMUsBVSZS7Ca1SavJ1HtWrc9fK2QNYYm
FcfUz6nE/HZePnfJWRYWHmhl8DwpuSMi1rUpHpCP+RnOgYPLxIWbQq1aktFQbhO7vdQE2fNI7X8k
juN+qQB8Cm/dTJ38JiL6l4BBZsHKF+KpY98hMLIEm2Ozt2VJ1lGKKiX/14jA/PFYbr9t//WVCFHN
4tnoUSP5unw0e7fXQ4V+gNjWIJuyJvF8TtZHBNDV8euNwJUN/6xogOUL79awmgKOXFvCoPNhafRK
/U2Jg2iyTSd5gnY3SUrpUw8WXf2So/e/a/joRWRBcoQ+gBeGqnTC5rUA/652kklScuW9MMg7uHbz
0DNi1B3gzcLrub7U2hNi4XtxIwMcRGx9I7YK3OiMxpPcw+5fRi7quo0own3LXeqBXEXT3xE4hxcw
zjhM7zTZ181UuhKr/RklM/NGVsC7OGgowhb5Z2VGCCSPJL+wecKbh6UC8yEQoBnMs5D1zg3xY+qh
zDGHesgUo+TyxtZTPTN4s5pllUV1yx6pEPLyR8uJvxpKSyRC8kB5SwKDY/PdWtnudRHiAChnX7fq
YYGVyt5UW52sOjFWziPqr29TKhuN2/QHz4Wfi/YwTvHGiKeF7nGw9oVDUuFcTt+C+J5sZidXN9h1
0Z6RPCBgq26bWfuVo2qCMaWjhHtXIKci2oTF5cJYeDyCFucBdez+/OgyPsxYmY5XIB5n84aQDWxO
E5oCSqNW3Y+fCi/XeCh8aWlMTRwKmCFBsFHKoXx5JhY4rLa7aKIs/RKuEzytI06LTUn8GxxRY0zw
x+fnhawr4RbbxuOJLMcLMODN/t3vQGlvXXSvKfVYZFnY3WRG5zCHHPHG0EgAzoQzsovuwNFJNDWx
DcqXzuXGArXG1VrLIdLlVoJgP4uUZzf98wQoeR9TmkMEz7W4LwOrQCbkMTJUshOzPO3mJP9nV1+t
qQPS+i3kzjaRgO8Xf3og26zU5w3nbTCIAyiCrgrwIWuBVsagKDAyFxh8XTB5XxKqfLwEyXnLdxQB
lZZsr/SD2uT6bGLuAJQ6ehgOU3B20tLqAjfZd4lhob0htC5V0WsdKALlxze1q1QotBwFZzJAtvTl
yZbukFBnWy75r2SbQG47uo9nhxr0h25LjpWfMrkT0TWqY/8Edve6iJnhsIwHBuGis62dn/h9UYt5
ePrX6o7qpu8vvVFDvZEypYDKEx6w2gK8FebCBJxvuPZosu7f1Y3wxTTG8kha5CAKFBG8XCJe6hzH
dGxey6FE+CyYqMlOgwDiVxI56RodWBJ9xtGjxsyrqHW8UsOpM8IqA5fFshQd0Pf0FH6K+YSuViCZ
7SCcI0A/oKfZ12ctCho8QeKfRA7Un+5WjiloAlOdF6wQ9LaMSq05qM4Ua8cbB2hQE6M4PCxHOikx
jLut5FfPKGrDVR3Jxnhk4ITZJ269mnYqYmbNqweQ0y4FAnVZUmmJ8Xi0MAlxk1XMNOI3iIZTbVtz
NpjLMIRf/dq7yjO+RberYPcQa83prOXyf485TGtUnbvDFTc+OyddKNmvitAtpe+O/vaH7RAVoJ0F
UVaeEaG1+qtEc9ld+AwgsIh55ceStS9oUhCx+ypjuWqpV4JWeQUsgPpeHEYNk5f8WZebzCAFR48S
tLX0wbGVwMfoQTIlVLxOkBxTWK0xE4eJMqxjDjCYESCSAmgPyrTw3O/MVCyblewCjiqaUVYtr3cV
a8MdRZwPfDm3auUJ9q9pNWyh8Zaixgh32YZS6t7j2qM85U0V5+9QMez5hupn/dGZ52PSqVLE3oi+
GPl7TjjJQlfTfY5WRLWU0GzwvgRu0GKEgtwe4iYOHMXdShWojibQRoICoy9Xfk3T8RB2r2bYiDNR
L9zLzqmmCe8uU1IKHzttsmM1n/SE8KCD2aagPLEiKibnM9YTdzX4ErHBvSkyTxHWHPVXC3DkA/by
4B2OYsN5eLFosWp4S4Tsgm6C+4VWTCWtoCscj0Evm6Ibm9bmV06zfcFR7/7DS3n4Zqs7voYFcXyW
nqae+qcaUSXPXC/Q7R+b8pYX2m+HpoBFoDpt1k9AO6H6lWXcw5pLMAdWIQkq9A7dnXcdEtEfXl1K
WsiE9Onx/WChSDSsZtuFyoqlFg9ZKBgy/xodBCWmm7TRnTb35TKQk0I6uz1m6ziIJwVUktrbIpqH
k9w8uqjhuTzxeh2TeGy2WVU2vDMjNqotXaFIvGn7URiw2KjMpgDA1j+nRQA90UOKoVFmas2KqwUl
mrtvXlspZ2lhTIubtBq2z62QnhBe70a4Ns7Unn4sgt4On8763Jh/L5k2cJE70F36jMIW0PEf0iiH
AzSmhPlpuOqa/TPIHCAh78LuCQbfRLGAS4irQ18+rGgPtXxxe/T3lBC57ipFOv9SxruykVLEXb68
Za0MVJAd0cbGfM7id92/I0XtoKD0nBOFG4eC4k4Na+iRj0xA9vHm85AVli/Cf9DAtDPnOrSHtJOq
xQfydBPJ+0Tkv9ez8whw301b4+Hf9JqPt8916DeJNzjVZbj0bW1XyNse5aS3e5o6/a5mXkGdz6iL
ECsHf0824JCqpmIqrhJ+Ye99NSo4BBck46V8fQjKAlv1fRHsCysQpl/pFGgxZi3YB49mBga5QEVU
v312RrWgLQKboaCNiIV3/XD6/wsP3xHohtfKDt8XKICwLvXDRrTBJ1u8JfJZthQCi+djP0II7CC1
Rm2tG5QhNJw1ScoHgc6qm84zrUtWqfdRCWQ1R9DVOui0kQivjr2RN6Z6oXCstWBt8q//WI8wZ3uF
2DGNKdjsKWeMdzcuJNzvhP7g3o+xAtvN4oqAlv0vQqyzJoUElQF4FFhtyfvCHaNuKZ3pBZSyaXyV
wPGrFigDuphk4JxXMasQAF1NAHpNrCUt67tMcOLAePl3cLjkviGbWuRpen5GdI3jU7u3l3ZJ2VIr
jiBzF6ahrHf0700tE+hWpRWGGfJiTrhxk83PA+RswWP4prbiGSQZFkNvkubkrRA78Z1efAUh1ROl
NPwVzULZ31xMncGT6HTeTRPwPILkCbX0+RGE8nw8CiuwLRhPf5gaPTSPttnwJvFd/jyyhrtJj/GN
vjPJ9xbraoo7BeWGxapRFFkM5HpWbp3aMRg9UzxkOuCLbv5O+awGyqqULNXOIWXFgOR6O9rCEjI5
R2u7jclgsEAdfhE1/cnKKZ5bdHVq20YLbkQ6SzlO4nLJ2e211SyZugpLgNRQS7XE8QbUbeXW3+B9
tlBA+8cZtXlOudtHAdBJTRibiVfZA4ljyC8A22uGTXQfVrigz3o+W8P6TNROQTvQ03TQYOCXrGCc
20Ze8boq7qmo3sXSjaKXkHun3DJ+H2QmKbSr3kNOy67kVrnJ3KXZ8vK0jrfTbUKjV3lM1m0dt+0Y
TqRGPI4Jf75ZBYxe0ZA5rxHv7I88U5t1SLkqGaldV98dCBvY1w50qH/aGQe1ueY7PGyICF+zsHVX
k74R/keegAO6bEIroLvYsqbg7EqARWcb0mFsQVOvOcToJR5dGLlwbw8EutcjNSEhuwRkyWs7zkoR
XLFdEs6htfCXa5IXFaW9/fhnatsKGswZ1dQ6sUaj/oRQrHorLRt5fHQGrnMN9hwuHbLq1552n2KB
2MUEIXN2Muii9e1BwxqfaAS797388lTc6o28RasQqaMnDzn50f/J+Za4aNOrmphTg0BCgVmT13Sx
14VDfQHN4cHKxsCCx2DCPRY1Cv5/q/a3Nk+gUnuzv7QVrQqHhPWcbuK872eyTQZNkX6EF2bByXeT
N0Ep7qvIL1ixK9C3WN16qpfTJfkz+7d7VDEkkYV84qOSBS0kcr2wBWACILIaZeujyX3xAJg5rpFR
Ngw9RvXMISTlMHDQ8mkaQ9oT7r/jUFo3EUmwBh0RrpCcWKDdWASivin2BeAxpzaBdrdjCnV6xcac
lJh8uEi0IMTieb3CpdX5C6EaBcSRV34ofSjC50YlnyEcZTQe731pYTWTOjAT8SoWemDa272vjS9J
GGIYdGnZeB7oWH/Kdr5AUGuT6Hyp3aYmDJ0inoWx4BIjnfbc5RCdKKpvh3dkg0gr5EqhBkoQn6eI
HlqAl8W4peRARkCL69MLUmDI472PujMt89BJsNHiUfwUghLigXq6hMf4jm1j9ZN9sbrgUnqkzhRr
FsUcSAU6mpa0JAWab6ccKiHi2vKz65ImD7hiFF1dnmequZA1Uyt4Q4NgGd+DaKu50BJW0ak9elrh
yiMh5YJqLlMnl+6lzMyTCSFk5uX2rLjm3/3bP2dBHIhbI5D8GzEYmVujm2jsc7yKCoXck4Wzesdk
zbhpzVPP4GDTNcr31Mz9//i1OswjOJnA1XdrPcsZ0RAur5SlLUyy+eS7f0J+h+ose6oc8f6jkQlu
KM5gtTgjFUfTQ5dU3P6PJuN2vMgd2bAcZw6Tx3FxoCfkecD/Cz5jOj0in3RA45FyBRGrelwOW+qV
h/gxhe6ubx2EX1BIrmattlA/m10uPToZMoXaronOWKUEUYGmJG3d5fFx5FM0vDvtS0ddQvdoEsh6
wtscMAIFLDZINByR9Pszto6WUzb5H+w9TSzkooX82hdftZ6szKAR5t9gJoo9mmCmD6nQK7zdGsrB
jLACNfFXJsQ9fw+ya+MCgmk5d+JK7MjaZQJ9vZwgfPbLlv8xV2xhZVBD/AgaIc8PjmTAOx4okN4A
/D8WZbcGqzR/KDFcAlyjGt7szLFjnCjzkouZpAPjkJR3mFOkCRmVyO2saqry5O5z2FxXK3b1frPN
eh6VNKAL78n5pM+ZY8JkrN2eG48EtqO6E5ciLTcnUjidfNs05lGdjSkYTvY69ByOYbve98BNGomd
53hfE9m2Lqh+ExsRC2c2u09uv2rBvl774DXyKyvfMr08D9Mu9fXadxoBXuBT8PJAHspEL701eAu5
JmqU56Wd8StnjwRwF5eGaNxS+l59p2TOLtHAAQjfXv+/W3aIRyVru3czkhAJEm4BCqbKUk/MumIU
fG2q6OFs2vTaRzceymceBymWyOa40QuQVyoL/L/1SjoiOiTWbjk6oXMLNR/YmK7Emf77IRAphuge
ChefXFl32DDLnYy5VcA74J60TArwQwPbQ49da+6ImEtFqmmHjZbDx3tb6w37vHR/LgFf4AhBJ/lS
yIHKnR8ZooR+K2yng5CI4uLi3/HYskO/tEG4312ZajSwowucTdlYh/LFzaea6+XCnP7Q2KIjepeW
4bhBp5xAlStTJPmgBdtYjUPzcxZhAaGPUWyC3DApKcT7lC7NZeNFXUNAPOgOIHGBdtGvc1GXIQvD
Oyoah45FjUYU6Boc7UuWrOnMvuMb+xgOx4AVTBCSq2/St5iL/a32bWgt/dhzjovkJUBKdcBaKf9n
2zabW/Q0ksrnkJCAgfpMyLb+bsEMrCB/5o+SrY5TvERkae8CnTSizXPmQx5jQN464ErHbvna/Qms
yITcPvGo8DTgncfJHPI17ZBUTjB0Z/6vr0PMlFL3fPVMq7/UkmC1pCkpgIR8kUlGKV212/uRzIOS
G5hjt2x9fzR1g5B0KLiwmfKsURd0O31kH3PFtjCMICBhE3dmL+4AXyvAdw1nhxtMrNAvw/iXWTk4
EZj0pOZi/iEwDCj7Mbmmkc9GWwo7NqU4yv7/jktTfkaxwVScVvCFJioiZJ5J3Dwb0dzkNYC52Wt+
8UdrGpRq0BOVvezQRJv7mvyWHZ8gT5ChLur4PKVwwyF0aUuKZUdyPmdm4galvV05rpKOF+yUoUfk
y+15dHMad+nMTSDDHi3T+HzmKbzT53bOAxuC9F4lNHNPU8O+ybOTDpT+fDQs9jGJirwNuG+yg7IU
OIuR1tPFnSaut4dGBAqyq7H+PtMnUnhKOCSfUAXv7T+rrSvRvApS2LYlU1iDrBotonG6xnRRtCcS
PGWhpyeqM+iaKKh7urQ3n/bEpk9Uhyq5o6++P+f4KnRwyl8BAFl5omG6b5HTY8iUtpvEJXpS+i6t
xuBS0ySy51x00W2TkoY/T6ZiGjMOPCcAOtb14s/Ul5chTutxo85ybDdWST17Xa9U2qhGy/4pekyq
sHShpnr3tbWeE0pxB5xPjYHxhc7y9n2RUjwc5iJTHn3MTiQATXxiur70LKZPO3/9RynK+L5Bk/9J
p0untPgI2JiqS2UytwIjP0/Ou933vQsF+W9vz2H+359/A+Qcf09F3FKLu+8jb4a3PKWbombTxZmr
iHFaD1sDiwii01MUl7bsQf/6MpWZbaXkllIFhYRz08Jz4qtZvjibTdiZ4cEjGAlHLXX2dJtFYouG
NitA5DbIQeHtovJyCr1qy9KGvo0/jpmjiDNMDlgkODGERPgW8FtuBTuzSPnq8Y9QpC6AHzVYjJAU
2Zd72JcZuqGAEor2AqWehvEGOvQhsEAsPNWlzsHprLDi5CXa8XLYzo95c1UeYNwnxo/Omnl+b90Z
wr9CGZhqqRNKyYo9xoEzhor9hsOEtkAmVB7n6CrbCIGyHk+n9xjOnX5yPMBwlr5p0fRhkAlLAxVy
3Rv9+38u8v66BWWrL9soQtFk8pPs9O/FVBMxN/7nWlB9GaX2GqjvPPbv5w5kZ5e/tiXqPsQaSH5u
hu1p0qtuUVL5ES4IaDv/y6tA9uYwJo5bI9+O6UlyB1nISa/J9/8nKO+IF3bMcyCBtwqZHPSXVHkN
PFsAeMksnXwwBau0Yk3+1lPHE/aoOZ4z2vOcEYCylOYBfPw96JRkky934S1uDGBG+ekjY5vpd4Us
iy7Znx1WIxjLnfbw5Z5eLKFc6tHGiQCDrbT3KHhbA2Okh1ZHRByB1NCAVN290iQrETMkuhgM1u97
jeuUihNH170H1zLLo2Hu1osDFuqLe5mFOZms7yo4gaptEkiYnjuUCuqqCz+6MpjicknSBWFPCXiV
JOLVPl5vQHBA5plGX2/sOewGFV8B3Q29BHnBuPfhNewoKUH6u9g1xiX6Zn0FGljK8A7qWsXE5Ix1
EX+oa/nR9k1eY1d19PFm//ilgaUdWnOnwYdCEAl/WIMPrKb/pDDolyeChK/KfC8LBMnjzPU/wg/R
mrKNJeIiyvNZjOGeg+/G9rH6dIJZ8BYrLxMi0oXl96BQ6FIlP9sYYOTEHWjv+fb4vLVe+9CbcWmB
5oKK3NRrRl7BWMCiUaHeYpnjD+ZeLMZ+YDf9mOf5reS4lyJB2mTo9ZoiXlxMRt5es0jGF2g6N836
ZV3Vv/mygOrI0R2+O5QYiX0q8Nx620b9joXJqHeo2m4d43SgPchl4YN0gAvFfPhLsdHPyxqn2TMN
hVn31ucmjSyc0Ho1gVXy0VVi6zbdrWAQUi5ylRnNOouttVrruCJv/LtxWA2+jVhM+XVkobwUKAuX
syAHMp5labp05gD4IM+48R/IK6Ogzqx4zRBY98xshRBFoNyqBwXunGiQUEnp6mzywJKfSc+wsqFB
0GDQ4PJKNVHvYVHWv+Zyn5hwzxlGgLROQor5Cs9ZjjSxlUyFLF426ln67CtDqTevXj3YZoGj5UmI
ijDTf6Y93n6XiDINNilNO4JOOitzRACiI3DTqjnsS6duiDKW2PnacV6v+bnhpCDdBWWEiJbLGqu/
3qspRCgcNuOmX/ZudWYp+lDmQ8ZmohwCPQcR8z7jgW+VWxFt/vkFFATJTrt0mQpwxuQ63MUJphBm
CUQWZzNhPPRtHD4xtdZYc1eqbtR5a7S9uvYyfDuj1ibOd5NvmENbzhfG3ADOBmut9lNq6IrEw33q
jcjMyryjgxkp71QMHOTw25PxPZra/liYGcf6T8JakUI1BKUKQYWqNuyAHwKWDuEC44EybOG9TraM
jsUH+SzWHDvHXVUfykNBaiOg+oF7Xl6q2vC/Tpdnmh+JAkWanDXiYB8dNPbGPQAoyr3DtywyxuAN
bTf4VlQWg0+6SgIEtRxxUnV9Z89I4SMzs3IyencWcA3vYSeAsqCnBgsrMhRIu/beqk9Esh4FPO5v
7g4iDWAcoHcVyp5vqynlY+unW7vrO4OpQ76xdnnAZMycY1fgyOcDc3ACwB35vBUTsbUKOXnlPkJk
tYuEiBv/6pPDHMxf7TQI1OLL4AQ99X7tXTO5QeRczE5Pi87RhH0W6eJlgV/s52tgIKcsdJij4Vlu
XfWzclaDggi+g43sqA7B+T/4PLFif/M23e0K57/Aij+G8i7TPOb4n+pUGU0S2Pmg8Js2FKCybM+M
Jtu6nTo26J7ZbVLCi3VrOtbm33aQYvnzu9PSw7aCqEcRxiqd6N04S+SJ4pT+fF4PI5mSm85w3JhZ
lFxXJ+DSTFvQAfzB4A82WPUwuzrwRt+G22o0sJG1+iK960934Em1ZkTMA6MVBJOG/tJokbvS6yR9
5o76fSQnMNPt8kIs+r3j6ZSZ8Yogz3EPcV5hHC4Xk3U61+PmVFbXoPACnY6ARqiWv2khDmtBxn8S
u+lsx4wV/0nrpqOVktECK79/1SRVk43fL0GyowCGNbUnTAdc0K8sd/40cCB0RkEeeXhuprQGPR6M
Uy4kirXpBmsZRQ8CiEl4VCEXT214HA893QC1nKHfd5mF+nSOYQ/9bYaW5xTIZuPAcDbZ05cqJfGJ
5nXo38sO2UjAt8+RByADCbOiOlDNaYCHP6rEZ3fjfs+27qTsRanO/pEJiY7ZWaJ3Oci5zNnWVvOU
Lbt/xzg8l9KYlXJbSN+CFl2CCnzfyE2+a7jJ8jCP6Frizqz7OfNR8c7kFXvrBVLpQERbwzqNRVQI
7nA+X0ZbBAb/aybwRrqBQUJgwBd31MCMq678ZOp7u/geqVawF2vGa7hGBKpzZOV9kxj6GIX195o7
9/9RRBH+SsaEHrLMQQLRWCv0242lGbQT7ekaDzQRu+ghDriPSFeeyZaV6fBHZSH0qaRjYBVJ2iPN
Hc7+7XauGEw9RcVW1tqRy+UxX5GQyW0ModUE/tSyWpvWHR0hZULjiBKk3U1QgQu9WbsTKEQTJhXz
yl1l477bAcSzvMAjvPcxjyx4BXs1KUpwM9LQliD0IDa56rM0nJidZNgXsx6n2A6RpqhLibpzJouP
qF648m7vVseXkDzcVL+Fyje2pgeskT/A7S1TPrn1blISmrE3SNVrOJ6fl8nmXMKNpz91f+G5S+b2
d9W37Ats9LYOBKwQKpUUKEMGEbWEzymdvNh7MLlEYn3XP7Uj+5JnXpm0KCrdgiemmiB1haWidrp5
oAfwaYfTK1K9c3DfxzfVQz98bl1pQChezUThM2bfkCdqxWmGggrhjoPlt9FLrLHJ4MTyBLjB1bn5
vyKa8uRRjD5/iLMyDcdZ6HWMlAbNVHg1pizj6xNoQS3HxesG0Cr60TFfeaFGUwlYdtZiXMdEqdHT
0Lze1bcZLAypLxCoFrjbPQW+LrEw+2Ix2AAK4XCMp2WFHarilzGmPAKlWgkJyKJ+04EuAmbDiZs8
zXIhYpDHQwAAEy9TjJNo2NmHivPvc6Gt8kFBqGGKa6Xg6F1qq2/71M8GH5srox+H8BfU9xgaW2Ed
t5nVAk6qfj/roRJmJpFgRNwL8CZy87iBwbkgJ+izs0bGqI10raJtiGgvhVvhBV6x1YI1lbFUWoyk
tZlVrCqt2k/ofVr76s5nLaMj3xYdhv+sHkE20skq+bnIvat16JdmEYNDBklqSTVtkY8I0yR/Vw4j
nDA/kQJAjy0KpcRLdROoD1r298IRpt51Vg1HqSWPdFPeavdLsVBVIozmpkSumpbH2cedzV2U7RX6
JZV01sIKA5i+FOcBuFvR60eLFOpRRD3dURxkYPWZBDwmcLk4iEy7ze0aufVVYTKYEasZ+KrQpMrx
2LmPBbfvD+i5CzE4+RzrhGOf8hzMBilla6T+w0qODKL864YL0lhLm/v7+ZBltHOfRySxXGA4WFdR
owHumA35E8UBUQgNrz2O4e0UIFn80JBj6ho43kGpoHOI1cUdIZc8uP8n4XiQMzh4XK3HTGTQGCqo
XcJQESNz4rs0OO9scAQQ1rJcNoCQzE8COOpZg1bhshfENa38HBt10XlvlXnjHSRrcYSFC6qDyhzM
yPph5lGpQMT5moQfO8b7rrJk8ikTcyqff6L9awjv3nrIegCPid9N4GMSpm1hZsllHQlKWYm6+5et
Coo3E7sslL5fKfb4ALkAu8z+b0rj0Twct1OxwSnZRKVNG7j0JPON36j2WPLU3x95+NKe98DH9EZH
dcb3tyHdUKZUPuGvhA1IWplL72c5LgK8m1ffIUWekbz8UIas8Qqw4e3slf8XmAjgUE8eEFit3lGv
r0mIDHTbTGv71joOFnYQYqj2yCd6CpP8WAVRCO8AXPqJ5KSKYDqX6tSCIkVxYhwaBzT4v33y3QxG
t0Vspsb0RSMynKM6P1G6ZxAHDgW0BQ04v9xTgtIoae5Q1jSmYZYxPZO5YMw714/eJaP2hnOQnL6u
+x+3tcprHHaN5eamLFBippdcF1o1eT3s8cx16e7N9ejelcmTkGyJOmrMyS4JP0CAWDyH0toIlS3u
yE8m/jxI8YGr+hQ3aK4+HdaQVrUp4LGalfcc2kv3xHJ5HykKbmtYUxqBacHAryrtUD2nmwagpRzZ
vBKX6+fKN5KzBxNptbjhIRiQDhm/6Vdqb5ekKy/fEnxWvIsaT73sDr3mxBLh0bPWy4VPzSbI5QWX
Sht4isXeX+4otrv5IcMCZaq28bEAkKvTZwgTt8vhjTwypje9RJfTOijq58XMtoxHwCfo2eft/Bqr
vgTwN6e28AUEJ1KjxpCgOMCVGrj8FoaRm0HyXo/mEISnwJjdnb/dJJOLePJ8pIwqLicQvlRuuek4
gAwjOWVDUxmOQGwixBIWiP1k3mMhyTgVdU2yT+k/TlciZALcEJW/5c/IYmLpI+YjBs5HMAxdmHBE
0/pqi8iS3DYEUaaiZ2IL+seORWZtEbqHZ2X81xXsMdNRnX8/ecFbnAVsKDJS9+PZdYUKw5YNYgoy
eiWX6mxmq/DFxXJMVLGryeAKyAErloBKMVK0ebMpqmktTD+Uly8fLqirBccSmgr1JrGNvMSwy6/e
bUubhgpcRb36CCVFZUAJx0wY0s9MKqjZH4LHH8AwezUD1iqTHz9aLeugL+QB+jswiCCsG5t9eQBO
8hCTmztLNZ0ZTA/cjS9RVMyq0B5jJy+3WG2hqFbdK0KwGuwch8cAcq/rn2BLlamfJe6P/XmgYSQZ
M0HwJEsXBfcTR0lLriDapioq2tpqKfTRIo2zREK2gpDrg4kMNMSiuGGRH3/kXGxGgvp4LhUMkJwD
NjmUYbPWH/tJsC30k0iPjXvty4vKXnqZVx61ADhrA33WEyKnYf9TIL55PEXl5mZAbpA7tks4Rlr0
9XRxManHS7jKp8GnxTdxjPw9qGXl2hZ3ZdW/DRy7pRZqGQhqqhDl8ZkqqzrZUt+DcKx1ihloqm9j
xynXE3m4gAnXv5UAhKxjry7tGYZ+a8ZFyHcJIxJ6IMrPH8FUJq08J0QHpTGBi8lAIjJnw+b3dy9S
HwcNjNae4B0e9rZ5ELNfj9OInSb2KKw8zTEC8U4codeseuk5vjNQruH3TxWm8ZRod+0H0MQ8+Fwd
s2En4sj0auzRBy9eNbch7B6tNti3BRW1TVLUBCTJ3V1c1gFIBsgQKhnMQ5g1QprK3o8pXHqhcScE
vDAoRWaKp0qKyF0GuxDxGbLFpZhZTUPwOhuzOoZbypELxTCMxrh6CWYpiTjj3Og2+kawKWWMZbiK
fOHStnGVHOunO+A5MHPzXpFsVY/MzfQm4SpqZAw1xj7ZTzTq17NMI3mIfYCnHKxB0Qm+MYO9Jxqk
S8LTW11oB9AY7HPG/dw88np9a6pHPUyBtszTPNuYo5oASCwRfLoY4QFzeeP1yLluYY/8Hj4LM6so
+X2pThr9jXUrLXH5hkni3eujJieTJlYmJILIRcXrK0CeA1CnLyjNedAznKLA6AO09ZqZR8p3votV
B78+whVig9zDHvmCycjEzTmzZDVSiFVk9gWlh/ee0Xw0SLfLv9DD9+YdibJ4wXdh1mJpYj9HwTQ/
ApYqL7Z23B5B1GepsZoXDGlpvGVDnwBGz7dcfK9U6UXP38FLqjvb16ldsPOz4FUy5fEw4NZlzEii
C4BWILUGctlgLUuohmY1C10Hv4lAATd5nVqjKhV4VLm++MFJb257kMy6kwD/5Zr1mSLG/MyxhtVe
Xkr52aTdUh8veRHP9YNZUUgyEbPzdrshtJzyWe0cM0t9nRUpjCPXhLTpsLTVtixZqcuOCAmVCPic
4TDVk1/JM2WuVDhqHDAMLdKdCL1Gr4ahIdwXkMusYq7wsSI4BbYFxF1l8lCqpi2+uwqX/fIPFfCt
nrKJ02k6AUbARd0J8bZOYsFMbmKXYQxx8nXiwSzB6W3duBBQGz1lBxOcBqTeW9N6dNPdn2Qq1wlL
bFzM7Z72J/ANSidda7aK2NH9aMZ9nt1Ei7E5VIMsnHAy6WI+LmmnRyi9Ei9E5CpfogVcD1fa/GVs
jlLysNEhXshISHGj0xS1EgXuATLPk7aSmSj5CXhMBMIOaCulLOwLFEt0ZLkNbu2UrCFBV/D55kCD
v14oH9Cn1miim577qNhtSxOP807CtLxp3bXK5kvMY8BWe3dAo2KWMFAKTN5vL1iwnDP0CRTc3PYa
zfmhb2XlzCgu2Qj9C9Rjj1kALaXIQvR1XMxjn4JnOMfKZNSIZIbo+hpGAq0GMfuRfKrOzh2m8WcG
MfqxH0oJA+tcocJjhvjhQTegtYWWO+rv0IQI2AR9RNIIhNuYPPUBWmZYFQGU5ak3ZnfaxFcEdRww
de/jYK+tLqjNrFOQxDk/cpsO/SOXzQQYnuGeYwfIK3l5aKuEe20zVJs1eGLArBIO2hgT2gzWE2NK
IPwHD6oza/US08WgVoF110+85a5t33lK+SkU0vYMrajLCs941iIz/VKE5W7Y6qKpz+snm8sN0dhl
ytZOgvqjPQ1VtGBVVG5GN1aSptsCYLxoGyT5VgKOCOlXGPho9qjUGHHuDxGH5MOV9jHM38BURuMa
EUXUWah6TgEr24t9j+hWkEwBGmcT4M7uEmCi71zS9IA/ypF2gtYfaHtDOzF59UltJVwAC2MsD4y4
4bPLKAonbPHQJHPYV9cr/72J0S28+CNVdUTcQ3XcUdzlBoAlm8kBF40UOKoS573XOSWsM+rncbHV
Je1U4nzjtkReXg8Nc+DJu2sfjcOwrDDF9U/dYKhw6OnQKEr8D2XrSb1D68PBqRkvOGxOeAVudHcD
9FS7X7PHDh2SIuhN9WSjQqTixJ22HQXHxFzeIPtyfAQ9B4pE9tI+GCNDjoiietZCKJNqAuC2gBKI
q/rqH2WpXLZP0bpIidlqRal2jF0GKvv2eZLN89RTAjvbVVPENHxSL48VTBM/0fZxiPUAqItPu7bl
Gu0M645E9w4R1nOK4nP9ulmXcIzOKzajKXMX8IeRfaDRxcgBgpUBPwT8CQLI9DZuwCrnX/AfKKpB
dKTwvoAIjzBOEnMepN5z1LeCS+hhe3GwiMLrPNbaEaZc5O30T+XZhoRg2z91zyssylxX8IPM5MVD
eubopn7vlNG5pcdElpPN1ni/ghXXtmn34Rqx+pWOi6GwGh18dYxPOiQe0sZSKJOgL6ucoOV8wPrD
x3eAHGa5bgspbJtD//b/RPhd2H/MXK5HEYbT5cGQTaJbpsLzJnqJc6nXmL9Kp68jDzUtBmvR1kzg
LAPrA+t6BJzmZ7GQLnXuU2qAacVXZMo13JeoxE6L5mjuuOPzvpMIKjhU/HsFeUNuEAxAtmLTLpOF
GbKIXup2acO/O9w8Qqw4EbbpcsTZzXiQthVD+aeQOQOyZh/eRISgZa4He93NP2//Kf8zgXqtVi6j
0Ui+JyHyZgwY0mHCVjAA0We/UALgAZ/HtBi8t3f52ABdcwdLLItpGY3SdoactzcC7ZbNu4UlWpmq
7k3q25pjIqrCnXyqk6ghYc4cnpGVUKi1Us54n61B2pPDHRltX8h6uvqD9rgZ+SRmxNIfl2BJh0U5
YYG1y//lOv6Tagx9W/VWGoo3ynz2TE6m9PuhC8N7sV0R076ZGJVePScjFFFtakaoLcjGmGijQyPp
f2qzDXmtohlQyoYr8NMAGkPVpvn1jfGlv4pwGbZ0xa1wXroocOY/GgmT+5PAjBgHnmjOCjd3b+Wk
PoSlkecGaC5Pr9fZkctZUvay05YrqxiYrhOhHowZw7qSm3Ozx2ZNDvg3zKxJ+hgsHYGPu2k0DmiE
3lBarxSFmCTudZp5hKXqVbplXZA+96sfWxeG9sistAQXK+mb2B5FN6AgsXyuyOMiCln3F96W/CFH
sl9OPWMxBqC4gNBCQH+6HsZ2OAJonlbaW0U+A4P2iQeC4tYCKAL3bMr450LX02DzurZtcH/xji39
9Y7kk2jUiNPse4rTePLgVZ+f3IOtj2DVfiS+DCmNlLcNtpneDTbS/akIKc9q3LwCjLaNrw8ZH5zp
cAfUxbtz2flNXLMemPYry8+k28bnA89XT98Y22Wj4BUL9QhLefnxF2qmVE6UUdj9talNinPl2XES
voDO1WywFReyRxq1pzrvCBUHyx27/Bo44FmnP3/mBPlQIIp6ZmOShBLKUNNSSOELu0ELyjxTZWHb
FFY55uPwYKSBeK2nXsYthdWGhAp54vy/h4kPaCIY/hDWHpgzVSssVxT/pN03q62u6Me2XYjlCErM
GJRWqi/tfPlhg3xMmRW44JZndom3eiMg9Op3S9/KYkNDs4BW/u4hAmlmBq9t8mtq+BjQZnHnUAOV
/drdwMINemhUGTHTNqVaYegrtLpquOi5hSxfXHLYkZNmfC6iJE3UAyXST0Zu+n05YNBW6pSi+ZML
ignhVRdEyzJYDHZgyXa0Oey5iftw+2ZFLIY4IWNtMFPaHgR80gFH/KY/jZHL5oSgV+zIW6xKrj8t
UCqoijsJowK+f+Qdfz542j9jJ9DconSVzm+zZe4FA0yGjvAggmLim0P1aFfDF2hRYK5LIbsFWoLW
oR2w7Qy+RYTs7syk4N1XWu7KWCslBeDSBx8oim4H5HErK9ZT+Uvt40h5vUbq05ax9/yS3uQmGU6+
1bzBqAEoCirpMU7nxHv86ZY2ZVsPcwtpj0Lx3UmEPDKPIpuYrtx4mF9v1mmTsHb394P0mSKgswd2
Buym0LTFuctKj+/24YvA+XoPFG5cmczxM8PBXCz0v2z780KCMbHZBqsSARjf6qrbVgoIP0QQ5LsT
qf8qqRNaP1I/pDGmvwtL7J6wuU/sreGm+LkDUZCKCINwfn0ObzqcMm29/4Ytuc/b0aH8cYYxHE6h
EOh301SSYL/nNJty7+m5GyRVLQjZTCmGTcSQId7JtGLHRQ5H0sOgzkbAmv/0FN1d7oqwjPkQGQSA
VMoI9GaJeDq3w1uWoHlnEERaLT14WkKLxQipEUwU+Re/8Uu+dXXUf+AVDolVU0POgL870GA1H1Gf
ZuInaQnMLd3Gpws/1WZ8R/YI4Mr30QFZKbYM56wgVKt87Ck1m5MZBOuCZ5dclCWeuAqWgc4fM3/s
VAUNxFuv7veYmuaZ2LQPKSZAREFaFJfh7jMNrUjYSizIyBKtUqphtcX2mDeYVB7I261N0we3TMX8
r3HLBMIbbj5ye3nyJCVysmdA2wymR7fRDjMjq+swth0fNolHHcpVR6XzBRzuV5I3UWbYLk94m4v1
67vaUf0mFWgaPw4z2tpDO+O99vAEJ3wGaRZrI6RBK4FwfGVA42aZxEOzjO6Y9DPkIYJrBuxu3wli
tXcjKRMdgx2SEyolKD8vZgVuhU4hNmmYOx8T0e5MmJqWhGiX54b5FwII9Mw5TGIf00wZBuUPLuJw
QtQpfX6lUoh95xiPEfruTorvEpOYddwHTXhbcFXDQ1mTENDURO1vi42No84vP4+eLqqrmoiNkr6e
Mzkt46E2/0M/NPpbHj1BQ5PYLyPPDvVL+ixvxEjxl4Ga4DjmuWNy2vYiUUOJF6j5MGRRXbmXGQMv
EvlSY++ByarvSTXrZETZia8of/b5DzV76L+O794HIb+YHo/DqqHVcsTCBmHggI08U1mEcsMCVNim
TI/ECldGkv0U03l0z4UwPTQhRHvUT9s4UgB+NIFAIy04A0ciZ3hbnFKgFX1eEYOQuiHBuKbCe3MW
KxU24I3Rt9hg2gejX9FXRa1+a5/PgHUC7PtXSZgFIjiXLxdyRSSL3UxAE8Bjf0YVYhJFra5VFK0p
gWyrf6THfobsmSbtP9DKIFpzahTZsPduxr+QkV7N6ul8/HWYYn4SDeU95oiZTccTRn59ORewDCQv
TD9mtATFmvjra9HTHNkJfas0Bn5cmV7OowKqC7Z63EDXtnpxnTJZmZrAvGl4KCdCba6STziCorep
ozCCoYLdTosCT0Ij2QXKPCzUKpyYICSLVi1+KpQ+G4LDlFKqF8SCYf/reJ0sZL0leF1Rm4VNqsVU
mUVaNHyOD4zFWXdW3X2ARinxQwiXKqmWq+W1WyxHSluG9k2RxPCVHSLFE7PTzvY7CgU6P2pzGqX5
cZMI2WMrNNL55AWM6MOsNkfX1WPk1PV/VeDQDcLkmOXaSUYyFkS26a8G5gUOHY63H5o0ONcuH1w5
GD4DvFn2us2wg+sFRBMhSNdbIPNb8ut6X/99OdM4Gl9jm5BN9biMl9ZRelQIKm5bpInpJSIY+aXl
QyUCHt0blXxNE2aax3s77VfUa1Ku9DiNdAxa5S3crXbGDxEB2sg73MblbFCU7KgTtq9OwJg3MCTY
caz+eZ7fYznDP8g5IH+w9x/AEM72+Argan0TVE+aO9MLD/3GpcQMgAMz61wMDA+5SqsdpZcM0mTh
Yb0B8zsfcMcHxwnP7uIfM8Ko3CW78rgCFfDla0T74VplI7NdD2sRKFmRJ2ca3HSXUwDFlZzWzK1L
4elo7oY503C26U5KvzRj7tSuHrxHpX+jDlaGqnIhD5em7xesk80q67H8KDHfKdUrygO8eQy1lgOb
nyrqLh/t9TdBljGUgLoFjPAimcyForDr9EgKw2cOo2yxPDEc48fhES86n7nrmLCiIdJGmbBuJlY3
orHTf0nMGGlB1llKJiGVz1CUH5Z8S8P6PR0ShrNCASFvBkQQ84SmipJkcaz2xHCfD0GIXUXz2xjC
0JtlWDuzBBey++MGo0/uKqhetxRTicUZMJvoF1w3+weRR5Pdtiq7EsRT1v2Hez9JoUm0KQ2boR6W
UZg1DM9LtIdnKScWTRncdBFue3niDXulwPpMbtM3PELGPv6iUzkpL2hF6AA+7Os8LSeE/5FiurJv
bfOjuiKo8iGsRvHxsAClzo1LnyT6Ku7OngFWtKpes0CBoOe2f9EQFLCASRkN5ExrBYmfJtZNyRWR
bc5bPIxSFNwkBxOKWgZLcNiU0y7QgSrprI1LMQ/IKHp45pCf2ZDn7Mbyjf4RhobdNTLstiIeaDip
hFzT5b4qdUJLFXlvoY9RtUSKluUexHri8C6/tQFUgN73ZSJW5ZirAcbR7ZZ3Lv+H6d/HpXdax9yJ
IYYhle7FrvkVQLnbESWN5qtU9YgOFWz3itDj3oQIMa8TIuK9/Q+UfU2fPqc6T78epMaZeNemw8ES
1ZRDYkBzCvyLeFkCNP3rLKLCuAgcQCChNVaMjIBqriKXv+5URD5u2xPjTUzEPcrV8fNxmNpmy2x5
VF8KZSnaq4Pbgfgdkk0UdAa7iuhNGiGSOxx0zr7hD7Y7BTKG6Efo14hmUS6ULhHVUYVCZpLcrBWR
mK7r2IjFrYroGN2AZwEq4/b4k3UERLPrZtKgLg3hQYxwCydF2QHyxNBsHA9lOKdAadIipzO9l5xQ
FMcIiYEO0sm0mZgHHmIMQIDzgw7Hg94+BFWw7siIzDIvtKqMjLvCGp0h9lLW+7p1j1a/piTcAbLu
GFgBFf8h4DjL32NBg/uBS7zEcGd8fIKVI2bD+0LPObwA+lxhndtIR9OxSYL/rU3G9b/5lQZZrqbw
/vxppa3YEfMXk54IegtKRQRa2XVPZn6yVosFQ0KPOwPF+Lyo/D2TW5tOCS1lE/lOJQzCWXbrJGlT
bfQ5mOYhzzS+GJgQrbX8KWE+rMJnasLzZm9U057K4CaPwHD1UtPIUARMQNLz2QmGcc31nWzpSnRf
FFDzBwEPLHXMMR5nU5zdXH1hoPggWsOtBzJIDey441E6yZXYGhL8t4LVkSvK+N971jd5dcHgxlol
WfhK9MhyF4NefKBXSsyiNqNhZetmYs7lkwuJWN1vsijDkmTyLBQkPAmz2Md7ZRziNunfC/MubOod
yd/Yl7CIWMIMb5RGVHZCJM57AOTbgIu1OFuHGbUPmxrpHVcidV64Q9eKn7TwFWhHZk8T6sMIDQi5
b17HusDc+nswWndnkNj6JZ8Xn3Yv6tiH9Kn2xY+3hNZuOFD7U2ukQWExp6bfr9mXGUQNEzASJKQA
F/rzGc85Mpn4EWTJ4o0rbVp3M4f7T9aUV8Uv8aRCHCXPMxJ+0Fy3GgaiUCN3IZaRRSDv9hA5j6Pr
QNsbS/3inNtSep6cd7wIRcxzmqAe5gX93ICL2FaWbtjxJS/XRpAIWR0taPmJiN0aVsQq0l5eJ+Dk
+V6tIEzBOoW2kf20BgbqJy9dbzwpOhYAIT5Bwn2ujdwV/pX+awNyYe36Eh0J6Bh7DOurAyoGpiBj
p9hM2gJ40rvX0BkqH9S6TFBdxOSUo5nM+FvTyDqpaS32jEmbK3O1uCISVjPEpR0fj10TV4HI5JUN
bPFVnPkFSBLqpQ+6rF0zrkbxTDP2576/pseIwIDGZcZ1QuZDrwh1WZtkP837TYsv58XpsaQvySLc
EOgP62vioXOovK6IdrVuCMFVso293udE3za7PSy7FcWjcbUVvkq9nrgzwFdAPUOJVm1LoaUbjQa0
iBc3whFbRtbiOWwkcDUbC6oYvlmgkncQwCKHW619dsTRT3k5kxGRJZPgwPRNeZcqXZJrS40u2A+T
PgXXL8utH3L6pTa6Z9FGx9f3ekcU8QHz9TtO+fEIaQgjg0QBNH/fv/Mo8iHb0L1D2FO+Pk0ZHiII
S5y2RysIo4FsZvRGUPIm23jlAACg02+zv0BYGSNT6gjIRJxoKA/fRNwjeRjP4Cf35U18V1L0dg0l
xKiJ1yLW95gebwP0+ryjNWRVxnjfI8Fq2RQIa5Ke2dMjEeuWIxSra8ttbQlYwOK/SKDL8dX5lzof
+t45tlqkwrcosuf+3u6ebfxNcTf6x3kyYn8udF+LCs13Vp0nVG5KH8hl/tL+rPgB980+kRuBD0O7
spb2oxeWFBCniVGlyHgPFYD97Pk9vt296EqY0kxWWXDF1K++m3VlirtuWHwuTzfQVn/wqP5oIhLC
QvHUX5GSyfJ1K4wW0XFhnvkDslCn8xpzL5rHcnNQaRHMVwAOZCRmbFOQ5uJodObFoxZAUQGP63X0
YoUNYKUmuURzWxl8NblsJ4n1MyciqXo0kqQ2Cv+HxFSvk+7o+mS5FfbkGphA+fLfpbiracJQNlhi
WeW9KjpcjDLi9CN750rBzOTijwXNIqQHkjp2vZz6ckCU9MhGDCRXBCFOWnFc8mdhnlqCoTCStbWj
VG+p5dJRnCsIhQ6ms9HbIiKs8jly8ppityqzCwlTr5bk9X2gITBdNCqcxPJyxfSuex+kI/6cu3gc
FKbjhdyNokrWUgKFzkPirM4XpgLeKRoLIXfkg843C6s7QU5i12Z+2v7dSVdE4s2wbb32Q5nWPech
/COEoOAVXuHewB+Ett5QTc4hEUs5KsXKuy/VMusmLAzdrGfsA92fR6Br2ZafSGlJqDQ2akMjpPSO
1T4oKYeF4iOId6Afo/aRXoL6T0ygDAfl07pnF2rqtEl6fquJpiQ7QjokF0XNunQQbdHrGMwnIGkv
tF2HV4oABnuZpsJH0WcKTzvkHm7FkEd9wow9xcOkC/4rSQFr9uB6CQzMO+pyC3KbevLVMBQ8g/JO
XF5MJbceXErcN910QpNp4NmY6vJct5JUmYbHZGHFu1v5TAL6lEM4/4HQ/Sl3AdKl84+Z+R7VinF7
jk4Q0Vhjh5cpWtDDdjhH0dFxvG6ns3gRduod0J//kn1toQ75qfJ4M7U8puL/HFxiphz+CJq2iW2c
AZ0kjyQYJq6zZ+9+zDyB5290hFvvs/wcoRCzAKCZErQXDINkeYcvOuOVIpgNetVvOadSs+A56swy
QSNlyaFM58gQtMm0Qgi06e8kPA2VE1d8w9SyHgmJysCQ5VqIKF0MDx6erxf6cfkEezbB1Yj1t/gf
t8+BeoSQBoezb9aBkKPdvYWapH3fE9Dd5bu26RwxADGxLS8+Z6a/X91eZQnutT5EAZOo2UeYF1J9
nha+Edg0qJ799ccQSEnhHsazuGiRDptm1XZUgC3HvNp5kI5HY2ZR66rFy/h7vrpv2gOcEKt7CN6D
KfOnz26vdAJHj3HF9yCp3XJGMWggZJHfnoTisdUf43HChvuyb+ZQHOYGsEvIvzSkqw4+MkrLZJ8f
OXXL5TpsGZ7y3jB4iukwLYBXTBUpEqmbJ2pprsF+1Wmfc7wQIpdfA++ozY9YOwCF1juiy9UfKu1Q
62zgZzyxm7/dUgGcXWrlxHdIQHPhK0618mD+EVqdI6VDaGZ8rHhUaRcmH41TuzUodgglT5tIl3pE
D7OcjL+nV5ixjt1k9zej/dq+s5LdNbVo6MAcg5/GkPtelOJUUPpFoMFDGSKg12iMamw8bD2hgMpE
JENBF2DKtnRh+pUEWdT9E0kebX/uMWPuy9/oaumHlZ8h44yfuWvv96ZNuUFyVUMLkIVekxS1YVOc
P1zAOj9bQymNJtqBtYl+5OTQZcFaSRU7/Ps0QwyCfjgdDVtfLvBJsr7T/T33bAfqLIYr+C8Bjyx1
9sEFi+lkzaDTn9fg8KjqgMaKA7NyOS9T89UPT6tXvq/u176DhnXskmmIZ1Tq6xdbYrLPDv1dpNmy
TNuGAnsdz1XTqlJrO1YVnk47WYgpkoHU5jwnrm1sJH+H5iZhe6N7BpnjAguxzjtHkGESoskJcKAY
VwkDJqki/oVEqNjFVsQ5B1gwgktD9e6NXtUSB4qVYkGnjVwEIbFAXGqxPJqZyoE24mjx59E58N5j
ucFdyc/DAfyli7vr6Rgq6d45JfvGYGCXm3zXz9VYwlprbVn71zCB6dzHkmwFUrRElGLMAcenYvxn
J4o2YSB05kpdRdWPiDzfDtTl6walQ/OMU6GRcnX1oPwm+rMMFKUMn39OYFvlYuLFfBYl9MGsYOtH
P5PsuGrbMUQakj2deJQ1bKxmq7UqCgEJ7DdWDqyJZKyF6z5T/xkmkXcPN04whCtpf3HfiU+EMQl0
7SJCDx3lCxbgQyPr+XfsHD1Jqv/9X9bctZ2vTosUCnU3X/DxIuusjl6n0uTvkdR6SV4BLi8c0oJ9
7ZWi89MBgAnhs+06NTTp1aSaZabfAzfVcZF/uoPmq0Tw6+M9lBOwOKFfwLVEdD6HkU2M1x8t8ujo
jgC51OPTVxww6gu7VboB3GBNPhneJEmEy+mE7KOYgcGMIBiXqlVewXtsh7Qc4EVFD4YMSSyISvXM
SABs4S38E7G7AJlIMNKYBPynsFyg5UAvAlMwS9gRTWc7Yi6S+k5NsgxRCLo39dEyvatalbwTDeNK
QSwS9LUmxNrIVV7yPfoaF6QS10dAqpCaLI0jGxGCOGKkt3KTImt9RMZQ7Jv3LsIhxsWazN79BE2v
UQe5Zk9WMiMvPDDQUqaic8uHHGmhJRt/GDK0/fs2nVGZThgjHXwCYtkCxmZi38/CDukZUqcdONiY
4zJK8ui1Sek64RU3KtTTIDIg+i/IuBaTIArLZ2b9pdAhNxoEhad0Y5ohetppm/MGZytAYN5U1/LZ
c0DZeB3++CtNWnRquaXuKIqmOcA4TU0Ye4mPecKapNfLSbAu67tPFlUSAp4hj61I7igB2H8EPYRE
dTW21nzddSGwzGH64unJREz2yRRgFTUXmOjy/S9yy7UrN5shwunyZSFuLVQ94jDWuSwWLt3L9piv
+wkOzxuYyePNgOF55dgFPHM2QXhsGkHREL7LRUEEiC6yopDG+mjRsGi5VXV4qYxGLIuiKI2HXYnV
hFXkdcvEhGOBBdnHfpdeHlO/2icOE5DYL9ejwUzE98T4ik6GdVCY2vEAfbP8u680iKW1hMOqppof
L+Hja4EA5LsJ76RqBKo35/rDlLPeMFl338FX1j0HC2vTGOZxSUnv5gTn2Mqe7+1VkJYPOMKV2mUK
/2HYWpO6J643/xRcv1c6smIGcoPrk1uwDaoo228vNY9o3GKdOxODjss3jfbo5MC2G3oul0MG66Dv
09T0xEa53WyrU25oYRv3ZeFIe4HGaGEt5QlaPidl9w1UE+l/QhuiWWP05XAQ0v09AlZFv5myj6Uw
nvDwAiA8HXiweKa3NXgI9rfZvrHYoqeTO52bej1H7bk36yNB72+SoE/KV7cgGKq7v20VZvs9WSO/
3645m1ylrwPZABBtOyY93/T6fv5vxLmT+35ma3iopqOp5H3sPvZtaYhzf1ax6yS/SWFINiKNfxe8
d1w53d/QN8LUcsu7dj8O7QvoGSbb6NajxDNE1f2wBEIn9zu4HRWPAFcNZA18YuakJ3doglaWbZDc
zHkef1RwCjZQQFv4KdTF9LLVlWD4tO+X6cAxt3Mt0whDrfgk7zVMZQaqIbsurcNiov7x0jVNrRFm
Ks3w5ge0H0wu9efKkcS/GUgd6T+nDkoi+gfAzNFHxdZv1RPpFhKpGVVDoUXvp6TkSWGQqB49odB8
jrFrp499hzxACb5j5IsO1fdRZMBJzdBdEAjUe9FxNBvAV26J/rXQ5/DUw4tzSmGiXujO6lNOgoFx
rvKQrAoBDdhZJOj23jS5GYmyN/UfQLFToxHciSvD/KpjXm8cT5RLZoQivVZO/oWteVXiCs+Ge2LT
VNb8AFevIONXCddIkjBEVCh1EZS2GfLvdJIZPttldXeg5b2/hSrf2fx841vP3jxMhe8RrNbnIX/K
dAi27/YXf1IzF464rJEJ70AXKcE9G6W6i53aj1aGBe8EDGR8KPk4h7IW2P03tAgbjF7L+tkPDNT0
kC2GYSGehnRS1Ickk1pHKUaa3ARhvT5cAtjyAUzUHKoO5FSlJlD8areXavwc5g5AlCHoCEqu/w6Z
BeTDha/yV3Rb5DyIfAUytLKbrlxx3VgwjrmVc9gshIGdV2eP6CHTwr/iO2C6e4BABv0QkYKzQt1S
CTPpGXlDZaO/EvcNTjKntFbH611kf9nJbqQnJStYE67x+IxZEoQ323KIBNAzQwYNX3uF+QLe1Ar2
HGjdi1dseDgNDMSLRCc5tX18/XKjTI93t9IL9iC1BrS1t8GjEKMiEzknkrKGoxfPWpLAhiNbDCcL
F6owg2n0fYT+Wjwh8CWloWuXZl8pEzRIrEzOSJaOX8o1ANAx2iuUQK8x/1Sg9WQmjRHO31k6Kgn3
cdOwJ+ojCEYJnqDT7sJH1TL8jF/3I2C45toipeCE4HWP0yElMwfqtT038DOueDEPx4KrGmHLlMQP
7TECxh77ZiPfZtRsWDxNLUjhpCs+lmL1J8WeZFB480pEerRAHmI3NIFlERNBXPrQ/6ocBri29K7W
hUvu6w512i2D2AwnHjFQDNFlE8oPXSxsYonJTN6ftF+m7eZfOIPaMWZ6123v4jCdAcJyCmbISzuG
3BPIU86ZWZCG5VyD/LbK2jdpSZy8rsj0AyunJ1ikPE2DeNrArgEMIIZfhG9fCovHWek8wCmQ01/l
8PQMwv8idHx4+/X3C4sORprDuJrswqfr0wsvlm92siwO40lwF2oV63b2/u9sca7tyVmY1grxrKE2
NABF+JLFfI7usrTc28f8PaHnJDRdmxDhZ/rso93X33zjrq9iIUSeNE5UABJfzkEqH+sCRnjTEaqT
pXHDJ9ORu98YH/AS5b9mag676hPxxVOoy/60UTlSB0XxibHhTF937ZCqopBBfxDlZJENtO4icF/V
o9Upsn7/ET/tPkiVcPwsbi+zhq2e3vLx1usJDbQtHlUmaVjde8ENIF+eXKMz634I9MnQBBHwopXX
w8esvwKK4D/UTfGby6mYo2+yMRI9o263JN1DX5f76HosxZi/lecib1XnrRwCH0fNv3YkY0er037J
Jf1hpFkFpzBALm1OMqCdjmHEbIN/hinnB5t+ISVk8Q6t91EUWSaZAFYlYTOZjjLcvIEPK3CSRKC1
0evKx016jRDWMNfePd9nO+xej1TatcaapuFXfbEMHi3rgs/sOHIkE6Cy+TenMEht74io1OXEINpU
BNPx4iUuJ6iDEjgM7rndd8pE/+AgyecXZHGIFNdo8Y1MqCQW2nk/4dvVa1XWc/P0Xcsu6DCdgVg2
4p9eScss0Rbm3cLb/IxiRFV2b4lMcXb54kTNPhTivJeq4Iq01KlRbaGhbWHt7F00xIKtnLt3iMai
lIoS/XqD2owbQHafVBR0EhqABaSQWKD5SKruWopfxuA9YeZtY1iaJ9JS+HLMpbzRkRLbSc9Dz39h
MFdOi1ZRsc/cmVvGs4Eakd+NeI4wAWT+P3Nnad+9jI1B9WGV9FaQyz3MuErkN11leRhGGYIpCvno
G6C2bdwxs2Ds9Y/vwmDPBdsaYachUpupq47S+J2t35s1EMpvvGZzf+DTVJVAPxVkwFh4ML+/QUR/
pJZexktuhkaFE1zBzJSivFzwqnqR5ZQtSG9QHRJTAxAr6LvU0xfmRC4IOvfRbeVTUyizgIMjjIXz
cZYGUqPIe3ydEC+MSAJeogmoF1Ntq4MNKdUGf4YSPJFcfv8Iokzu9sQ/bEy7i7FGCjVwE8AoE2b+
1MMRp+A/8FGzr6vqqmZhj/iCBoZo+m36crV2yTirnQcYtLSwy8hzzkv+36PSo/F8De9nm+yfs5FP
BLBisxM6nSQ+PnAENlHGL/SS4GKvQKokLmxWkzvKXpxK6LdotIfnBm1KL+V+PJqdtVAQ72qQiccH
2gBj9o6QPJOvW3sbVHthElWFvDZOKK+Zcgm2kmzro9Zv9ldj8k8LaP6Zuxt8NHYdL+XRIgcnSuzV
8YickByEx44h1pDILTlE2tVa0w287yLkU51hyVSj74Vb0PzfV3IKF2Hvf4GJRtGo5ZkDllSXDfqc
igEy8tv7edRziGneckw7FZK1BQNdwup8UEvWR2vfWYQqx1zDSOrAr3WhoKwo13330/vMxROyw+x2
0hy4lzU1xQqRohpfa3aBnZTtEV3wFXXFonZdUgMCiwTAeKtxd4kca8cH9DGecB2eQsXpWTJSdJDQ
hp4+7sj0lv+nsDs7hNI1K/Zdhv7TkoRWsrtPWsukW/A0P1Bg7qUkL2BSud5jn/5x8OdMkjzHkRqN
ZzdB8EC6FpA8AD4Dah2kpq6M7fO3sxNopynmwa+6x8I+AcyKVZRb2R8b2lXJ4/iKUTjYgtzE3qQz
jaqlCoyQLpmZEDeydEPaOsWvlFhEpp0EakKlywhRQTpMXrtXrto6rgNMfyLOWr9ajK/axxKVByYV
vYyuKgzDsKAQRK10bBJnWfNwq2vS2KcqFaPnDNH03UaxvBDcPoXj2k8tyFjEHLMp0lR57ZiWHtOM
UmnHj+lvivFXTBbpEK7kOXO25w9zMN+s78KhgB97w4RjPzGeJ8J5xsVF73chNcxEK/aMTn1AZewY
eAVsmtd9GY43sUG6dt+9lcLI6ZFDr/ms3hT/fnq2GDDzTAR51DD+PBWiOc+CAvf8myRCa3j6uFKn
c2wB+o190/++C0Dv9+YKiGA9wfaoUw6mK8TPmWLkQe4jglrvr/Oca3MPV1hB6SE1iaqcL3eFbtEz
HUGMMC9uphwwF+faHfZ9XoLlDx9zXKG3E7RG6cW6ebh5SN2gkSH7weyZbP4qRdC3jnyAcxd298n+
QqrMW83dZsTaNNx8Ofb0nCXernwxUsiQFxxEKuRLZX3qI6EU8/cEaZ1eayYNRhZ+i95NsB+7Mf01
Olr2To+2xSRKXURLkaZ7W3fVAcZ3nqP95DDinOLubijSj24AcB+youyUTkPj/FC3DE3KM4nkxd/l
IeP+zUUvJ+74vKZXM6GD3WPioFqSNfUv2j6fTQ4IT3qQ2K0FAYaglsqJkOv6OAkRdEy8oLkucyas
lmOhTmNFK6YQfqRty0QqqA6L1kNE8x4bSzHxrDd6YaTBGlrgJVxiNVaBJMWDsstfDgzCWlFu02pL
8GWrLAZ1+awV6jgO3TMlBzap3W4ZhACWq7hNvrOFGKcBBB2M97F/1hDzFp72Z5IRdBKADxrllxg7
XyexJwO+Ao03gphSXAlCBwR5WSUAr50FuSxbWmVkEd/55cqNrFSEbn2CZRC+ElB7fnkBDgVCK5nn
cg318eMrjmYJXTg9LkrEIdJx+FtDzM45mvpMGDBzPdHRY/RjAecN2zenv4iL7DlO+ReszP4tv4aV
YbY1HChXglzJHe/3r0Bf7MTbjzKzXdqziQ3U9iYbPTRSnHgEYJ1VUh0sfc3aUqIyh9QRP3sKU1Sv
vg9N9NbpJcl+H0a7nktfFFt1poGFYvBvDvZZ59V+XcLZv6uDE4ygdaYlj73mOoh0PF1+bwXaSfN7
1d5gJey0p/eOra4YlgdPrE4+N3YKdAmqvasUZQfF52fHqE73NIim/tAX9sxOnk/XBzWyuWpiJ/3F
jUO/fGXwCj8KuA5probanPGt3zrBwCTuCQXWrrKZGaBYJii8uqVb22/uP1dHtlMWg/POD0Uc+J6S
3Y+B7CVHarhQm/7avcpHq6KGadoT+7DVNQswZaLZUrplF2PDtBbyXw0Yu47vEX2UFWcU/8+KnhuF
fPmOLtdi5QRfUNhBmnxnG6yfo8XgSYsn+yshaQnc6pqiTt769lRixX3UKAzcA+et/M/0iJNbarzn
7C7Lr7Uf1TEH9KtTeWinGNEekacxF36oDLQQwq6eWaSAPoBz5xDJmo3BmtXo8QtCWw8GgkZ3etek
N78SRik75/gLf5BC7dd8VIPusOcsoAgwpkXVsH7SH5QpJI9A1ldYZya2B+mBMDhfYGvfhzRJQ3AC
TpZH6epVyGTGGFzC8kzbnmdr+lmDaYuvbD8zUUKBGtatRh84NrueI5QLJ7dODO5LStdQlRUStGTH
7lGdqwwRWv9xQgJHtdKnmJrV/rXnYMA5MeipRgRVWEEBWvqp7rZCZYYD+8S+R09dvXObfg6AtxMM
15YNb80vGc8bpQbgbaaxtwwYqtR0SYXy6OalZACdECpz9Byzk/5MrqPojUKMRz4u136Jki0xiDPe
PzImxWaOJuHT9nSRuuUijWEJ9nJ7kmA4Lx7V5CC5pbuygCglJ6uwwR7JNEGU/evmtdzAhyBnuCro
7NwnyD/m5NmypDn3B+WGhqhQ928UArOX9H9QFoiV7u1tyAMPS6cTN56vHdXRkoW3OWJ015LEzzfA
FsKTCSa8+Wyt171DOWi+XfqY5dEGzSukLBE2ZSMdSfDL0LTQ8isl6bU865rZp18K7G0yKADNakDT
gsqwIDwfY/CTXqkhig2H3LV2pHxAUMM5S2B8iXX//g8IqNMprUJQrsW3Zj03R4OyKb0wEHJ9foW5
J21MKUv+N6fI6h0hToLSoWP0Cw6U/gvFjZCID6gxKrI0Hdz4ECzXNpHUZXShC9pk5inWQiUhMB3R
HeepMmH2Lx4N37ajcvIcsbSkOhRntcbpiETs+RF+rPkTIaXTzb1VFK+bzM6hPbXmJDe0+Qg9sc2M
s5VIApeFjDyp3L/bJWq0PDjNcOV/FLIGtQiivsa/B8q01QbQwja1cPVC3ptZAywGjWXGVrXDmjo6
Ky8/r5FxernR/GNSt/CIokChDvJCspFDvHlBjpFJMWatAwYy2dP7Mfhlt4X+ksGCYsWS3/Ezpsbc
6aV6ic36F475K57uv+TjPzGySL8dCYTdJGqxl2//LQOFpLGswxrlpwTToRuImHjVWGdwS58RZ3oX
qEhTKX00Yh2o/k3lb6qDkEpk4i8mRXXsspxuRIU667HmiHG5MBnBbT7MEqxdLUKzyFInWjudKCyq
oTDZqbDJKJrDMFgWLJ3vyEDTm8dAf1HaLmYpO7amVTHvxSND5Cim/5jgCyecfwfFFWNa3FSRc7g/
zVVKzQDvPcGpnmEgpbD2dvwmkVFWrRIm/kv1aSPcAlU/x9VNhasi7OIr8NtXajGdmlDLVzuaeYgi
kvunhseJzL8KppP3Hg9oEBs66mDwUgrBlEC1KmUR7ELg5OYfyTzr98aUN/9Z8lblhYwUpz7YvYJn
y5CdqfISqRiGjGjUT0gTiPQoDzgbvQHKzigv0CvBpxlNjiGJxJGodqBQAOFXL/CuZ1oDBYpGw0h0
RKD1tQth5LAgIMLRP+JadTnI+y9rqoQTcrJSz2SinZO/oBkSgP/yR7rVfdjYjFL5dqgzXia2EbUl
7qbwVCxbihsWuoxu9kFQ8mUMpKbjTuu0Hepr0To6cfWd1C890p16wy8bqRLwrZYA8GBP+tqG1eLv
3DxqdOsjrXAYG/FBwB/dCXzKFRSLY2ogA+hpJ3v88ikzu6lcQZCRhYSua8nml5WhWTb88GsHmWhD
LdawxcHWiVuZ9QBjUdywgUk+8qVIqIe+LVcxtrEVmHAyIhtypWdyeR3Z7D9lY/yk0ujpUjDMu3aA
ZNZWVR6kN6kzSv9nShiexl+VqjaUQph988VYseh6cGNT1dHCY5DC8FSB8PdPyCE6deGyPnFCMBEp
dkxGOwLY7PZmXrC+6TEhISYoUWJqpka+FSPRvcJ3RymxVEzBHqntXYL+1+DNchcFj8tebKoWvW1g
LrQR4+RI7UujKInNyQYUBMujmdUZQxZNloQtHq0mfICaWS49/y893ZsYYacAj0n3zJf1/d4LVlmj
DQoc7Pbu7QjLemPj15vq9VwfKtLW8kjspx+FDQkWVIkE4eb6GavZvaaK4S/+Bjvz0NltR4OvOEnW
cmHZEUqGb/62JWNhqPHb7EnvUzQ6x9GZr9ivX5wKMex+eDNr2MQVNoSPT3Bk8YzV10DngSbtqhts
7zRuA0qP9gpT7qG+viNc5uSP9QVGfT2dYPBN4WD/OEZ609JOnuq3juFC1RnP8QhyUsKnqwkm9LkM
uQtQ2QVX5S+Lpd0bZB9hwI+ApN2ADDqD3G1UtPR0aMBvWODiURHVKB48+0/cL/Zhso36/8u1PRzt
6Fd3RIRMNEItozvGXRf0Tm9fvKnchp5r0/h9mOwqzViYxPVgb1iPRWBKNrlRx+vaN5+k3OsRTCPj
/5cyKEezZS1Tml/ajOjPdZk6FeS8V3FIVgyASQ1MRvo6BfR/zmYYOi4rDqP4T8pgySuuzpTtBDjR
hOUwIvqhiFbwFPK3V/beqFeW4+bwCUmyqfgP9BclDC8qoRg/ouIryAXsPmTwyCXZU1l3/hdhnbvK
8s9UNS/48oRaFPaSh5qv/RoU9Bmw5qvGlmdMhTSi5Sb1jEEeJ+awndkEJOvj19Uxp40TlIS5oTwK
3VrLaOgJ/QkoU2epomonfqYP3owWC0VylQGFGq4yjtqOlLDP9i2LlfUBxMARK7ztMS0mfqbEDpie
pdx56L7SH6KInbDrxCKcxpbVM3ODggAe0WdwEocPA/5r2z/z0oXzJBcH+pIOwgdy1lxGurpK4T++
opvO4nhZfYdzjvH6K1Obc07YsE4CfHQKWuRHWUKt4nYQ6ehshnsvNylMgPnJFlmoJMHFsSXXwONP
CUQn4tEVT/0RDDUaCc7F6IkC3TnfHR3pFxorHG+3EVkK58zqOHYhnD35d/LfVM/XzK06y/cz3dmK
ZRBwzZk6aAmqQZ9Av436w248cuNGZNPybt+O0xET3T1N+WkaZ9MZ2TGqLQQG1RM/F9FI86FCgGAy
dBig3I+BGgIYV4QqrKGAZWQnepWk16wQ/qpQiz9Q1v0G3In8d3oBqq4dRUSC2AVARCHMtAmqijH4
doAkXHI72bBBzORV2F2kpEgvl9zD5I7XmGCh999yXm49f793My0vzDGooMfzNAovqtWNZxvOtZtX
Ogs8v0qgk8CJeSgQOLjzxkWNYeu3OG+CJARvGrm3DWr7t3fU+iGmt+lt7ITn90i5oLwWLWKnG9d6
TbmdWSeeyVqhMx2aD/pb/dmQ18W2jZshZ0aKW97i8Wr6FN7tVwLYv234a9Je5DF/K7eWDv0nkzN5
WqzvZqI2PLdB4GkCOsvA5r0cT7cIfT/VCyn6+1+m0V8FGgzkiWuO0zgnQi57LxCvIWgxoXw/P26h
MUmDpu8CBktVkKCy9Pp1iXDsVrhoYgGCqZQ1y/zohQj+PTOuuDumozWpruu7U7lXS6O+ww/MaJp/
g65dgByyKsdo/OPwdtf8NA93bZjhcGSG+BkozUZyEt/xVDWeqUowNz+PQxnRxmKPzaSEzANFQr46
grfewIHSjDHBHOYjQFxnAtqX0HnQZTBLPPydEdAv2vs0Fko7VTlt0DKu0kj8KTizCBc4kjhCQf3B
wTw184aEHLPkqttCi8SFvPOPATtq0LxQwMm7NJAMEFVNO7u/xy2iM4YTMmPmYIF28Y6e+G6Jq//q
dcvVoZ9PAsCUiCmYSLitCGqdsPM5mI1vaNNNFrqBtcPZwZA2lMObynmAInYeMOfXOoHZQH8kttR+
YtD+r1pEiNYdc46n66Ll7HXJOjP2dFIsdSwr6PSAsvoIBPBDFqWf43G82bN5rIVBrtlUm2S2PxGZ
522va+GdOKMf9umGY2CNKNVaJjlUL4y2vDlweWNoZADSvTJdDTV7gxgJSt5IwXsdI30VcydUmCNc
y5ZYaI7jHxOFk+9nsJcvyjbWs2mjIeaYt41oL0niGXS5v1JXCU8q9Hr7H9Xn7pkyt5d5Z5cxTxcX
sIADT/w1Vdvl1MhIuTQgiXgMsW8wUQKpLtQ7oJcswT8aarO6ggq1gpqPr2uvtutnt2Yez2UvwrsX
ApFAggn9dSiqIlOEMbY3gcMT9JBlrFZz5AJhlA22ksjXn83BugxqGThtpvJWNWSFW2FZSj+Jogku
KRXUiw6HS8rgKUoGylVQHGA8aoxiddsYeTCtsWm4gWfAfrcThfg5Wpluz5SXwjfDM4PSbylrby8Y
CRuSi6Hd5NNAQ8ZbQ/3mpUIfRLkAY98v6tfoNjnN2yIvgeO6vWQziBd/m3FbiyRWl58u+GZlM2PY
PHE9RRXWHoLkY64V53KcnpsQAj7OO99FOuwQiqWaxaA17u48KfOqRrFZMiA19dVCnYH5pODhhk3u
a/Z0dnFelQax5wB5fmlJYmY9zSSSM942Rx9PBHCv6cvfm1ZNQJ8vBXMUx1GjEGqr06JU1Rj9e0zS
RKncA6gcjjj7U6tYiQZtk/65y67DokM5o+LzlHSVm2nEcN2d3ln30uvNnWiaPybt3/djKCMERGDM
vPCh3vVs49Y/Q/a2A/sn2Ul4SOjVfo2TOg+eLV5NsHp0DwgIPc1f0nbd/qEQb//dF5B7+1alkYmT
2To/BZQDppefebF1zUCh1Fhil8Xdrm2CvPPWb1yoi84iCaG78cpDuf4psIZzW4OxPtCf/l8XlFvK
6PHqNbqEsYqGK96SzRTQIRmg2ITXnu07ZxthSTXHi4o6QGs3sEopls37Wr3P8NgnF28i/50+RLt1
IXA//mVJNOtnspciaOAHy/pREDUkyxVoIWXI2ZKx02pfdkr35UaQHYAijgvNw9OG8wm/Feg+M6fx
lWbYEHSrcnjkd/MkWE/NH2qxOMsw7fz2d3/iFwLXlKHBDwMXH29udFdLyUwC3mbebm07Hmmmy1QR
SBa2FQ0iY/wY6noCMWd4sMzy7N+zzi0AmH1A1ZkZt48eqYh7+lvZgWCEUXoI5XEFmJymEcptEyNR
3xhJJCbDego+xav8kE7hiHp2tqxFog9UbRZMHJxSeO4j/F9Yt3711Za1y5hBUpPMZZn9c+uQtwo3
9bc3EyJSr6d+JJ3OcIOlpPWhL7mWsW/w/NBLea7S9AX9LhhkLB4VXriCPZL76I1uzg1ajFclvrB4
ERP9zjrjPPnG6ipE2wqj+hiNmcFUZp+clO3Ytl3FiQwc2D9Du7w0T39a/n8XGxBeDlafo8kBgQO+
vgu2TXTa/Sl58c0JJW3ccW29DUaEk/IYCYDpcI7ILoaY6YDN+RIDPheqD41HEPPA4ZmR724aKcla
jvhme9/WuCF5R3noJg2djQF6jWSLtPxaFcPDdnqEotBo0+QnJZraiL8AAJj12/56veGkVAO0iPbm
iqa7WcjBUNJJRHLk+wUxh98YbEv4YqOMSZ695xZiwt2By4IfdAmLjLBSBo3GnTiMB3a+B3ge0uB6
EKgfx0ySri+iptDRsbbaOS4g+gG8KtfrDnZD7T44kxSS3BT/dJnJsmk14W5IEnqCfIp6LGqE/FsW
NF8XIgULD86Qz+vGy0tdfA9fwYysGAAaEmsxvivbOsYxQrjBGS9UIZA6992qmybihEpGrpp5/vgC
avikwljijJyr5JCVCVDFrDCUdpxCFCkx9HnXZgghwjL2ys+B+V7BKn/LVVRefsIlQC/KTHSzF0kz
dWWbLR0I186lPJ4iezCSL9cwpSknGmEL7rJAhPzlAuC2hJZcyBCTtNrWSU8gghuQWsuikY+iMc20
EeuUOd/nLoN95t9Yh7B9E+uCPomBkwwJtVZX9d4cKo4BFgYK/miylxrY9kSCPA2zVout0D71R+dt
dLabfR3AwOFDERW8xi0LseNEbIPL9xjn6TEsFS6xbbDezfRdUmB9qmFsxvo0Rzgn3IwgAT7O3yv2
f/uJPGQeeOXAzXerLqz+b5PjOu1ypaMH+RK+Oi6tbqwIGirdT7B9Qh3BL4nVxUT/+SIZWtAo8m4s
C1FuLZv4sjrNxJY3/Z/6qUHh5r36Y6myJh8d/XhC/JaHZ+J8JofP2xvSYew1Ax0jvimYlk+lzUoW
/jWacCuUnxfJoyOg/uciyN5+i/J2+fNUrbPoPcLNQeUMjmnTRUnZgFyxkzk68ejt03HVktC5opRx
gYU+Ag/Kyq1LdM0XH/0Y/6bbsyJqcFJw3RvEMyhiz2xQTSVJhtU97rYj8HrWVaxTWbEmP2O8aVYQ
DUZjtY/oOtcGINk91XDzEUZMANTieGM+BXekCh56/vtwfARdwq2uvQWbvyd+2039eiEMZmB8BdBR
DzzxPnRDruAythtSvkBmXoedPihX38wmr8hq6WNoEEN6A1M9jpkV3s9mN4kve2Li7arS11ObUmRs
D+sfLDtSLm8yar8XXFShGk4dHQ3P55l7opm6dgffHsoNiyeAL7vKSur8INPUrOFMn/l4av/4oyX7
SL5kuDLjX8Eyqnm8pV1xCao5zsMoIPESs768Z38irnYzuw7Q6Nhwt4gSN8QoTXQWwOSqPLd4vz6g
3h/Ebazpep8InHOcop8P93gCiQTOa1952wa4cHt/u4RvbVGm6D64Um46zSykS7M10X+JN6477FLw
Fo454U2v0CEIw6QMCXJQTWLLPdc6fgm5ohbe76/3jF1KHvQWakLtQSrKnmUgAfwZPrIOZO91BH5X
4k5ZURm7IvHwODUzHqbhEYk7hI2iBJH5uK+VhV/LgVj6jlnX7wXtzY8zGM7iCKWTkpQ1jh4nSROo
pMqfhfCuAqNgZOgxzl2SFonUrV862ArEYtcgnZHmiKIdii0rnDMf31SlG95FiR2pCAa1yEn5Q7I3
PJu4zfyKUJALRZwuZA8hhJVsFydFJkPYQEeHOYkCkVCL1aODB6PT2pommSgAEG5PHzKWcGXf5yVF
EkMjbTcDt4XwR80gEy5mTBaKm9OHUu7TFnwfs1icxtGmaPefQCiv0hEtkLEHCEsAXtjiUxwfdZ3p
wFFeVgTof3ukpw8lC/1PxyY2yom911nloMJus4EcniZecR0/NixxsbN8yP2vznrHg673qZrPdlE9
kG2+8qtJGVzMjLRrMUmpJgo9ipODjrBipJwgLpzifkMgy5t+M8cIagX/TCBzUD5+g0ZbwTZST/2I
L2LUreh2Cz7RgmJ8BEWUYot6FKzVX8NkJqzLxL8/fFbOp0hL6CTwJg0B8QVsvSSDhXtVn/BbenfJ
FaisfTtZfO8/5yYyQKe5Z9noyXiLML+spTSWJ48lTBn0MXP5JhYU76tVQPGm8b+uIRh3B6WmGZkq
Ck+gkbUJn/v90Hhp1dSIHVC8M9S13fTPA+1N4n3qtNF80Aonxfh95x07RunaJSqZa3BD348K3Lm0
XeurnYRY89ppkHgO7cPL5zzfPXo7KqDMAyQ8y831p8k+wlRbRTLizXPWEyfM9x5YOB7FGj6+kVsp
12jEaKymMzmGjy4Ps0+HFuluWODqqJ5rG2OkHyuhS2LiuSfquEXbiWreecgn+0jcwjvVrPPKeD2O
r20qFcJgwZwIt0GIMnAWKNQGJTfY9LdQ59ma5+9AsAhu7d55NjceGdrK2FGRulvuw0aAiydZNnq8
XU314k7t9vuR9Tvp6Wc83Vsi3ROFlTOQXTJCHS/Wb+da9chLupHvjWzT6UY+AgGvSmq6K7FS1mTv
z1pv17OhA6ALYE9vI77jA/L2fUKpDxAlE+8gToCN7fWsvnUY7owGOYuO8tnkwbdBqLlKh9BF4lMN
WlYzbkOxoUa79wKSD6BnEzbi35NcPmRh9qohmYSSuf4E8rNdjJIzGiTnTHnEUqMAk1fmPRE4eiuh
PluuyBPze6w40hV3TL41eiDcRie9+25eC/9r7lVfQrQw+ml12QO/KRfhgxKLK7IwnFyp0qJkZVvc
OFApugTSLP2PHsbdV9Q6t8C+UPGUDbTVQnGobm9gryu4dF2rwJSVRKCmx1ZS2pTQA90DRJFbMLvC
XnY9Ztqj6tyZj6z24uFLUnwsp1ZpR3QU/VWB4vPt0R3fnsaVdS1v8THVzqzuqbjBNtf3E91U0RH2
tqWoQ7AXmPAAKaOSqdZszIDBvSnpLau1hEo0tib9xvdot3sIiztjg1JAXXpDvKtUzTxFkSbqg2nG
iCNFJWJWnVCR87EyrXEOi1gFuPJkl4LXx+vR2rj8OoteCrNSRLTMheJR9EkNxjwl6bdNdZXMbZsK
PzHFKY2bvXb3qrre97/LwC9ld/NfgIksiF9AABQxyM2qbT+qB03iVXfdRICoeN58gtLb3WljgdPp
A6FC7aTdI91utE6e6ecjbTlImkJXiH98dmWCBo6Z0aVoupAftysVNSmtw5PZyJPDhv9kxR3ZTVi1
BgOiz8a76RFi05PVWWS9kNEUxJlt6zv86CDaThEnVNjXmlrlxPOki0X40D+dTQFEyW95zoO05S4D
YNqljI/x4bBzsV65Ze6YXKpkomxWQQQJ4yFCU3PgX5vVsRshc2v2PZ2euy1Wu3p3NMoXuQqoykG9
kptU9WYurh+qI02afswKmBSKXIRBVeSomGezvGR7ghSZVpvN9IuNZNE21Sgu52wktAp+lYKtwjIF
PLwD1pz7ATEPvQAzIcB2WtrARskoahm6OVshwGt62E0ZvbMtlFLzQ0VkdG7LpOlF2dxuzrgv80AU
tNyiDT4fPjxYBiST8D1CMDMCArBKwF6GoeToWaX9hs546ABX4IY8K1ZMFLdUerQ/05nGqoIr6Xl1
7+yH/VWEuK5FbEX9c1qR1pTivB29z9e5/kAIRH69S8zfk29ix+VLhV0e1PLfjq+RpoT6FntQgayK
H/+lb7TVf5U1tUMglEyBBwU08JTB9XPt7/ky3g4f6n+oSjO1wWiLKXw856462qH6T9qWFIu3CEpj
Jkf4qw4CoyGXfihn+u+XQLad5zDuyGZVANL3M611XFQBqOeAq9dwfZnaz21XgDxs+eTJiHor0+cS
s8A1gv973kVFpUHEZ99CLrU0enQC0ocYPn278Wb/nLZ1fRz8SwQLtr3+2D1ny/HDnV0MnN+VNGY2
36ZacEKDik6jtPcjWRs8NY0X0eUvGeI8cfkUF1d8h1QzSUSSjaXAMAI+JNB9UxQeXilUy/1ExDpJ
YkV8wiC4EIX5QC3OGP8k1CWstArMEwOCSBGj89NrdvYSY6oLAnQ98drLLTRUvPfGWxVqS14CLW1C
xYe5W2gBGjNIcpgUlXyOSs4+uvsR2jqH5munYrqP1rwEJIGkmuvJpRR33zUWNO2z/2zUvhG3CqO9
1u8xWrbVNsCR7TCLQnbBm4zld2vlgW9sdZE6ojpjGtP5oCxH7dajBhXWoqhjaih//kqsQUIutfA0
CqNaQrfCkZ4DAQThC03+2E8nsIb4enLxcLdzW+us4df82PGvxo/E5h0WgaNyJSvrQyBGu62YRDcB
fehV5Pj/e/KQ30euwLzk9ZVFbPzQSc/IlvPb3qnbCil/z4qQoQz7rvNHUx0HBSRTu3Z9fkIyXdnc
Jd6dah3SPMlCvHczNH/JnRSmrMaqJIgc4b+Cs54fcFqZOZOLRyIl3BxdiJh0dtXf8eWMO9R+A85+
+sQRiKdSmXOfYtEztP/xv/47t4Bq3zGcrtMjBJbTpqeJ3GAVGlv1AwdzQcdRgqdCVzeeb4wvh/eS
QfFVJmeKNh51lGZc8a5XXEtyr+0LQsJ+WN+J8FOLYCLehoIq0RrB8qtiXB2E2mqkWJNO5ZOXp59H
sAXinAB1d1zEluM5syDwtyM4k2QcMVRMSG3DQe0IPV50GmrCYLMWlW0LqkkEVN+aia/1EhmKcw35
VVlsZZzKXKeH9IKmzlR6tVFZzA6Xo/PU6N3besBeFMQTQ7BoMFakmr7ymV4s4+PUjTx/MDBBo5BZ
xAjal7rIGh0BWGumM0+QNxSE9beCrwqW84Zvwm76EFn3qNRRs+wiQ1F4yIOT+lypBw6AtrBPS7xF
StjU8tu+gAv6lRKABf8zd5EdKiKyQ2wRnV/YTL4fENWaMwFgXgqSl5yxWGwLhg+AHCmYPZ8R76nT
JQL5bq8bkISwG/cJYQ98FEJsJ8D65y3JuZDQBkqfYGD8NVyUpahHQ/zH603ndlvfrpbGz4/B9kj3
3luZY9mZfxcfzNkPZbx9OJHqIk9nuvWWx/MIavuajbApCX3U1aMavrGQr5uyIbUfn9o/XRNrbArT
vMgIgvyXwQrksxID7oL07GB55ghKJPqrrNr1gaKd3VFEizhJOwO+ul+Q4ko2Ha5i6RN9UYz8rZqy
yfYp4mYVdk8RLh1R+dmghZ40aRu7RsMA/AKgaz2u/8QL6iowxvJYKpr/PBe/5p4YrkIwA1sXIyk2
48GpnXChi2E6Dbzj0VBREeD17h9QfD+88QXyv6JA+lFfxCVbxR/P30YpJ7FiwhXTdkxwU2ivtfCP
rWP6LT0DTqE5Aj1M2J+w9CplEE1I3gc+xu48QJBCX7BJm/nmMEk8/Ne7hAuIAtO+ctGZgHQm8sEd
1aZNd/ettz7WNV9+YKlxWrTdY4ErfI0zp0UMHhR9jaJ9C3F7OwFERhFNq4pe01EpaHcOdNFg7wwz
LeoGA0jv1I9yWhKirLUb7iLidTscrTrg3lbLPnhBGG6KRVw3F6OMLGS9H+7EPQso7clHIR4HR6l7
fy1+kIvX30dClPCK8Yw5Fdc8TtR2Wz0STk89SdL+ClvUO3hoGH8oid6CzS7HEayoYAwxiDZZer2I
ZwOpycuGqx9VTXkzl6xWUivStc83Fmh7/RJPF5oW4nlkMr0rlpsupm1hQ/cFohWtHBfXTDdAybcI
DHsqZ/sIHzBXxoNZXMEeWnDeBVfZX4HOxTQ4ucRlMoEZhoRIdGAw2EVW7XM2o29ac1t1hUTO+UUS
WDCPNYSe10gy8ccft+XOEpu03ArGaYSO5Jgf9nFI1uWEQ/D/zFdjRMbwl1q7R6IfQzYW/Qeszumk
q6XarCl2Y2KZeSpobUVln9BhkfXvHvbdKFtjC2d1+Z8YP3ucs2JJsyqSb5Dr3EeAvVDE2aHP7RuI
LESWqvuIMW/3WaFtZdyEcd5weoZ2nv0e2rqRPHw5UuYrwIno9DAb3UxpaLuaR2rXki8NDWswxL0G
Hf+B4sZ0DwmgkhU2GUX3do5dGJxlPgxF66aIHoWb7Dx9EqYm86To5zsw6GSN3VjDaFg68naeQBsG
3/Jy1FvH8HuYKpTuQyX/o3QYamFftQrMhdwopIQUlwFp2ryZonvpWAHzv9sLylRgIzBvZFXfUtMB
rltHrc22sRVUqYw5CLCYzfoxnwZAtzX29RjAvGmRLKTXRig9q8etfGsWeFSnfziOCRjzLWhlgE7T
pDWaknWh31rD/7nvZyrqSFt2nvdmzzfo8ji5Lx4axyglktkkgBmKGdX59lQxZcoLft8r7qPy3Iik
NM2UA7NdgVfy7L+i2XLxDmAnW5Mid6zaOdA3Q4fit+W8R+/oN1VLpQY0A8qS6nQERH9r1CE5y+Cf
6umiGlITADfXiUvRs5mI4Ralg+U7kj3VGeoGS7lc1f1nKsiOsLBZVpoxK031bTkfrKOyITNqFBVS
Yk+N4WuvUSQAez97mp3ymg5gdntXoJ3DGF+k9E9oI/YahZW8hZXev2ztREbc74j3amdxC8EDk/J1
Gf24tT26IyAj99qcpvuZMIeW8Pz/hzzYAH0lu3mFCcmzrkr+MgZ11drQ4RQFq7n0CVAVxANYX5EW
1UJUUInPyDKaV6mqNsH/ka0FMrEZcHN+H3WOR4EgFhOZZFQ6oo2JO+yg0pAGoVy4jHrkKwHAwwzo
hRtKGQBPGNOQ7CvXWeiMIxBRA0pPU6cWuwgWA3J7cT1ANnb/O51Y4IVAy1tB2aBqUObhnFweMJOw
+l6qe3VtE/zHko8xVIEk/1FBuxSWNKl9u3/fgWIU+KgFYXiwLJ4QlFWyvaxAH7UCzxYm/ocMgjdG
Cwoupf22oeciDlrIknzsSqPfo5+Iwq6oohxYbxo/EPwzYzxku3TtHzq7W0aZ36qbQ2e1OAEmjb1n
LQvANOFb6uR0o/W5utrwJPHHyRe100RKFGNxGwpsqM2Vf6bfarvFcTwBhD8gJp+e8fjegQIUQbPw
RZaH8U8668Ue8Q+s0uk9LnYqnfHs5F3isGgUpq/3Eg9xfYFCFGyOLj178Xibqp2DGcILGVaACxrK
aDZEu1BiHgnuDBsoeVfVUeXigJusaSGjHXBtak8L0TnihxUS8smXioBPBi23Estyk3/rdLwGJOvW
Q7anyuAGeXtvruoltXvXQB6WDxcVHOQ7YQHYCHJsLz6LnBefF4TrTcz9vcURxhEZjFoIoKS8I6Au
+WRHSc9BkEBwJThlXmyjpxnTWB3rUECOhBGJIOZKtofrNmko8nG9PmAH02cmsjRRrI6pEYJYigAh
y2UVtZoWrN5oU4l6q9hcvBdT/BC0Rz8polDsh9nBq76WoHKHa5sM9NFO4lKPyLKnmfOwZZ0UOT4m
x6dhJuh+meDOf2jRlIplXw71M1ZLnYs5Feu1iOb9NvTOApj+lVJfH68ZQx96ZAaDFX52KEVpVINE
Gxx552H9LaeYQIHyTJJMeIxqJ6YzqLCzN2BnBZM4ZC0p8Cpm/VvkDfzdlwtNABN/iVmXqWMhH/yo
n5RhWU2hnNduAQi2W1/hH9iZsP1Vf3qe3JDj+eraJfjOM3Gc0D6SEzE+X7LzcspdDkwDoF40lFvq
Kuj5/8I8hjwSqQWf2JdKII+HRnmCN+zAx0IQRuqLQ3ZBm2u/09qJTIYXGWOK+5oR3hpisnyuu04b
xxvZb4BVNtjuxhVZ8WYUSND2vcimfJJvbnL35ZaHrgNDUse8McCCHRNHN58lZEDb4dYRZsr/HBj4
Cs4PO9ZKrIvY4HUmvcMki8vNwqS1+ZwFqN34n5Y1WMKhpvamFcJjvmA8EVhcNP879L61vBCrT9jy
iVri9uRZV2FNcCn3kvvBSciq92rU/8GY2LhlQRM1Hn/r3Ve8jzfjpiIOnKWrtiP1hnkiMe6QP569
PKMkYD0PFS/2dr1zDywxtRzAhCZP7QWjfo8OIwHILu5aRr0fdz37FKudjKXlg8cuNSCB2hTe2CL9
jqv8XMF+WcwpwhPgTULzIeE3pG+FzEhT5WcxPIlbV8OC6iTWkEwh0mkampNQOdwgOoNL0MjSqbs/
lpmqop6/bILwLzns2eXrLAFD5/LtHWddOxBs0P0sgtetdXLKLyiV4PiMeuRI98rA5AfLo9OJ6qmZ
bUouFczukl6BxWQ+eqW/nIM1tZYzEKaruDzUl/BVMJOSMpz31e2MUAstbp2R/sE/mEBci2/xypUE
J5A4yRaPDJD67XWGbowgavqBoiGCJuRdxOAP0o0gKMvDX944XVTicnFJUIt5+y+nlN0tEzJ/OmMl
Dznz/RkLnP+xdb2Ti4yq9iHzJ8HYCtbJEdl9Andx+ix1q5OytrysYVROqGLKhLBkAXTGIFRQJ78b
SJeRVAKNXEwI/+AI5pLBCBuKSoePp8HIGuBKXcQdsOq6LgBE0ZORHQndLjNUbGRpHZIY8xcVR1PU
dByG/mD7THw6RcefC72iJnzLv4AC79204sn1feKdIoJBKndTxIcsnk6UpDrPrGZNGO6yeRI2ZnI8
4hH4PDJOHLl4HJRNXAJ+TUePtgg/olj/zCGZeglgbr6ZnkGV+b8SY2P/FWKvfQGB0BRk/TE/VFIP
p2u99om23joc6lfhn/jFE4RZZQJxxswZ2iVw6GVES+N28ffY84CGuNpqCtQPldLzmmCf0gJoN/LL
3zIOxdIfgYdDy5CqqZGoO2ZAo9OiUxHhcTEthIrFaP33Vjl5bleqmSu/unPP4BFXdt120b+TxQ8Y
dLLab+6ldRer+SHgpmVMg6KGqbM3n+zEsiL45GTqNdBrr3vOHx6d1hNIO8uKTS/nQ5p/MdpS7XFx
xmx2E7hn4B5m+d0MEW0/T7E/VHrNTvlcf8Ou8MDKud7IZAU224N2+bzDHQbOslI7ZiA3+dqiNX1J
dtVyv8dS4nUTaSJsr0LGpOvTAz5c+Lo8eNumO3jlYo49X/9C3ggzukpIyPSDkJOJJeTgWhQEc3Y7
zEiJW+zlM7eSG0uiGxJzoxbUTKBoOQwluXVAwM9gHnf/ZUnySTUwp6Df0mB6HI7/gEgSekpCwwbf
LmIo1BMGlC6e6X6zccnffLPV7JXn3xaTfxYTtpFCw1pWkfyVg3H1AbSct0AdjeY2sOnvyS0yyJUK
nnCd/zy94x0RSfBzX3/WTN+O+974Fhcnv/rSzcSDFTpzqefSXXfqORs5ETdkAoINA2uubvEQcehR
c9CABkO8fQz3PbcuTVzFqvZMU0O2GDY2SIemGuQmBqDaiU8CUZ50u5S+EHhnkTejHB7KTkct7kOC
8179a6cRPZvlf2oGXmt3ANWfqcb4qdCQWY6SEBlmMJSs6xwYE+hTlrX6l/VKCOd4aDwIUCXLv2MP
pBoiHpKU59agEs7/VAbdDtQfp05WXVi60xxvBk3YvVvbHuPxCtY04nvFabB2Gm0DSebFmek3Pd+p
jl7ipZ/1JQIET7LC5byPHOCtW9kMHBqKrrnBDfvSPR8GRZ3s4+WhZ+vwyd1lgDG92ZYlfbg5QArT
6YH/KC9pVGSj/UEtNWM8+Hws2ajpxiKpw/CRIiU8JsmQKaahJSKLif3DiQIf2aDMRICoNfG/AMzU
MiJPyVt3DYs1EpqeHjqsTRwEMZHw43rOhlZt4CNwYWtYScPYUOh8nHIwzyUmMg3DFwLjWDeXHtQ8
gBGBe+hoD62btuJcOLcT4j/NVIQH9aq/amZV7/9LZwr94qlcjfbv4SMT9/KgDmpzZkwksN34H3BP
3J0D1+HaQGFI9jTHswwT+17iTDmz17iJrBl/F5GL2PpYCkvezdlwtYsfEemdenSL7/32AezuQAPa
s+XJbeIuo3wkpvyZeWx6xD4sqy37GWnEDQ+tq/0RjlKczv07Zd788jVCvdrCYKYDgKkMZdtselxF
GfQiMmaQOaWkb1WuPaE9vWvJfsv/w/Ruau6Ql2arD+gexm+JxPFh65Ub15eE/k5MQWkPCRnGlY1g
LxmfmxNejRU0YSlEu8IpwtsTbdkykAL6FJlOgERSqGwt0m4VEmeiAqItSN8WncTqJuRxyYHgm3/5
YrcGTns4kywtFRThbIbAlIdVEdw4rNBiyOVAMhhYM+mdx7MNTQOBpH7Gnx2KUP9V/RuW2vCjb/Xw
jPOGQnd4Qnh9ss/0Yqvoz1Oz8f0lfoo20tsWGYaXWjorThPqP2mDaCQh56gJcs1utvxlEY9oyjqe
MOsdbDhzTeL/r64P0HA1aksMqThGHDJZdB91U3l0mQi/mNlSi/wekNxOwdvivTz44dXTHzMwlVUB
tWs2xyABSC90cKiVRRh8xdfov2QGaplH4JFpsCYGIIYJiFo1GJeszAuelVPyt5HdLyERU78G4/Nl
52z9klDp8nJEwvd4DVZOVJS4rsbgFGBKoB5gzPI+fIzxZ5SjdxcdWRc/JAPTtmEzY+QrT4IhsAPq
ITnNDWUPi3glQFsayCDr+eOxIl1GyyWEDsuDaFJHsKacdyxwSdw6fw+RJeQrwlx5z6C5BolpM4n9
k4UIkuMm6W5PKHOCgL0uIrgnd9c5qIH7QYGSMHKe8i8gwE2bpZgnc9Qj9zIJWy897hGsXMErH3t+
2ZlvVnxR4MhO17XKJUeH2TfodRiRJaVUHrC2UQprfRNpVjEIUZxvduZvbkECivK71spLhl7lL9Kw
RFMpnNf3JUtrET8jD4NZdVdONTRKtFrw3MCWmqDj8QydiQTu9CbLxo+wN+3kL/wuYT8bLNV7sY8K
W4BkMSNrokTNAqn9Mzu4fyNpvWn8ln1dBFD0I8ZFM+2h6K2DGp+1kcE6BOHWGMNBeUiFJvGWdXFj
KxNAOcbkyvH1mrdz35elUUHVAHwlG/v2Ek3HH27pD4rY0jlTaJcqNu4MBSsek8JLsUmCVuBnY7pV
vnuwg5NOgZBOcuGTCf1ZG+VOWLPcX/xeWMvaSSkhEQ00Li6PbNlUxNrp2/t5yI8AmGTeCue7U9Y1
mirp4HYrvwv6V0f5En0PnkSayoDgYLh2l1x4K76Cxyhu2KrSrqLpNXxTQca8VRkxy8SWJbTBr4zE
VWYjTLEBG/OUaafpSUsz0MOspi4jeouNAslKnOXyeZb/7CCK2UpNWeG2YCyWBy0s0n0LDGCsMinA
FmwTiNjZtexEXqNDeKUL3XzsSduoLsVDg7AvQWwqH0R9byhtxQjSo6JKzBNniEj/a9xvFB5zqlhz
zDL6/A5iHwBeiND0uMC2dEwpB0VTom6cKgfaoErP95I1lIL30rYxIea/MztLN+gcxHYcloAd+IwZ
eH8SVeBMyQAkxTbgkcqI5LcY/rPUr/plz8Gj3ORHtfACDG4xMLSLealdwiAKQo+nksUhwqWOob3e
WJpd3AgR1qFQI9Kbs3aEZC1+HP6+EwIMsbIKJAPgxYNBo3ZC6CBGh5GB0s7QKY5zfSzO11RFQgLN
YYUSgqTR4iPm6tj2sXYG06G/VxpocWAp/bksoHf6h9U2f4nFmDpCzWPkoOf6kXZngvhHA8ZfgabA
1DRT1xkv0sF44aJBeJHfhSTrFOxKcl7si+aGDGOdKP7fm+iD1LOd6Q1fe4F3oXChJ7DP7/KywOSr
fuvxSevCKsjps2iSy0qX8VfXAx6JNLdke17WM7+Rc4qmyTLZs58z2JEZxLEWtTq7lkFmkKsqK7J9
6/fLA+De8Lbj2Fd86SDFchPLTIXStIStnx+cLSwJW3GgMSHO+nQazOZXQkSiZAFU5h6mVD1cYvA2
yct8dMPvk/1WG13I7HBDUHLKkicRdtngJ4j4O7O2nvYSQFY9AO872nxiGKvs3Ox6iXWT0DROTk70
qApJb8BNA0BJ1+9bk2EM9aBx9rFQhrVq1GHYVjndh+z7L9/rnebFr1oPRdH7beSjSYOGQ1Wkyie8
9qHtkNr4DJNjkx9k2oWDJy85NR3zpnxW5JBm2BFExY6O8TDIMWCFWW6DeFD/ySeNnPltlTfLQeOg
JbO1pqxm1hoi7a3bQKHrdNomCTJPj95za89YA5jmEYpSGA+sgRZsdvEgbAVxpcyoDwTmwVGTdtiv
4lQZZRzrSh8lHKd541Cn1P/ehJgvgS/1j1kD7rZWvWA4RFulJIL2u4Z9pGJHb6iKHrbsu0oQ/j0a
cNY+umUgLZ5vgF6scokH2Kb5RYQ82r2PJAm3Tkea4hKluLVAr9L8b5e7kQhfEQhkx73xyTu7uYoZ
g7pMosR5fo+puODhGO6o6/oiMcg6V6e6x3n0+kcHBs7EQDG/S+Cp7RrZKAZG3E7R6Ic5V6xGj4Dw
rQTvT0EXtZLmSL1Q7giXm7ZvfmGtrD8qsi5L337XvYw7XdYJNp8nPKj17UKgQSmfwC7c1WXuQfSb
DYqAI6CyvKjwO66TZxN8hO/PEg8aoDitIdbwzR9OWcyy14z/fj5ydbKy0LxoRUVubhAamUB8jI+8
phHWq6JIBiIuRZLkP/LkGzUVU42SA+6daXThTi2te6IAnc32cZCjgE8CyTJDKuOSnRN+9Z6vk0aX
ppu50RnyZxV5fi+X3ZfRv+Yo4ZM6sJtERQ8fZdw+b0PGIdCdSLTVMXh94uVpNqQtD0MkXjMeiV4H
N4aXijGkMwLqfJZBnka1nfK3lngMNHb32vqqmcPebJsTnNeAF3rolKIqObGTxKyLanJYnt5QNHWd
gcnQqMhR5YFG3yrM8FT0Sp9dudS6LPKtHy+iXgmnfFTCTgEG4RmipdwCV7CL1TrLmCOyFbdEnwyp
ozJTLdH5/178m4UPmXDEJIlCXesxVw5Aavl25zf287JJA4fK8xn3o4vcTM0XSoNkDEhPZX1m6wjS
5+vvWq/L1Q7QZ17mlLl2whf70drTlhFQnKa+G8gVotJSu9eZGzIrPHhbq+aqVgBjXVceMXlVOJjy
cvu2fAyIwYcxIgdHCkRyWAAYul59/wzIJAMbnJpMNUye1RlpyT5UbJ8MrABKKqKrCFN0NZqAJets
lou4kNO0hU+Dl2g6jM4JZEYfA5gNriq7moRbgvUZ8IGt0rwJMJp/jQeEyNa3YH0Vzxk0vv8Wqls+
f8wryzVqp/KkDoq4zXKtTAo4DGk+aGf6+w+4rzv+EjuO0bi+azr38PstmV6AhxU/UjufwvtWwjPk
1Jx6lIJgiH1sTEY+Qxyvo5yDZw5wHJZjFyNGujSfV56UTzAiP0AUuOEXGndEcyNEH3rm0lOSEudd
JVkmw7aRZ/kJMzfe5i+SW159WY4CbKjYVIqYjb+meO/M0SoYlJ2zQTEuKCGijTTG2pDhztSNRcH8
HdIn+qTMB8u3l5LtCOy2lKWCdLxybjEWYBAjIQpvLpnPag+YayLAB59Y9kbA7d3Dh1vmhEhefUsQ
HE5D6gtxWhss1n52eQx0EcHklSYuX0jyEaZU9bN/4ecu5RTF8La6x5AQEnPz5sGu8fahPKTU8ygA
6Po3z84jK+X30aLKcTfrQqjTJnxMSNqrUikp2a0FHFy4ZtlGAEcWHeNeTfAuUV66BbPVrQPg1BAf
Gtaq/Rq7YbmTQHzXLu0lgUvR2wYKVzwEGzh78CLAtiF/iFM0616xxVH0JxU0MHfSFlzr4XPVnEag
96AgLoqejU61DxX0LdB6jW4LhsTEg1WyHZSYX33qBQMNIyCkoJO+fG7a7Ycb8tcsSmIYezlBW+BN
lBzW16r7fRr+1MXYK6w6CoKB3kFEihDtn23YyGxwMu+hTTRQf8WQUiEG+FGDgLUbDM1Jt0pmoDFP
aSa2HkvbZNTt1UQFkbqoGS8XtNKlQN7oZeostbmt35vgFiX5Tze7u2vMoTVJpQa5ZDArQVA9X9Jk
ENih6tNTKQOBcXdedAlZP0V2/HDz5eXQIHQlOvEiTyHmQZLofDzHe/1/ulBX2M/y02L+9tKGid0a
OvQtkMfDKC4YmZrBngxIHB+ZIOa/cuxK3VFvcQ+yZXbNyKMSiWnmDFuG1c2KMCrYlxo8vWbhe76l
YuwVBRoQ6pUN16rBXn+373WW4Mc2ctEpS1dKR+ulCNT8RHJhZ7Q1rHvZfHYNhO+ERpgpQNhXAW1w
KVcWy3nUElxyOwjiK/CHUJhNAGC3ABVMSbSkJXSBATWbMBg6NMPbI9/8gD70FmOFVAj9iMvVwsme
9eJLhpyz0/oi2pWTCA1wrG2EFwOIA+zubHHfMCCETxfnoWz76J42Vv6aSsMoSv0/HJ98lwnlP3Iw
9/ABHmAVyEsgTqJZ35w9nUdGxKu8yex/H8qbyuEZVGZ8U7nklNbiSFLzKZMiiSx9DjVZcdTaN9Ge
hBVkjWmdX7w9b33/leRfgYk45RwxVRng08AZUElpqHavtQBv8QpqCz/hnZ7VnuW1LhyL5TH5eu46
MI2/tO3FCmBzy1ARIsIy2auCxpv40H7d0g1iYDLtWKJXqITC3oZ2CbAxXHcYZJy2nT02YdsfnvV0
RDNglJtnhZ5aKzwzRT3IdEmbn+lLRtMskgq8arh2mBe0PBRUExLwNh1APy7sG6MfbDnZ7/+Id9uO
+GPYdTklj9shsYjS8JOSzygcPQ0+Ya6lW1W65UscFPboQO6OoTJerL2kwkG2lCDt7CR0+3DsMwwN
YNUDIH8DASTJBn7W5rb6QPaTNrmmc10pf2ea9xxpX3ZqMEmE269ihaCv/j06aJGvLFqkNFTO61ps
CyQYp1EfnhKN/MA5D9YEQgZWM/fekuKu/j5k0j3+5JNwNXAldZnxMXHGOt+FHCXJ6tdBod9LI/Pe
KEBjM062kBmRw/fUcMfRtqk60Ct8b+kZ6zRmYRrZylPW2jNAVkF48Gj1g5W9FyYWwmQKS3xpJxxg
zfkaMCVVsRU8iAXPUPjrNJeB2xKWbUoSIxUXRgrm7Q4Su2KBWLg0XfZVRq4jQP5wT/240tEEQduw
939/SRk1jkan68U2X75GHBgJ9oEFkalxAL6eiThD7f3BAw+pvYqT/Fhkt60abvgvTgs/Dy2XmELj
6pVTuzldPKQ47afRhIEEL0twYJhdwyZkztkX2lwFtsKdDM2iJwU7k0h4Head4chmGu87asuFZndn
ZfXnlQNudPxYPE005q5HrUCrbV43pqZaAtAYHU8fw16a33cfG1NA5AlMXUXQ3zOq/iWNomjGp+p3
nrF28CYhkTifCdjUf8r+KFSx3q23lMvjgZo98Dq4XjyId84hF5ZfE52C9a4/mWPvDfy8ebTHwxfl
pPCmh0+13ZmV+PIZh5BXNS80rpHVZ0olB2EtnSzwgICKm1APT65J1yA8BTIEaUClYozk6R/DoCMd
8x/NCTPNaOzZAxnQGlLpv9CKAeu3YkUKGoLbNlJ64Co/BWWXUiVJR9a8QjRaNM7bVQfDbYyQhbUF
I0seLTLK/2ys3MonA8/aictm+U/LRwWtLfTsVWWHZuUVOSM9ER54I+WuZA5lMnZuVpUEyw7P+J2f
v0C7sFjir4c4L1Ln41HyQrsgCpX6aP5F5LoksU+9hGT3BvYvP8a/TGfrYIOC098hCU7lzTZsesMJ
Rf0LkWx7EG6fnLQqOaHDX4TespS4SjfMzCUus6u1ZbysjhFhJB3T1LtSPnoLdZd4OHhjbbxsIfkc
yVuad2NIDFA1ZR09/jGzddp1jpHBCCRGEq33IOw9SLc8oOXKiaWijlzjQob+AJENeKOosmjC9fz0
+iimAaCPj+3GkcHW9DnuC1N55ZjakDrtZwYjAp8J9JaH9Q1H9GV2yWYIPfL88Q8VGH/ZZM4+kLqN
gJvV5QuxLKPK+jkprUSVMnczIle3dDBXraVDME8cbwMxPfvgdQrj3H+LJ06zr4Lr9XACfXZlDnMp
jeciX0Bij8KBe+Kuz8rN9HR+kVmrP0KDgF1/z6v3DF6fh5d3z7J8Nw1lKtwfH26VnrtxMGXR1Ua4
MUwrLjwA3X5Ai+rFsYoP/cS+/Jzte9k5PqUUQ2nYts8BYVhGnG8Rm0aQKPGSHatXoyhaK3N/GP5A
r2MArs54ZzqLeQ/NlihV2czclgD/0BvcujIKmqkDJwf2wmc1ETtaFoh/ult/zqVuXUyc3/OM5aCu
GLOY9IMTYFC9AE4O/Bkz/wRwp7ro4A68bvSQawCqGlkaG+YuHYZ9B1Q0EveSCc5CcjqYJ8vmFlkQ
l+yYeloH84IDGniTtXvO5w2KXP+63XGl0zlEbjctMgzpLjws99NbPsbEBj9KncA9jnSb4Jk882En
a4XTafxpn9EzoOah4XpYNEBpuJAlJXVG/rC0wMNvmpUO4vjRfzSVqJMkBsltC3wSe+RaUGlZP9+O
9nqv+fGdSWU/UY7M3YfP/nxRtoOne3J1s1U1us78XACl5JXXyNe08yV8CATU/xq2yixDdox2mMV2
rkJ24ngYqEgcC/5h5l7wwzVfy2gAi20FZdcYgaxWNOlBYqNYmFe/hIULR5L61gOOfnaX/6g9rtrf
S44SYvwJUpK4JcUQEE7YWvdn5Vx+uA2tEai3V5ptcDma9Crnk9y+UsR33aGPmW7N/162b1uhw7q9
+ZfNHFOZrOuxRoa28ReIVajAyowxDJOmj861is89F8XkmbUNLLS+P0JqK8AdUKnFRY9HuHGic5Qu
+v51q335BjgNRZbZPtwR/92cv9rRBsfvnb7ISjwb7XDHZb7UGosQJqEKQKOlEQLgTpk7e0n1xKGc
KXfaVe4WBDXOHvpOQVbkzy2yc+V1MncBwVWkOBNnUK83qAiLMAum42klZts03LBPzdfgLdoy/26l
yieQtzpTjc0XmpiqhuWnaT+DA5oNooAGoVDlDYoEVMRuKfUaBKTbav/dF92XDUQ2gTECsNZjdjLB
CIlzOIVgnFNPhRyDXnUFy8mVutwJn5g8eMExTRzEwuM3G5iMud2cF770elDHw6Q4GEl/QEpQt7Vh
NVxYZL3HQtN33pBQ+SdIykZaYvOn5QJgEJ7Dr2IHd3/jpSLXHxlIFnP82jLHdJPymRcJsv+rDZu5
aR2lYfmqplzFSgyA9ERRRiyEbKVkUcehUoWsYOnmqEn11i5xkxVnCvE2o9ILm19bPgT6AVdo4g3q
XL/UYBS7PEaHVKVG/ITULrthxXFZcuFFNtsef8ESHqeqnwOYeMDhPwwll9fV0b5AlNcRpYiILlW6
RZY02NZY4Wr4z2fAAqhfQePu0Ii2xg/ZNle/B5eVs/l3wldmHyAkQi5EYL/Vin3VDJN7TZH5B6fh
Z0bsNieJ+Zj1FrLFH/LfhvrxYAZB2eFYFd44Q8lezfk8mbDwhqOQdsnyfY6WOGS53wbq40nhkgsP
/NPIonMgKZe8WUCQxf2dZetQKTRGKZkcwv8aWmbIUVeiccqKPZZnjK76RsZu712vgNuT/OF3IdoB
lFqqOaYmzbmKAylBobKNgcjF57qTJzur+UbHcnLW2qCCVqLmbGK4ZKSztGMwovE6xM81ZyzpDEYx
yUFaaeRpdSRy2SWx7gCZIFuQAXnCado54Pf2nvz/0I4KEaf6M01VzJTBe81vYVFCx3rFgocMvxTA
TjQpZnQBaNOsPLlC7BWIrCVaRl+Ty3/GCQh/4HnzJB1uo3Z5jEgTLt80wa1OXA8897P/bE7jD5qZ
YOx1xcqJh3xavmdRDpptf03J4IfMMTFNFwswIwKwa5qQpNWJQgY+IwZcrOFCVXVIN/auK9VG9KTh
h/xVJzCEEFEchAMylZeMCDPB1aw2WPFJKQtpYFrxBmewC97BGL0HaWhUlDHv2FQ5O1eL2nSAZBMq
EML2aJiTsRZGBlt/QfADzRsvLW7gU4Y77zza6uN0eQS6zf8YnLv+/vd69kZvGgbudC5KPmEUa+kp
4zOdmpJVIbtWulxT0Vln1tC4dUJxWjQxm0OFBjZLJoHWq6UAYmfW1xK6KKrMioKqYEUTJ4ZrdnHS
YZGFnP7KJ0CbadpFHbPMRuQK6pjOjoUcKyiD1+8VL+ePGLY85vihRutdQWvviiPvRVPMCQgsmKQa
KZBdx3RS/8WTQo/B/h3gTkqYzHwNukAlXC4gJ27q0XHbd545jNd5XyfQgmgVsM4KSjEEyYYZeoJR
qUSqsn2CIvZ4/CUl9Oqw27lIueizFSDy25088uiVZ6R0C9AcFKUEepTrhLCaDNR2SS29Sa0iH8OB
PganQIFSL8MlR6Fv9w4+9RUTEf59ZlVWadppbQEg+S3dDEnTfpkcBT+mq/S0nvmBjKu45R23RG8b
nnl7V42L4QYYGfqb4lxVB9UBjB46bkaCvPcj5g9Al3DJxumZ1ekx7FvHoDQp89fjQ0BY3tQeVQr4
hPkTdlk4Kgw6Flh0360HX+AJxtdsOCdWLC7ITrFfYYuSwiF2MA+htAnU2HvG6e9NJXRKIwxrMyrY
SFX9AyDJv9Ksaje7JKDrCuhgS/iI4rgG5QvzuzoI+fX6BfhMv9ElKFMbf/F2G6GHD+VlzV+4dO/e
oXtwvSzCUGzR8uCcRyKlom+udTbKVhq9vjSLuO8CRBQ9ewsunONNQWe462zViYMcaYDb15ReBIKP
ak6zxDZVGDnnrnYzTeyodi4qVuz5BatD6DrUlJe6RNfT9Prwzf5LEnUbtaHeEAPDfvWscaC5yZ9l
w6XWg++uWfhRrFPH3LXaP/gHYh0tpGYQ6FPLZcEUW4bH9CQfhbQ/hM+k3Go59UwnZvbdK4u/7XQi
jA+J1IWSqH0tST7GSOvDHtvFC937tkKLCkleJYYQagSKcb8hdsnJue/ENFiI05Ok5SdrG4nSN303
CExwSD2gsxwnXlVgDyW46TJ3TZs6ZatWa4nM2Insge2THSBasAY6V084IZepLbg94hOFQsSzOhV2
dqI5Gy9WstT/8AMAQBvwahmPy3iOUpwhzm506zCNhGHSboJbEi8R9bP0/WeweE4+CIGi1tQsz6I6
NO0iwRZUNyBSm5qHSTiK72jqtsbGF8LZX8w1St0FAbH05OaBzVl+WlJGDZ+/lGguicVEK02W/5jg
PdcJEg51FrfCMIPP7cKKZh1C9U+7wdse9iLQVVXpYeAI9MuWHV/CItGWm4k6Ktl7day+IEZDXKzl
kwfk12drlRfcYIZ8GsQoALRbtcDbVBKOu2JfV6cYseRyCJ9tZb9cQ4CXuKIoa29XWII7lUVLbHbM
ulmMX7Szu1NyhJ+evOcpqN5Wz8g97WTFGXqm3uV7qhs5XDk39oIgElCpTMEmK+MGhgAc5muscBXH
fWJ64hjPXxljdeSPVJVX13s9BRfUAc7boPWP0a32+kcIXuG8VHhMJ41zOP9pxO2HuCJHcUHvEsjM
iJGXT0lnmIcHjcBhrXnHoKMPxCDP37GtPhAhDPaXFL88ewqGF/ouI6HXvOBAi36wbDnTUKu9z9Ih
KHChY26qGKHeBaQc6ruBoWVf+P9Z3yzz4iOdoCk3SVyPGcbPZcUaO+rOvMQYOXHYUpV6q4usD4R1
VQRyXceqkqe7Cg3T67GXpYES7EDMDBfKMZyn02C662bLcyTjwoHhRmHAdUWSQrJUCMmfsQvwx6VQ
L0PZb09StZ51A0deRF7belLh8nyzYfLy0ghucsboLCAId2QMTOQk/0ndMPpgpHIMmPMU7yhYDScm
5gKOAdUB2488URJ68UVSdfigucCVw9Fm+XX++SCSuWXye+00WwlN4O8AVSWQJ7Eo/h1WYNQhr1by
swcRt4d1O9PGh7avINVxhIhEqHDIcW89SMRsXagpvIZ13HVvWmu4pLkR0HZ8WLnJOW7mr6Nszoyn
5c1ReHk5UwRR15wp3XKcYTFx1b384C2KAoay5fQ8Aw+VmN78YyzEm8m+yoVB89BnMpZ4Ldqcr99V
+wQXoWBWy9a5+a52GCKc6mdeAb+Sr1Hz0uTtwjqBfyA0qsqx6elIvv9HqOyd2ZIkzmVVCu10C8zo
zVmKRkDyoYKcMkT/cerPFurR
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_refresh,
  w_sdram_valid,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  n1223_5,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_refresh;
input w_sdram_valid;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output n1223_5;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n356_3;
wire n245_6;
wire n581_6;
wire n291_3;
wire n387_3;
wire n390_3;
wire n544_4;
wire n914_5;
wire n523_24;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n274_9;
wire n262_13;
wire n265_12;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire ff_sdr_address_9_5;
wire n354_6;
wire n353_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n342_6;
wire n341_6;
wire n810_6;
wire n356_4;
wire n245_7;
wire n390_4;
wire n544_5;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n262_14;
wire n262_15;
wire n265_13;
wire n265_14;
wire n268_12;
wire n271_13;
wire n468_11;
wire n320_11;
wire n314_11;
wire n312_11;
wire n352_7;
wire n342_7;
wire n544_7;
wire n259_14;
wire n262_16;
wire n259_16;
wire n463_9;
wire n468_14;
wire n527_15;
wire n383_6;
wire n371_6;
wire n10_6;
wire n302_5;
wire n383_8;
wire ff_main_timer_14_13;
wire n471_13;
wire n544_9;
wire n529_11;
wire n268_14;
wire n917_6;
wire n465_12;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_refresh),
    .I1(w_sdram_valid),
    .I2(ff_main_state[2]),
    .I3(n10_6) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_6) 
);
defparam n810_s2.INIT=8'h40;
  LUT3 n356_s0 (
    .F(n356_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_4) 
);
defparam n356_s0.INIT=8'h10;
  LUT4 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n245_7) 
);
defparam n245_s3.INIT=16'h4000;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n245_7) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_6) 
);
defparam n291_s0.INIT=16'h0100;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_4) 
);
defparam n387_s0.INIT=8'hE0;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_4) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(n544_9),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n523_s20 (
    .F(n523_24),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n245_7) 
);
defparam n523_s20.INIT=16'h6000;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s2.INIT=8'h7F;
  LUT4 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_main_state[3]),
    .I1(ff_write_9),
    .I2(ff_main_state[4]),
    .I3(n10_3) 
);
defparam ff_write_s3.INIT=16'hFF10;
  LUT4 n274_s5 (
    .F(n274_9),
    .I0(ff_main_state[3]),
    .I1(ff_write_9),
    .I2(ff_main_state[4]),
    .I3(n245_6) 
);
defparam n274_s5.INIT=16'hFF10;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(ff_main_state[3]),
    .I1(n259_12),
    .I2(n262_14),
    .I3(n262_15) 
);
defparam n262_s9.INIT=16'h5257;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n262_15),
    .I1(n265_13),
    .I2(n265_14),
    .I3(n245_6) 
);
defparam n265_s8.INIT=16'hFFF8;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(n10_3),
    .I2(n265_14),
    .I3(n371_6) 
);
defparam n271_s8.INIT=16'hFFFE;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n914_5),
    .I1(n259_12),
    .I2(n468_11),
    .I3(n468_14) 
);
defparam n468_s5.INIT=16'hEF00;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_14),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_14),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_14),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_14),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_14),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_14),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[2]),
    .I1(w_sdram_refresh),
    .I2(n10_6) 
);
defparam n20_s1.INIT=8'h40;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_14),
    .I1(ff_sdr_ready),
    .I2(n523_24),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer_12_9),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'hB4;
  LUT3 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(ff_main_timer[12]) 
);
defparam n312_s4.INIT=8'hB4;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_5),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT2 ff_sdr_address_10_s3 (
    .F(ff_sdr_address_9_5),
    .I0(n523_24),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_10_s3.INIT=4'hB;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_6),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT3 n352_s1 (
    .F(n352_6),
    .I0(n371_6),
    .I1(n352_7),
    .I2(ff_main_timer[3]) 
);
defparam n352_s1.INIT=8'h14;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(ff_main_timer_12_9) 
);
defparam n348_s1.INIT=8'h14;
  LUT3 n346_s1 (
    .F(n346_6),
    .I0(n371_6),
    .I1(ff_main_timer[9]),
    .I2(n314_11) 
);
defparam n346_s1.INIT=8'h14;
  LUT3 n344_s1 (
    .F(n344_6),
    .I0(n371_6),
    .I1(ff_main_timer[11]),
    .I2(n312_11) 
);
defparam n344_s1.INIT=8'h14;
  LUT3 n342_s1 (
    .F(n342_6),
    .I0(n371_6),
    .I1(ff_main_timer[13]),
    .I2(n342_7) 
);
defparam n342_s1.INIT=8'h14;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(n342_7),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT3 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]) 
);
defparam n810_s3.INIT=8'h10;
  LUT3 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s1.INIT=8'h01;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n245_s4.INIT=4'h4;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n245_7) 
);
defparam n390_s1.INIT=16'h0100;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_4) 
);
defparam n544_s2.INIT=8'h40;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam ff_main_timer_12_s3.INIT=16'h0001;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s4.INIT=16'h0001;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam ff_main_timer_12_s5.INIT=16'h0100;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam ff_write_s4.INIT=16'hA331;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n259_14),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_write_9) 
);
defparam n259_s9.INIT=16'h4B3F;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n259_14) 
);
defparam n262_s10.INIT=16'h0080;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(ff_main_state[4]),
    .I1(n262_16),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n262_s11.INIT=16'hBDCF;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n259_14),
    .I3(ff_main_state[2]) 
);
defparam n265_s9.INIT=16'hF708;
  LUT2 n265_s10 (
    .F(n265_14),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n265_s10.INIT=4'h4;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_state[0]),
    .I1(n259_14),
    .I2(n262_15),
    .I3(ff_main_state[1]) 
);
defparam n268_s8.INIT=16'h2ADF;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(ff_main_state[0]),
    .I1(n259_14),
    .I2(n262_15) 
);
defparam n271_s9.INIT=8'h90;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(n581_6),
    .I1(ff_do_refresh),
    .I2(ff_sdr_ready),
    .I3(n523_24) 
);
defparam n468_s6.INIT=16'hE000;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer_12_9) 
);
defparam n314_s5.INIT=8'h10;
  LUT3 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(n314_11) 
);
defparam n312_s5.INIT=8'h10;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT4 n342_s2 (
    .F(n342_7),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer_12_9) 
);
defparam n342_s2.INIT=16'h1000;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(n245_6),
    .I1(ff_row_address[5]),
    .I2(n523_24),
    .I3(O_sdram_addr_d_5) 
);
defparam n544_s4.INIT=16'h7077;
  LUT3 n259_s10 (
    .F(n259_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n259_s10.INIT=8'h3A;
  LUT4 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[0]) 
);
defparam n262_s12.INIT=16'hB8A7;
  LUT3 n259_s11 (
    .F(n259_16),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(n259_13) 
);
defparam n259_s11.INIT=8'h8F;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_4),
    .I3(n390_4) 
);
defparam n463_s3.INIT=16'h001F;
  LUT4 n468_s8 (
    .F(n468_14),
    .I0(n390_4),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n468_s8.INIT=16'h4555;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_4) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n10_s2 (
    .F(n10_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n10_s2.INIT=16'h0400;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_6),
    .I1(n810_6),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s1.INIT=16'h0400;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_4),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  LUT4 ff_main_timer_14_s6 (
    .F(ff_main_timer_14_13),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(n371_6) 
);
defparam ff_main_timer_14_s6.INIT=16'hFF7F;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n544_s5 (
    .F(n544_9),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(ff_col_address[5]),
    .I3(n544_7) 
);
defparam n544_s5.INIT=16'hBF00;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s6.INIT=8'h20;
  LUT4 n268_s9 (
    .F(n268_14),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_6),
    .I3(n268_12) 
);
defparam n268_s9.INIT=16'h40FF;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_4) 
);
defparam n465_s6.INIT=16'h0007;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_14),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_3) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_13_s3 (
    .Q(ff_main_timer[13]),
    .D(n342_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_3) 
);
defparam ff_main_timer_13_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n387_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_valid;
wire slot_data_dir_d;
wire w_bus_ioreq;
wire w_bus_write;
wire w_iorq_rd;
wire w_bus_vdp_rdata_en;
wire w_bus_vdp_ready;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire n1223_5;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(GND) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(busdir_d_5),
    .I2(slot_a_d[3]),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h4000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[4]),
    .I1(slot_a_d[5]),
    .I2(slot_a_d[6]),
    .I3(slot_a_d[7]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_bus_vdp_ready(w_bus_vdp_ready),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .slot_data_dir_d(slot_data_dir_d),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .n1223_5(n1223_5),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_bus_vdp_ready(w_bus_vdp_ready),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_valid(w_sdram_valid),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .n1223_5(n1223_5),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
