###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Jan 11 16:41:15 2026
#  Design:            picorv32
#  Command:           report_timing -early -view {view_1} -max_paths 100 > $report_dir/routing_report/timing_post_PnR_early.txt
###############################################################
Path 1: MET Hold Check with Pin trap_reg/CK 
Endpoint:   trap_reg/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn      (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.024
+ Hold                          0.032
+ Phase Shift                   0.000
= Required Time                 0.008
  Arrival Time                  0.010
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------+ 
     | Instance |   Arc    |   Cell   | Delay | Arrival | Required | 
     |          |          |          |       |  Time   |   Time   | 
     |----------+----------+----------+-------+---------+----------| 
     |          | resetn v |          |       |   0.000 |   -0.002 | 
     | trap_reg | RN v     | SDFFTRX4 | 0.010 |   0.010 |    0.008 | 
     +-------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin count_cycle_reg[62]/CK 
Endpoint:   count_cycle_reg[62]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.024
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.009
  Arrival Time                  0.014
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.005 | 
     | count_cycle_reg[62] | RN v     | SDFFTRX1 | 0.014 |   0.014 |    0.009 | 
     +------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin count_cycle_reg[31]/CK 
Endpoint:   count_cycle_reg[31]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.025
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.009
  Arrival Time                  0.014
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.006 | 
     | count_cycle_reg[31] | RN v     | SDFFTRX1 | 0.014 |   0.014 |    0.009 | 
     +------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[20]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.007
  Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[20] v |           |       |   0.000 |   -0.017 | 
     | mem_rdata_q_reg[20] | D0 v            | SMDFFHQX1 | 0.007 |   0.007 |   -0.011 | 
     +--------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[22]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.006
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[22] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[22] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |   -0.011 | 
     +--------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[27]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                -0.012
  Arrival Time                  0.006
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[27] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[27] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |   -0.012 | 
     +--------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[31]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.005
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[31] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[31] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |   -0.013 | 
     +--------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[21]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                -0.012
  Arrival Time                  0.006
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[21] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[21] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |   -0.012 | 
     +--------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin mem_rdata_q_reg[13]/CK 
Endpoint:   mem_rdata_q_reg[13]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[13]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.005
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[13] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[13] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |   -0.013 | 
     +--------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[23]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                -0.012
  Arrival Time                  0.006
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[23] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[23] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |   -0.012 | 
     +--------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[10]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.004
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[10] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[10] | D0 v            | SMDFFHQX1 | 0.004 |   0.004 |   -0.014 | 
     +--------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[28]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.005
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[28] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[28] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |   -0.013 | 
     +--------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[8]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.004
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[8] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[8] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.014 | 
     +------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[24]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                -0.012
  Arrival Time                  0.006
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[24] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[24] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |   -0.012 | 
     +--------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[11]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.004
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[11] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[11] | D0 v            | SMDFFHQX1 | 0.004 |   0.004 |   -0.014 | 
     +--------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin mem_rdata_q_reg[3]/CK 
Endpoint:   mem_rdata_q_reg[3]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[3]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.004
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[3] v |           |       |   0.000 |   -0.018 | 
     | mem_rdata_q_reg[3] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.014 | 
     +------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin mem_rdata_q_reg[6]/CK 
Endpoint:   mem_rdata_q_reg[6]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[6]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.004
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[6] v |           |       |   0.000 |   -0.019 | 
     | mem_rdata_q_reg[6] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.014 | 
     +------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin mem_rdata_q_reg[2]/CK 
Endpoint:   mem_rdata_q_reg[2]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[2]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.004
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[2] v |           |       |   0.000 |   -0.019 | 
     | mem_rdata_q_reg[2] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.015 | 
     +------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin mem_rdata_q_reg[0]/CK 
Endpoint:   mem_rdata_q_reg[0]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[0]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.004
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[0] v |           |       |   0.000 |   -0.019 | 
     | mem_rdata_q_reg[0] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.015 | 
     +------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[15]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.005
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[15] v |           |       |   0.000 |   -0.019 | 
     | mem_rdata_q_reg[15] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |   -0.013 | 
     +--------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin mem_rdata_q_reg[1]/CK 
Endpoint:   mem_rdata_q_reg[1]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[1]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.004
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[1] v |           |       |   0.000 |   -0.019 | 
     | mem_rdata_q_reg[1] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.015 | 
     +------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[7]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.004
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[7] v |           |       |   0.000 |   -0.019 | 
     | mem_rdata_q_reg[7] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.015 | 
     +------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin mem_rdata_q_reg[5]/CK 
Endpoint:   mem_rdata_q_reg[5]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[5]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.004
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[5] v |           |       |   0.000 |   -0.019 | 
     | mem_rdata_q_reg[5] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.015 | 
     +------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin mem_rdata_q_reg[4]/CK 
Endpoint:   mem_rdata_q_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[4]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.004
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[4] v |           |       |   0.000 |   -0.019 | 
     | mem_rdata_q_reg[4] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.015 | 
     +------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[18]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.008
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[18] v |           |       |   0.000 |   -0.021 | 
     | mem_rdata_q_reg[18] | D0 v            | SMDFFHQX1 | 0.008 |   0.008 |   -0.013 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[16]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.008
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[16] v |           |       |   0.000 |   -0.021 | 
     | mem_rdata_q_reg[16] | D0 v            | SMDFFHQX1 | 0.008 |   0.008 |   -0.014 | 
     +--------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[17]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.008
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[17] v |           |       |   0.000 |   -0.022 | 
     | mem_rdata_q_reg[17] | D0 v            | SMDFFHQX1 | 0.008 |   0.008 |   -0.014 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[19]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.032
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.007
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[19] v |           |       |   0.000 |   -0.023 | 
     | mem_rdata_q_reg[19] | D0 v            | SMDFFHQX1 | 0.007 |   0.007 |   -0.016 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[9]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.046
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.105
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                       |                |           |       |  Time   |   Time   | 
     |-----------------------+----------------+-----------+-------+---------+----------| 
     |                       | mem_rdata[9] v |           |       |   0.000 |   -0.056 | 
     | FE_PHC195_mem_rdata_9 | A v -> Y v     | CLKBUFX2  | 0.105 |   0.105 |    0.049 | 
     | mem_rdata_q_reg[9]    | D0 v           | SMDFFHQX1 | 0.000 |   0.105 |    0.049 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[30]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
+ Hold                          0.047
+ Phase Shift                   0.000
= Required Time                 0.051
  Arrival Time                  0.108
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                        |                 |           |       |  Time   |   Time   | 
     |------------------------+-----------------+-----------+-------+---------+----------| 
     |                        | mem_rdata[30] v |           |       |   0.000 |   -0.057 | 
     | FE_PHC193_mem_rdata_30 | A v -> Y v      | CLKBUFX2  | 0.108 |   0.108 |    0.051 | 
     | mem_rdata_q_reg[30]    | D0 v            | SMDFFHQX1 | 0.000 |   0.108 |    0.051 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[29]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.053
  Arrival Time                  0.110
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                        |                 |           |       |  Time   |   Time   | 
     |------------------------+-----------------+-----------+-------+---------+----------| 
     |                        | mem_rdata[29] v |           |       |   0.000 |   -0.057 | 
     | FE_PHC194_mem_rdata_29 | A v -> Y v      | CLKBUFX2  | 0.110 |   0.110 |    0.053 | 
     | mem_rdata_q_reg[29]    | D0 v            | SMDFFHQX1 | 0.000 |   0.110 |    0.053 | 
     +-----------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin count_cycle_reg[7]/CK 
Endpoint:   count_cycle_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
+ Hold                          0.050
+ Phase Shift                   0.000
= Required Time                 0.054
  Arrival Time                  0.112
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.058 | 
     | g133915            | A v -> Y v | AND2XL  | 0.112 |   0.112 |    0.054 | 
     | count_cycle_reg[7] | D v        | SDFFQX1 | 0.000 |   0.112 |    0.054 | 
     +------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin count_cycle_reg[14]/CK 
Endpoint:   count_cycle_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
+ Hold                          0.050
+ Phase Shift                   0.000
= Required Time                 0.052
  Arrival Time                  0.111
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.059 | 
     | g133966             | A v -> Y v | AND2XL  | 0.111 |   0.111 |    0.052 | 
     | count_cycle_reg[14] | D v        | SDFFQX1 | 0.000 |   0.111 |    0.052 | 
     +-------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin count_cycle_reg[11]/CK 
Endpoint:   count_cycle_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
+ Hold                          0.050
+ Phase Shift                   0.000
= Required Time                 0.054
  Arrival Time                  0.114
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.060 | 
     | g133968             | A v -> Y v | AND2XL  | 0.114 |   0.114 |    0.054 | 
     | count_cycle_reg[11] | D v        | SDFFQX1 | 0.000 |   0.114 |    0.054 | 
     +-------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin count_cycle_reg[18]/CK 
Endpoint:   count_cycle_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.050
+ Phase Shift                   0.000
= Required Time                 0.051
  Arrival Time                  0.112
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.060 | 
     | g133933             | A v -> Y v | AND2XL  | 0.112 |   0.112 |    0.051 | 
     | count_cycle_reg[18] | D v        | SDFFQX1 | 0.000 |   0.112 |    0.051 | 
     +-------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin count_cycle_reg[6]/CK 
Endpoint:   count_cycle_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
+ Hold                          0.050
+ Phase Shift                   0.000
= Required Time                 0.053
  Arrival Time                  0.113
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.060 | 
     | g133955            | A v -> Y v | AND2XL  | 0.113 |   0.113 |    0.053 | 
     | count_cycle_reg[6] | D v        | SDFFQX1 | 0.000 |   0.113 |    0.053 | 
     +------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin count_cycle_reg[16]/CK 
Endpoint:   count_cycle_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.050
  Arrival Time                  0.112
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.061 | 
     | g133953             | A v -> Y v | AND2XL  | 0.112 |   0.112 |    0.050 | 
     | count_cycle_reg[16] | D v        | SDFFQX1 | 0.000 |   0.112 |    0.050 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin count_cycle_reg[4]/CK 
Endpoint:   count_cycle_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.050
  Arrival Time                  0.113
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.063 | 
     | g133924            | A v -> Y v | AND2XL  | 0.113 |   0.113 |    0.050 | 
     | count_cycle_reg[4] | D v        | SDFFQX1 | 0.000 |   0.113 |    0.050 | 
     +------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin count_cycle_reg[25]/CK 
Endpoint:   count_cycle_reg[25]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.035
+ Phase Shift                   0.000
= Required Time                 0.037
  Arrival Time                  0.101
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | resetn v   |          |       |   0.000 |   -0.064 | 
     | FE_PHC207_resetn    | A v -> Y v | CLKBUFX6 | 0.101 |   0.101 |    0.037 | 
     | count_cycle_reg[25] | RN v       | SDFFTRX1 | 0.000 |   0.101 |    0.037 | 
     +--------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin count_cycle_reg[8]/CK 
Endpoint:   count_cycle_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
+ Hold                          0.046
+ Phase Shift                   0.000
= Required Time                 0.050
  Arrival Time                  0.115
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.065 | 
     | g133963            | A v -> Y v | AND2XL  | 0.115 |   0.115 |    0.050 | 
     | count_cycle_reg[8] | D v        | SDFFQX1 | 0.000 |   0.115 |    0.050 | 
     +------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin cpuregs_reg[23][19]/CK 
Endpoint:   cpuregs_reg[23][19]/SI (v) checked with  leading edge of 'clk'
Beginpoint: DFT_sdi_1              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.046
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.112
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     |                     | DFT_sdi_1 v |           |       |   0.000 |   -0.067 | 
     | FE_PHC200_DFT_sdi_1 | A v -> Y v  | CLKBUFX2  | 0.112 |   0.112 |    0.045 | 
     | cpuregs_reg[23][19] | SI v        | SMDFFHQX1 | 0.000 |   0.112 |    0.045 | 
     +----------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin count_cycle_reg[10]/CK 
Endpoint:   count_cycle_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.047
  Arrival Time                  0.117
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.070 | 
     | g133940             | A v -> Y v | AND2XL  | 0.117 |   0.117 |    0.047 | 
     | count_cycle_reg[10] | D v        | SDFFQX1 | 0.000 |   0.117 |    0.047 | 
     +-------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin count_cycle_reg[17]/CK 
Endpoint:   count_cycle_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.044
  Arrival Time                  0.115
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.070 | 
     | g133919             | A v -> Y v | AND2XL  | 0.115 |   0.115 |    0.044 | 
     | count_cycle_reg[17] | D v        | SDFFQX1 | 0.000 |   0.115 |    0.044 | 
     +-------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin count_cycle_reg[61]/CK 
Endpoint:   count_cycle_reg[61]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.118
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | resetn v   |          |       |   0.000 |   -0.072 | 
     | FE_PHC204_resetn    | A v -> Y v | CLKBUFX2 | 0.117 |   0.117 |    0.045 | 
     | count_cycle_reg[61] | RN v       | SDFFTRX1 | 0.000 |   0.118 |    0.045 | 
     +--------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin count_cycle_reg[59]/CK 
Endpoint:   count_cycle_reg[59]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.052
  Arrival Time                  0.127
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | resetn v   |          |       |   0.000 |   -0.075 | 
     | FE_PHC202_resetn    | A v -> Y v | CLKBUFX2 | 0.127 |   0.127 |    0.052 | 
     | count_cycle_reg[59] | RN v       | SDFFTRX1 | 0.000 |   0.127 |    0.052 | 
     +--------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin count_cycle_reg[27]/CK 
Endpoint:   count_cycle_reg[27]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.052
  Arrival Time                  0.127
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | resetn v   |          |       |   0.000 |   -0.075 | 
     | FE_PHC202_resetn    | A v -> Y v | CLKBUFX2 | 0.127 |   0.127 |    0.052 | 
     | count_cycle_reg[27] | RN v       | SDFFTRX1 | 0.000 |   0.127 |    0.052 | 
     +--------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin count_cycle_reg[30]/CK 
Endpoint:   count_cycle_reg[30]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.119
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | resetn v   |          |       |   0.000 |   -0.075 | 
     | FE_PHC206_resetn    | A v -> Y v | CLKBUFX2 | 0.119 |   0.119 |    0.043 | 
     | count_cycle_reg[30] | RN v       | SDFFTRX1 | 0.000 |   0.119 |    0.043 | 
     +--------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin count_cycle_reg[5]/CK 
Endpoint:   count_cycle_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.038
+ Phase Shift                   0.000
= Required Time                 0.040
  Arrival Time                  0.119
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.079 | 
     | g133938            | A v -> Y v | AND2XL  | 0.119 |   0.119 |    0.040 | 
     | count_cycle_reg[5] | D v        | SDFFQX1 | 0.000 |   0.119 |    0.040 | 
     +------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin count_cycle_reg[9]/CK 
Endpoint:   count_cycle_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.040
  Arrival Time                  0.120
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.080 | 
     | g133956            | A v -> Y v | AND2XL  | 0.120 |   0.120 |    0.040 | 
     | count_cycle_reg[9] | D v        | SDFFQX1 | 0.000 |   0.120 |    0.040 | 
     +------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin count_cycle_reg[3]/CK 
Endpoint:   count_cycle_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.026
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.019
  Arrival Time                  0.111
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.092 | 
     | g133952            | A v -> Y v | AND2XL  | 0.111 |   0.111 |    0.019 | 
     | count_cycle_reg[3] | D v        | SDFFQX1 | 0.000 |   0.111 |    0.019 | 
     +------------------------------------------------------------------------+ 
Path 51: MET Hold Check with Pin count_cycle_reg[1]/CK 
Endpoint:   count_cycle_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.026
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.019
  Arrival Time                  0.112
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.093 | 
     | g133950            | A v -> Y v | AND2XL  | 0.112 |   0.112 |    0.019 | 
     | count_cycle_reg[1] | D v        | SDFFQX1 | 0.000 |   0.112 |    0.019 | 
     +------------------------------------------------------------------------+ 
Path 52: MET Hold Check with Pin count_cycle_reg[2]/CK 
Endpoint:   count_cycle_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.009
  Arrival Time                  0.117
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.108 | 
     | g133951            | A v -> Y v | AND2XL  | 0.117 |   0.117 |    0.009 | 
     | count_cycle_reg[2] | D v        | SDFFQX1 | 0.000 |   0.117 |    0.009 | 
     +------------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en             (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
+ Hold                          0.051
+ Phase Shift                   0.000
= Required Time                 0.055
  Arrival Time                  0.211
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                    |            |          |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+---------+----------| 
     |                    | shift_en v |          |       |   0.000 |   -0.156 | 
     | FE_PHC192_shift_en | A v -> Y v | CLKBUFX2 | 0.209 |   0.209 |    0.053 | 
     | alu_out_q_reg[31]  | SE v       | SDFFHQX1 | 0.001 |   0.211 |    0.055 | 
     +-------------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.051
+ Phase Shift                   0.000
= Required Time                 0.053
  Arrival Time                  0.211
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | shift_en v |          |       |   0.000 |   -0.158 | 
     | FE_PHC192_shift_en  | A v -> Y v | CLKBUFX2 | 0.209 |   0.209 |    0.052 | 
     | reg_next_pc_reg[31] | SE v       | SDFFHQX1 | 0.001 |   0.211 |    0.053 | 
     +--------------------------------------------------------------------------+ 
Path 55: MET Hold Check with Pin alu_out_q_reg[30]/CK 
Endpoint:   alu_out_q_reg[30]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en             (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.051
+ Phase Shift                   0.000
= Required Time                 0.053
  Arrival Time                  0.211
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                    |            |          |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+---------+----------| 
     |                    | shift_en v |          |       |   0.000 |   -0.158 | 
     | FE_PHC192_shift_en | A v -> Y v | CLKBUFX2 | 0.209 |   0.209 |    0.052 | 
     | alu_out_q_reg[30]  | SE v       | SDFFHQX1 | 0.001 |   0.211 |    0.053 | 
     +-------------------------------------------------------------------------+ 
Path 56: MET Hold Check with Pin alu_out_q_reg[4]/CK 
Endpoint:   alu_out_q_reg[4]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en            (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.053
  Arrival Time                  0.211
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                    |            |          |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+---------+----------| 
     |                    | shift_en v |          |       |   0.000 |   -0.158 | 
     | FE_PHC192_shift_en | A v -> Y v | CLKBUFX2 | 0.209 |   0.209 |    0.051 | 
     | alu_out_q_reg[4]   | SE v       | SDFFQX1  | 0.001 |   0.211 |    0.053 | 
     +-------------------------------------------------------------------------+ 
Path 57: MET Hold Check with Pin alu_out_q_reg[3]/CK 
Endpoint:   alu_out_q_reg[3]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en            (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.053
  Arrival Time                  0.211
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                    |            |          |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+---------+----------| 
     |                    | shift_en v |          |       |   0.000 |   -0.158 | 
     | FE_PHC192_shift_en | A v -> Y v | CLKBUFX2 | 0.209 |   0.209 |    0.051 | 
     | alu_out_q_reg[3]   | SE v       | SDFFQX1  | 0.001 |   0.211 |    0.053 | 
     +-------------------------------------------------------------------------+ 
Path 58: MET Hold Check with Pin alu_out_q_reg[1]/CK 
Endpoint:   alu_out_q_reg[1]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en            (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.053
  Arrival Time                  0.211
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                    |            |          |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+---------+----------| 
     |                    | shift_en v |          |       |   0.000 |   -0.158 | 
     | FE_PHC192_shift_en | A v -> Y v | CLKBUFX2 | 0.209 |   0.209 |    0.051 | 
     | alu_out_q_reg[1]   | SE v       | SDFFQXL  | 0.001 |   0.211 |    0.053 | 
     +-------------------------------------------------------------------------+ 
Path 59: MET Hold Check with Pin alu_out_q_reg[2]/CK 
Endpoint:   alu_out_q_reg[2]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en            (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.053
  Arrival Time                  0.211
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                    |            |          |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+---------+----------| 
     |                    | shift_en v |          |       |   0.000 |   -0.158 | 
     | FE_PHC192_shift_en | A v -> Y v | CLKBUFX2 | 0.209 |   0.209 |    0.051 | 
     | alu_out_q_reg[2]   | SE v       | SDFFQXL  | 0.001 |   0.211 |    0.053 | 
     +-------------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin reg_pc_reg[30]/CK 
Endpoint:   reg_pc_reg[30]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.051
  Arrival Time                  0.211
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                    |            |          |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+---------+----------| 
     |                    | shift_en v |          |       |   0.000 |   -0.160 | 
     | FE_PHC192_shift_en | A v -> Y v | CLKBUFX2 | 0.209 |   0.209 |    0.050 | 
     | reg_pc_reg[30]     | SE v       | SDFFQX4  | 0.001 |   0.211 |    0.051 | 
     +-------------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin reg_out_reg[30]/CK 
Endpoint:   reg_out_reg[30]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en           (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.051
  Arrival Time                  0.211
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                    |            |          |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+---------+----------| 
     |                    | shift_en v |          |       |   0.000 |   -0.160 | 
     | FE_PHC192_shift_en | A v -> Y v | CLKBUFX2 | 0.209 |   0.209 |    0.050 | 
     | reg_out_reg[30]    | SE v       | SDFFQX1  | 0.001 |   0.211 |    0.051 | 
     +-------------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin decoded_imm_j_reg[12]/CK 
Endpoint:   decoded_imm_j_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[12]           (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.015
  Arrival Time                  0.218
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                       |                 |          |       |  Time   |   Time   | 
     |-----------------------+-----------------+----------+-------+---------+----------| 
     |                       | mem_rdata[12] v |          |       |   0.000 |   -0.203 | 
     | g133091               | A0 v -> Y ^     | AOI222XL | 0.155 |   0.155 |   -0.048 | 
     | g133058               | A ^ -> Y v      | INVXL    | 0.063 |   0.218 |    0.015 | 
     | decoded_imm_j_reg[12] | D v             | SDFFQX1  | 0.000 |   0.218 |    0.015 | 
     +---------------------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin decoded_imm_j_reg[5]/CK 
Endpoint:   decoded_imm_j_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[25]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                 0.014
  Arrival Time                  0.217
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                      |                 |          |       |  Time   |   Time   | 
     |----------------------+-----------------+----------+-------+---------+----------| 
     |                      | mem_rdata[25] v |          |       |   0.000 |   -0.203 | 
     | g133085              | A0 v -> Y ^     | AOI222XL | 0.151 |   0.151 |   -0.052 | 
     | g133052              | A ^ -> Y v      | INVXL    | 0.066 |   0.217 |    0.014 | 
     | decoded_imm_j_reg[5] | D v             | SDFFQX1  | 0.000 |   0.217 |    0.014 | 
     +--------------------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin decoded_imm_j_reg[10]/CK 
Endpoint:   decoded_imm_j_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[30]           (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.011
  Arrival Time                  0.219
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                       |                 |          |       |  Time   |   Time   | 
     |-----------------------+-----------------+----------+-------+---------+----------| 
     |                       | mem_rdata[30] v |          |       |   0.000 |   -0.209 | 
     | g133090               | A0 v -> Y ^     | AOI222XL | 0.154 |   0.154 |   -0.054 | 
     | g133057               | A ^ -> Y v      | INVXL    | 0.065 |   0.219 |    0.011 | 
     | decoded_imm_j_reg[10] | D v             | SDFFQX1  | 0.000 |   0.219 |    0.011 | 
     +---------------------------------------------------------------------------------+ 
Path 65: MET Hold Check with Pin count_cycle_reg[24]/CK 
Endpoint:   count_cycle_reg[24]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.035
+ Phase Shift                   0.000
= Required Time                 0.037
  Arrival Time                  0.247
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | resetn v   |          |       |   0.000 |   -0.211 | 
     | FE_PHC201_resetn    | A v -> Y v | DLY1X1   | 0.247 |   0.247 |    0.037 | 
     | count_cycle_reg[24] | RN v       | SDFFTRX1 | 0.000 |   0.247 |    0.037 | 
     +--------------------------------------------------------------------------+ 
Path 66: MET Hold Check with Pin count_cycle_reg[20]/CK 
Endpoint:   count_cycle_reg[20]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.035
+ Phase Shift                   0.000
= Required Time                 0.037
  Arrival Time                  0.247
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | resetn v   |          |       |   0.000 |   -0.211 | 
     | FE_PHC201_resetn    | A v -> Y v | DLY1X1   | 0.247 |   0.247 |    0.037 | 
     | count_cycle_reg[20] | RN v       | SDFFTRX1 | 0.000 |   0.247 |    0.037 | 
     +--------------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin decoded_imm_j_reg[19]/CK 
Endpoint:   decoded_imm_j_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[19]           (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.020
  Arrival Time                  0.231
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                       |                 |           |       |  Time   |   Time   | 
     |-----------------------+-----------------+-----------+-------+---------+----------| 
     |                       | mem_rdata[19] v |           |       |   0.000 |   -0.211 | 
     | g133369               | A0 v -> Y ^     | AOI22X1   | 0.153 |   0.153 |   -0.058 | 
     | g132954               | B0 ^ -> Y v     | OAI2BB1X1 | 0.079 |   0.231 |    0.020 | 
     | decoded_imm_j_reg[19] | D v             | SDFFQX1   | 0.000 |   0.231 |    0.020 | 
     +----------------------------------------------------------------------------------+ 
Path 68: MET Hold Check with Pin decoded_imm_j_reg[9]/CK 
Endpoint:   decoded_imm_j_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[29]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                 0.011
  Arrival Time                  0.222
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                      |                 |          |       |  Time   |   Time   | 
     |----------------------+-----------------+----------+-------+---------+----------| 
     |                      | mem_rdata[29] v |          |       |   0.000 |   -0.211 | 
     | g133089              | A0 v -> Y ^     | AOI222XL | 0.160 |   0.160 |   -0.052 | 
     | g133056              | A ^ -> Y v      | INVXL    | 0.063 |   0.222 |    0.011 | 
     | decoded_imm_j_reg[9] | D v             | SDFFQX1  | 0.000 |   0.222 |    0.011 | 
     +--------------------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin decoded_rd_reg[3]/CK 
Endpoint:   decoded_rd_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[10]       (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.026
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                -0.009
  Arrival Time                  0.202
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |     Instance      |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                   |                 |          |       |  Time   |   Time   | 
     |-------------------+-----------------+----------+-------+---------+----------| 
     |                   | mem_rdata[10] v |          |       |   0.000 |   -0.212 | 
     | g133100           | A0 v -> Y ^     | AOI222XL | 0.143 |   0.143 |   -0.069 | 
     | g133062           | A ^ -> Y v      | INVXL    | 0.060 |   0.202 |   -0.009 | 
     | decoded_rd_reg[3] | D v             | SDFFQX1  | 0.000 |   0.202 |   -0.009 | 
     +-----------------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin decoded_imm_j_reg[6]/CK 
Endpoint:   decoded_imm_j_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[26]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.012
  Arrival Time                  0.227
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                      |                 |          |       |  Time   |   Time   | 
     |----------------------+-----------------+----------+-------+---------+----------| 
     |                      | mem_rdata[26] v |          |       |   0.000 |   -0.215 | 
     | g133086              | A0 v -> Y ^     | AOI222XL | 0.165 |   0.165 |   -0.050 | 
     | g133053              | A ^ -> Y v      | INVXL    | 0.062 |   0.227 |    0.012 | 
     | decoded_imm_j_reg[6] | D v             | SDFFQX1  | 0.000 |   0.227 |    0.012 | 
     +--------------------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin decoded_rd_reg[0]/CK 
Endpoint:   decoded_rd_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[7]        (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.221
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                   |                |          |       |  Time   |   Time   | 
     |-------------------+----------------+----------+-------+---------+----------| 
     |                   | mem_rdata[7] v |          |       |   0.000 |   -0.216 | 
     | g133097           | A0 v -> Y ^    | AOI222XL | 0.149 |   0.149 |   -0.067 | 
     | g133059           | A ^ -> Y v     | INVXL    | 0.072 |   0.221 |    0.005 | 
     | decoded_rd_reg[0] | D v            | SDFFQX1  | 0.000 |   0.221 |    0.005 | 
     +----------------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin decoded_rd_reg[2]/CK 
Endpoint:   decoded_rd_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[9]        (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.026
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                -0.010
  Arrival Time                  0.206
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                   |                |          |       |  Time   |   Time   | 
     |-------------------+----------------+----------+-------+---------+----------| 
     |                   | mem_rdata[9] v |          |       |   0.000 |   -0.216 | 
     | g133099           | A0 v -> Y ^    | AOI222XL | 0.146 |   0.146 |   -0.070 | 
     | g133061           | A ^ -> Y v     | INVXL    | 0.060 |   0.206 |   -0.010 | 
     | decoded_rd_reg[2] | D v            | SDFFQX1  | 0.000 |   0.206 |   -0.010 | 
     +----------------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin decoded_imm_j_reg[14]/CK 
Endpoint:   decoded_imm_j_reg[14]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[14]            (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                         -0.021
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.202
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                       |                 |           |       |  Time   |   Time   | 
     |-----------------------+-----------------+-----------+-------+---------+----------| 
     |                       | mem_rdata[14] v |           |       |   0.000 |   -0.223 | 
     | g133855               | A v -> Y v      | MX2X1     | 0.202 |   0.202 |   -0.020 | 
     | decoded_imm_j_reg[14] | D0 v            | SMDFFHQX1 | 0.000 |   0.202 |   -0.020 | 
     +----------------------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin count_cycle_reg[63]/CK 
Endpoint:   count_cycle_reg[63]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.048
  Arrival Time                  0.275
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | resetn v   |          |       |   0.000 |   -0.227 | 
     | FE_PHC203_resetn    | A v -> Y v | DLY1X4   | 0.275 |   0.275 |    0.048 | 
     | count_cycle_reg[63] | RN v       | SDFFTRX1 | 0.000 |   0.275 |    0.048 | 
     +--------------------------------------------------------------------------+ 
Path 75: MET Hold Check with Pin reg_out_reg[0]/CK 
Endpoint:   reg_out_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[24]    (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.040
  Arrival Time                  0.188
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |    Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                |                 |         |       |  Time   |   Time   | 
     |----------------+-----------------+---------+-------+---------+----------| 
     |                | mem_rdata[24] v |         |       |   0.000 |   -0.229 | 
     | g133522        | B0 v -> Y ^     | AOI22X1 | 0.083 |   0.083 |   -0.146 | 
     | g132322        | A0 ^ -> Y v     | AOI21X1 | 0.105 |   0.188 |   -0.040 | 
     | reg_out_reg[0] | D v             | SDFFQX1 | 0.000 |   0.188 |   -0.040 | 
     +-------------------------------------------------------------------------+ 
Path 76: MET Hold Check with Pin count_cycle_reg[60]/CK 
Endpoint:   count_cycle_reg[60]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
+ Hold                          0.046
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.278
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | resetn v   |          |       |   0.000 |   -0.229 | 
     | FE_PHC205_resetn    | A v -> Y v | DLY1X4   | 0.278 |   0.278 |    0.049 | 
     | count_cycle_reg[60] | RN v       | SDFFTRX1 | 0.000 |   0.278 |    0.049 | 
     +--------------------------------------------------------------------------+ 
Path 77: MET Hold Check with Pin reg_out_reg[2]/CK 
Endpoint:   reg_out_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[26]    (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.014
  Arrival Time                  0.244
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |    Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                |                 |         |       |  Time   |   Time   | 
     |----------------+-----------------+---------+-------+---------+----------| 
     |                | mem_rdata[26] v |         |       |   0.000 |   -0.230 | 
     | g133533        | B0 v -> Y ^     | AOI22X1 | 0.068 |   0.068 |   -0.162 | 
     | g132325        | A0 ^ -> Y v     | AOI21X1 | 0.176 |   0.244 |    0.014 | 
     | reg_out_reg[2] | D v             | SDFFQX1 | 0.000 |   0.244 |    0.014 | 
     +-------------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin decoded_imm_j_reg[13]/CK 
Endpoint:   decoded_imm_j_reg[13]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[13]            (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                -0.024
  Arrival Time                  0.211
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                       |                 |           |       |  Time   |   Time   | 
     |-----------------------+-----------------+-----------+-------+---------+----------| 
     |                       | mem_rdata[13] v |           |       |   0.000 |   -0.235 | 
     | g133863               | A v -> Y v      | MX2X1     | 0.211 |   0.211 |   -0.024 | 
     | decoded_imm_j_reg[13] | D0 v            | SMDFFHQX1 | 0.000 |   0.211 |   -0.024 | 
     +----------------------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[25]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.039
+ Phase Shift                   0.000
= Required Time                -0.041
  Arrival Time                  0.199
  Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                        |                 |           |       |  Time   |   Time   | 
     |------------------------+-----------------+-----------+-------+---------+----------| 
     |                        | mem_rdata[25] v |           |       |   0.000 |   -0.240 | 
     | FE_PHC197_mem_rdata_25 | A v -> Y v      | CLKBUFX2  | 0.197 |   0.197 |   -0.043 | 
     | mem_rdata_q_reg[25]    | D0 v            | SMDFFHQX1 | 0.002 |   0.199 |   -0.041 | 
     +-----------------------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin decoded_rd_reg[4]/CK 
Endpoint:   decoded_rd_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[11]       (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.026
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                  0.222
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |     Instance      |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                   |                 |          |       |  Time   |   Time   | 
     |-------------------+-----------------+----------+-------+---------+----------| 
     |                   | mem_rdata[11] v |          |       |   0.000 |   -0.241 | 
     | g133101           | A0 v -> Y ^     | AOI222XL | 0.161 |   0.161 |   -0.080 | 
     | g133063           | A ^ -> Y v      | INVXL    | 0.061 |   0.222 |   -0.019 | 
     | decoded_rd_reg[4] | D v             | SDFFQX1  | 0.000 |   0.222 |   -0.019 | 
     +-----------------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin decoded_imm_j_reg[18]/CK 
Endpoint:   decoded_imm_j_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[18]           (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.025
+ Phase Shift                   0.000
= Required Time                 0.026
  Arrival Time                  0.267
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                       |                 |           |       |  Time   |   Time   | 
     |-----------------------+-----------------+-----------+-------+---------+----------| 
     |                       | mem_rdata[18] v |           |       |   0.000 |   -0.241 | 
     | g133372               | A0 v -> Y ^     | AOI22X1   | 0.187 |   0.187 |   -0.055 | 
     | g132955               | B0 ^ -> Y v     | OAI2BB1X1 | 0.080 |   0.267 |    0.026 | 
     | decoded_imm_j_reg[18] | D v             | SDFFQX1   | 0.000 |   0.267 |    0.026 | 
     +----------------------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin mem_rdata_q_reg[14]/CK 
Endpoint:   mem_rdata_q_reg[14]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[14]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.041
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.203
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                        |                 |           |       |  Time   |   Time   | 
     |------------------------+-----------------+-----------+-------+---------+----------| 
     |                        | mem_rdata[14] v |           |       |   0.000 |   -0.245 | 
     | FE_PHC199_mem_rdata_14 | A v -> Y v      | CLKBUFX2  | 0.201 |   0.201 |   -0.045 | 
     | mem_rdata_q_reg[14]    | D0 v            | SMDFFHQX1 | 0.002 |   0.203 |   -0.043 | 
     +-----------------------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin decoded_rs1_reg[4]/CK 
Endpoint:   decoded_rs1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[19]        (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                -0.021
  Arrival Time                  0.229
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------+ 
     |      Instance      |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                 |           |       |  Time   |   Time   | 
     |--------------------+-----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[19] v |           |       |   0.000 |   -0.251 | 
     | g133369            | A0 v -> Y ^     | AOI22X1   | 0.153 |   0.153 |   -0.098 | 
     | g132949            | B0 ^ -> Y v     | OAI2BB1X1 | 0.076 |   0.229 |   -0.021 | 
     | decoded_rs1_reg[4] | D v             | SDFFQX1   | 0.000 |   0.229 |   -0.021 | 
     +-------------------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[26]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.042
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.209
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                        |                 |           |       |  Time   |   Time   | 
     |------------------------+-----------------+-----------+-------+---------+----------| 
     |                        | mem_rdata[26] v |           |       |   0.000 |   -0.252 | 
     | FE_PHC196_mem_rdata_26 | A v -> Y v      | CLKBUFX2  | 0.206 |   0.206 |   -0.046 | 
     | mem_rdata_q_reg[26]    | D0 v            | SMDFFHQX1 | 0.003 |   0.209 |   -0.043 | 
     +-----------------------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin decoded_imm_j_reg[7]/CK 
Endpoint:   decoded_imm_j_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[27]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                          0.000
+ Phase Shift                   0.000
= Required Time                -0.028
  Arrival Time                  0.224
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                      |                 |          |       |  Time   |   Time   | 
     |----------------------+-----------------+----------+-------+---------+----------| 
     |                      | mem_rdata[27] v |          |       |   0.000 |   -0.252 | 
     | g133087              | A0 v -> Y ^     | AOI222XL | 0.157 |   0.157 |   -0.095 | 
     | g133054              | A ^ -> Y v      | INVXL    | 0.068 |   0.224 |   -0.028 | 
     | decoded_imm_j_reg[7] | D v             | SDFFQX1  | 0.000 |   0.224 |   -0.028 | 
     +--------------------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin mem_rdata_q_reg[12]/CK 
Endpoint:   mem_rdata_q_reg[12]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[12]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.041
+ Phase Shift                   0.000
= Required Time                -0.042
  Arrival Time                  0.212
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                        |                 |           |       |  Time   |   Time   | 
     |------------------------+-----------------+-----------+-------+---------+----------| 
     |                        | mem_rdata[12] v |           |       |   0.000 |   -0.254 | 
     | FE_PHC198_mem_rdata_12 | A v -> Y v      | CLKBUFX2  | 0.210 |   0.210 |   -0.044 | 
     | mem_rdata_q_reg[12]    | D0 v            | SMDFFHQX1 | 0.003 |   0.212 |   -0.042 | 
     +-----------------------------------------------------------------------------------+ 
Path 87: MET Hold Check with Pin reg_out_reg[5]/CK 
Endpoint:   reg_out_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[13]    (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                         -0.007
+ Phase Shift                   0.000
= Required Time                -0.034
  Arrival Time                  0.221
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |    Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                |                 |         |       |  Time   |   Time   | 
     |----------------+-----------------+---------+-------+---------+----------| 
     |                | mem_rdata[13] v |         |       |   0.000 |   -0.255 | 
     | g75652__1881   | B0 v -> Y ^     | AOI22X1 | 0.063 |   0.063 |   -0.192 | 
     | g75614__1705   | A0 ^ -> Y v     | AOI21X1 | 0.158 |   0.220 |   -0.034 | 
     | reg_out_reg[5] | D v             | SDFFQX1 | 0.000 |   0.221 |   -0.034 | 
     +-------------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin reg_out_reg[1]/CK 
Endpoint:   reg_out_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[25]    (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                         -0.006
+ Phase Shift                   0.000
= Required Time                -0.033
  Arrival Time                  0.222
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |    Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                |                 |         |       |  Time   |   Time   | 
     |----------------+-----------------+---------+-------+---------+----------| 
     |                | mem_rdata[25] v |         |       |   0.000 |   -0.255 | 
     | g133555        | B0 v -> Y ^     | AOI22X1 | 0.066 |   0.066 |   -0.189 | 
     | g132324        | A0 ^ -> Y v     | AOI21X1 | 0.156 |   0.222 |   -0.033 | 
     | reg_out_reg[1] | D v             | SDFFQXL | 0.000 |   0.222 |   -0.033 | 
     +-------------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin decoded_imm_j_reg[17]/CK 
Endpoint:   decoded_imm_j_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[17]           (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.240
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                       |                 |           |       |  Time   |   Time   | 
     |-----------------------+-----------------+-----------+-------+---------+----------| 
     |                       | mem_rdata[17] v |           |       |   0.000 |   -0.256 | 
     | g133368               | A0 v -> Y ^     | AOI22X1   | 0.161 |   0.161 |   -0.096 | 
     | g132956               | B0 ^ -> Y v     | OAI2BB1X1 | 0.079 |   0.240 |   -0.016 | 
     | decoded_imm_j_reg[17] | D v             | SDFFQX1   | 0.000 |   0.240 |   -0.016 | 
     +----------------------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin reg_out_reg[6]/CK 
Endpoint:   reg_out_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[14]    (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                         -0.006
+ Phase Shift                   0.000
= Required Time                -0.034
  Arrival Time                  0.226
  Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |    Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                |                 |         |       |  Time   |   Time   | 
     |----------------+-----------------+---------+-------+---------+----------| 
     |                | mem_rdata[14] v |         |       |   0.000 |   -0.260 | 
     | g75649__8246   | B0 v -> Y ^     | AOI22X1 | 0.064 |   0.064 |   -0.196 | 
     | g75615__5122   | A0 ^ -> Y v     | AOI21X1 | 0.162 |   0.226 |   -0.034 | 
     | reg_out_reg[6] | D v             | SDFFQX1 | 0.000 |   0.226 |   -0.034 | 
     +-------------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin mem_valid_reg/CK 
Endpoint:   mem_valid_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_ready       (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.250
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   | Delay | Arrival | Required | 
     |               |             |         |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+---------+----------| 
     |               | mem_ready ^ |         |       |   0.000 |   -0.263 | 
     | g133923       | A ^ -> Y v  | NAND2XL | 0.094 |   0.094 |   -0.169 | 
     | g132971       | A v -> Y ^  | NAND3X1 | 0.074 |   0.168 |   -0.095 | 
     | g132651       | B ^ -> Y v  | NAND2XL | 0.082 |   0.250 |   -0.013 | 
     | mem_valid_reg | D v         | SDFFQX1 | 0.000 |   0.250 |   -0.013 | 
     +--------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin decoded_rd_reg[1]/CK 
Endpoint:   decoded_rd_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[8]        (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.026
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.038
  Arrival Time                  0.226
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                   |                |          |       |  Time   |   Time   | 
     |-------------------+----------------+----------+-------+---------+----------| 
     |                   | mem_rdata[8] v |          |       |   0.000 |   -0.264 | 
     | g133098           | A0 v -> Y ^    | AOI222XL | 0.147 |   0.147 |   -0.116 | 
     | g133060           | A ^ -> Y v     | INVXL    | 0.078 |   0.226 |   -0.038 | 
     | decoded_rd_reg[1] | D v            | SDFFQX1  | 0.000 |   0.226 |   -0.038 | 
     +----------------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin decoded_imm_j_reg[2]/CK 
Endpoint:   decoded_imm_j_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[22]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.026
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.257
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                      |                 |           |       |  Time   |   Time   | 
     |----------------------+-----------------+-----------+-------+---------+----------| 
     |                      | mem_rdata[22] v |           |       |   0.000 |   -0.268 | 
     | g133363              | A0 v -> Y ^     | AOI22X1   | 0.175 |   0.175 |   -0.093 | 
     | g132963              | B0 ^ -> Y v     | OAI2BB1X1 | 0.082 |   0.257 |   -0.011 | 
     | decoded_imm_j_reg[2] | D v             | SDFFQX1   | 0.000 |   0.257 |   -0.011 | 
     +---------------------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin reg_out_reg[4]/CK 
Endpoint:   reg_out_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[12]    (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                         -0.005
+ Phase Shift                   0.000
= Required Time                -0.032
  Arrival Time                  0.238
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |    Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                |                 |         |       |  Time   |   Time   | 
     |----------------+-----------------+---------+-------+---------+----------| 
     |                | mem_rdata[12] v |         |       |   0.000 |   -0.270 | 
     | g75651__6131   | B0 v -> Y ^     | AOI22X1 | 0.072 |   0.072 |   -0.199 | 
     | g75625__6161   | A0 ^ -> Y v     | AOI21X1 | 0.166 |   0.238 |   -0.032 | 
     | reg_out_reg[4] | D v             | SDFFQX1 | 0.000 |   0.238 |   -0.032 | 
     +-------------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin reg_out_reg[9]/CK 
Endpoint:   reg_out_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[25]    (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.001
+ Phase Shift                   0.000
= Required Time                -0.001
  Arrival Time                  0.272
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |    Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                |                 |         |       |  Time   |   Time   | 
     |----------------+-----------------+---------+-------+---------+----------| 
     |                | mem_rdata[25] v |         |       |   0.000 |   -0.273 | 
     | g75647__1705   | A0 v -> Y ^     | AOI22X1 | 0.084 |   0.084 |   -0.188 | 
     | g75594__9945   | A1 ^ -> Y v     | AOI21X1 | 0.187 |   0.271 |   -0.001 | 
     | reg_out_reg[9] | D v             | SDFFQX1 | 0.000 |   0.272 |   -0.001 | 
     +-------------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin decoded_imm_j_reg[1]/CK 
Endpoint:   decoded_imm_j_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[21]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                -0.018
  Arrival Time                  0.260
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                      |                 |           |       |  Time   |   Time   | 
     |----------------------+-----------------+-----------+-------+---------+----------| 
     |                      | mem_rdata[21] v |           |       |   0.000 |   -0.279 | 
     | g133373              | A0 v -> Y ^     | AOI22X1   | 0.175 |   0.175 |   -0.104 | 
     | g132962              | B0 ^ -> Y v     | OAI2BB1X1 | 0.086 |   0.260 |   -0.018 | 
     | decoded_imm_j_reg[1] | D v             | SDFFQX1   | 0.000 |   0.260 |   -0.018 | 
     +---------------------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin decoded_imm_j_reg[16]/CK 
Endpoint:   decoded_imm_j_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[16]           (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.032
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                -0.017
  Arrival Time                  0.264
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                       |                 |           |       |  Time   |   Time   | 
     |-----------------------+-----------------+-----------+-------+---------+----------| 
     |                       | mem_rdata[16] v |           |       |   0.000 |   -0.281 | 
     | g133367               | A0 v -> Y ^     | AOI22X1   | 0.181 |   0.181 |   -0.100 | 
     | g132957               | B0 ^ -> Y v     | OAI2BB1X1 | 0.082 |   0.264 |   -0.017 | 
     | decoded_imm_j_reg[16] | D v             | SDFFQX1   | 0.000 |   0.264 |   -0.017 | 
     +----------------------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin decoded_rs2_reg[0]/CK 
Endpoint:   decoded_rs2_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[20]        (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.002
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.288
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------+ 
     |      Instance      |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                 |           |       |  Time   |   Time   | 
     |--------------------+-----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[20] v |           |       |   0.000 |   -0.282 | 
     | g133365            | A0 v -> Y ^     | AOI22X1   | 0.197 |   0.197 |   -0.086 | 
     | g132948            | B0 ^ -> Y v     | OAI2BB1X1 | 0.091 |   0.288 |    0.006 | 
     | decoded_rs2_reg[0] | D v             | SDFFQX1   | 0.000 |   0.288 |    0.006 | 
     +-------------------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin decoded_rs1_reg[2]/CK 
Endpoint:   decoded_rs1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[17]        (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                         -0.008
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.247
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------+ 
     |      Instance      |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                 |           |       |  Time   |   Time   | 
     |--------------------+-----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[17] v |           |       |   0.000 |   -0.283 | 
     | g133368            | A0 v -> Y ^     | AOI22X1   | 0.161 |   0.161 |   -0.122 | 
     | g132951            | B0 ^ -> Y v     | OAI2BB1X1 | 0.087 |   0.248 |   -0.035 | 
     | decoded_rs1_reg[2] | D v             | SDFFQX1   | 0.000 |   0.247 |   -0.035 | 
     +-------------------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin decoded_imm_j_reg[3]/CK 
Endpoint:   decoded_imm_j_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[23]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.271
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                      |                 |           |       |  Time   |   Time   | 
     |----------------------+-----------------+-----------+-------+---------+----------| 
     |                      | mem_rdata[23] v |           |       |   0.000 |   -0.284 | 
     | g133364              | A0 v -> Y ^     | AOI22X1   | 0.186 |   0.186 |   -0.098 | 
     | g132961              | B0 ^ -> Y v     | OAI2BB1X1 | 0.085 |   0.271 |   -0.013 | 
     | decoded_imm_j_reg[3] | D v             | SDFFQX1   | 0.000 |   0.271 |   -0.013 | 
     +---------------------------------------------------------------------------------+ 

