Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Fri May 16 22:43:01 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_control_sets -verbose -file debayering_filter_control_sets_placed.rpt
| Design       : debayering_filter
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     6 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            9 |
| No           | No                    | Yes                    |             138 |           27 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             128 |           46 |
| Yes          | Yes                   | No                     |              84 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                Enable Signal                                                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
| ~control_unit_instance/current_state[2]           |                                                                                                             |                  |                1 |              2 |         2.00 |
|  control_unit_instance/next_state_reg[2]_i_2_n_0  |                                                                                                             |                  |                1 |              3 |         3.00 |
|  control_unit_instance/valid_out_reg_i_2_n_0      |                                                                                                             |                  |                1 |              3 |         3.00 |
|  control_unit_instance/image_finished_reg_i_1_n_0 |                                                                                                             |                  |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                                    | serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | RST_IBUF         |                5 |             14 |         2.80 |
|  CLK_IBUF_BUFG                                    | serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | RST_IBUF         |                3 |             14 |         4.67 |
|  CLK_IBUF_BUFG                                    | serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | RST_IBUF         |                3 |             14 |         4.67 |
|  CLK_IBUF_BUFG                                    | serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | RST_IBUF         |                5 |             14 |         2.80 |
|  CLK_IBUF_BUFG                                    | serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | RST_IBUF         |                4 |             14 |         3.50 |
|  CLK_IBUF_BUFG                                    | serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | RST_IBUF         |                4 |             14 |         3.50 |
|  CLK_IBUF_BUFG                                    |                                                                                                             |                  |                5 |             22 |         4.40 |
|  CLK_IBUF_BUFG                                    | control_unit_instance/E[0]                                                                                  | RST_IBUF         |               14 |             24 |         1.71 |
|  CLK_IBUF_BUFG                                    | valid_in_IBUF                                                                                               | RST_IBUF         |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG                                    | control_unit_instance/s2p_enable_internal                                                                   | RST_IBUF         |               24 |             72 |         3.00 |
|  CLK_IBUF_BUFG                                    |                                                                                                             | RST_IBUF         |               33 |            160 |         4.85 |
+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


