vhdl work "C:\mks\projectsXILINX\LAB_2\LAB_2_V4\POHREBNYAK_LAB2\OUTPUT_LOGIC.vhd"
