# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v"
verilog xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/new/adder.v"
verilog xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v"
verilog xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v"
verilog xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v"
verilog xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/new/addsub.v"
verilog xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/new/register_file.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/new/datapath.v"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/new/controller.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/new/imem.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/new/dmem.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/new/mips.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/new/top.sv"
verilog xil_defaultlib  "../../../Lab10.srcs/sim_1/new/Lab10_test_sqr.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
