$date
	Fri May 23 01:18:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module priority_encoder_4to2_tb $end
$var wire 3 ! out [2:0] $end
$var reg 4 " in [3:0] $end
$scope module uut $end
$var wire 4 # in [3:0] $end
$var reg 3 $ out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx0 $
b0 #
b0 "
bx0 !
$end
#3
b1 !
b1 $
b1 "
b1 #
#6
b11 !
b11 $
b10 "
b10 #
#9
b101 !
b101 $
b100 "
b100 #
#12
b101 "
b101 #
#15
b110 "
b110 #
#18
b111 "
b111 #
#21
b111 !
b111 $
b1000 "
b1000 #
#24
b1001 "
b1001 #
#27
b1010 "
b1010 #
#30
b1011 "
b1011 #
#33
b1100 "
b1100 #
#36
b1101 "
b1101 #
#39
b1110 "
b1110 #
#42
b1111 "
b1111 #
#45
