<!-- Compiled by morty-0.9.0 / 2025-06-24 17:39:26.671386939 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_xp</a></h1>
<div class="docblock">
<p>AXI Crosspoint (XP) with homomorphous slave and master ports.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.ATOPs" class="impl"><code class="in-band"><a href="#parameter.ATOPs">ATOPs</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
</div><h3 id="parameter.Cfg" class="impl"><code class="in-band"><a href="#parameter.Cfg">Cfg</a><span class="type-annotation">: axi_pkg::xbar_cfg_t</span></code></h3><div class="docblock">
</div><h3 id="parameter.NumSlvPorts" class="impl"><code class="in-band"><a href="#parameter.NumSlvPorts">NumSlvPorts</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Number of slave ports.</p>
</div><h3 id="parameter.NumMstPorts" class="impl"><code class="in-band"><a href="#parameter.NumMstPorts">NumMstPorts</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Number of master ports.</p>
</div><h3 id="parameter.Connectivity" class="impl"><code class="in-band"><a href="#parameter.Connectivity">Connectivity</a><span class="type-annotation">: bit [NumSlvPorts-1:0][NumMstPorts-1:0]</span></code></h3><div class="docblock">
<p>Connectivity from a slave port to the master ports.  A <code>1'b1</code> in <code>Connectivity[i][j]</code> means</p>
<p>that slave port <code>i</code> is connected to master port <code>j</code>.  By default, all slave ports are</p>
<p>connected to all master ports.</p>
</div><h3 id="parameter.AxiAddrWidth" class="impl"><code class="in-band"><a href="#parameter.AxiAddrWidth">AxiAddrWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Address width of all ports.</p>
</div><h3 id="parameter.AxiDataWidth" class="impl"><code class="in-band"><a href="#parameter.AxiDataWidth">AxiDataWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Data width of all ports.</p>
</div><h3 id="parameter.AxiIdWidth" class="impl"><code class="in-band"><a href="#parameter.AxiIdWidth">AxiIdWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>ID width of all ports.</p>
</div><h3 id="parameter.AxiUserWidth" class="impl"><code class="in-band"><a href="#parameter.AxiUserWidth">AxiUserWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>User signal width of all ports.</p>
</div><h3 id="parameter.AxiSlvPortMaxUniqIds" class="impl"><code class="in-band"><a href="#parameter.AxiSlvPortMaxUniqIds">AxiSlvPortMaxUniqIds</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Maximum number of different IDs that can be in flight at each slave port.  Reads and writes</p>
<p>are counted separately (except for ATOPs, which count as both read and write).</p>
<p>It is legal for upstream to have transactions with more unique IDs than the maximum given by</p>
<p>this parameter in flight, but a transaction exceeding the maximum will be stalled until all</p>
<p>transactions of another ID complete.</p>
</div><h3 id="parameter.AxiSlvPortMaxTxnsPerId" class="impl"><code class="in-band"><a href="#parameter.AxiSlvPortMaxTxnsPerId">AxiSlvPortMaxTxnsPerId</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Maximum number of in-flight transactions with the same ID at the slave port.</p>
<p>This parameter is only relevant if <code>AxiSlvPortMaxUniqIds &lt;= 2**AxiMstPortIdWidth</code>.  In that</p>
<p>case, this parameter is passed to [<code>axi_id_remap</code> as <code>AxiMaxTxnsPerId</code></p>
<p>parameter](module.axi_id_remap#parameter.AxiMaxTxnsPerId).</p>
</div><h3 id="parameter.AxiSlvPortMaxTxns" class="impl"><code class="in-band"><a href="#parameter.AxiSlvPortMaxTxns">AxiSlvPortMaxTxns</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Maximum number of in-flight transactions at the slave port.  Reads and writes are counted</p>
<p>separately (except for ATOPs, which count as both read and write).</p>
<p>This parameter is only relevant if <code>AxiSlvPortMaxUniqIds &gt; 2**AxiMstPortIdWidth</code>.  In that</p>
<p>case, this parameter is passed to</p>
<p><a href="module.axi_id_serialize#parameter.AxiSlvPortMaxTxns"><code>axi_id_serialize</code></a>.</p>
</div><h3 id="parameter.AxiMstPortMaxUniqIds" class="impl"><code class="in-band"><a href="#parameter.AxiMstPortMaxUniqIds">AxiMstPortMaxUniqIds</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Maximum number of different IDs that can be in flight at the master port.  Reads and writes</p>
<p>are counted separately (except for ATOPs, which count as both read and write).</p>
<p>This parameter is only relevant if <code>AxiSlvPortMaxUniqIds &gt; 2**AxiMstPortIdWidth</code>.  In that</p>
<p>case, this parameter is passed to</p>
<p><a href="module.axi_id_serialize#parameter.AxiMstPortMaxUniqIds"><code>axi_id_serialize</code></a>.</p>
</div><h3 id="parameter.AxiMstPortMaxTxnsPerId" class="impl"><code class="in-band"><a href="#parameter.AxiMstPortMaxTxnsPerId">AxiMstPortMaxTxnsPerId</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Maximum number of in-flight transactions with the same ID at the master port.</p>
<p>This parameter is only relevant if <code>AxiSlvPortMaxUniqIds &gt; 2**AxiMstPortIdWidth</code>.  In that</p>
<p>case, this parameter is passed to</p>
<p><a href="module.axi_id_serialize#parameter.AxiMstPortMaxTxnsPerId"><code>axi_id_serialize</code></a>.</p>
</div><h3 id="parameter.NumAddrRules" class="impl"><code class="in-band"><a href="#parameter.NumAddrRules">NumAddrRules</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Number of rules in the address map.</p>
</div><h3 id="parameter.axi_req_t" class="impl"><code class="in-band"><a href="#parameter.axi_req_t">axi_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Request struct type of the AXI4+ATOP</p>
</div><h3 id="parameter.axi_resp_t" class="impl"><code class="in-band"><a href="#parameter.axi_resp_t">axi_resp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Response struct type of the AXI4+ATOP</p>
</div><h3 id="parameter.rule_t" class="impl"><code class="in-band"><a href="#parameter.rule_t">rule_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Rule type (see documentation of <code>axi_xbar</code> for details).</p>
</div><h3 id="parameter.AxiXbarIdWidth" class="impl"><code class="in-band"><a href="#parameter.AxiXbarIdWidth">AxiXbarIdWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Rising-edge clock of all ports</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Asynchronous reset, active low</p>
</div><h3 id="port.test_en_i" class="impl"><code class="in-band"><a href="#port.test_en_i">test_en_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Test mode enable</p>
</div><h3 id="port.slv_req_i" class="impl"><code class="in-band"><a href="#port.slv_req_i">slv_req_i</a><span class="type-annotation">: input  axi_req_t  [NumSlvPorts-1:0]</span></code></h3><div class="docblock">
<p>Slave ports request</p>
</div><h3 id="port.slv_resp_o" class="impl"><code class="in-band"><a href="#port.slv_resp_o">slv_resp_o</a><span class="type-annotation">: output axi_resp_t [NumSlvPorts-1:0]</span></code></h3><div class="docblock">
<p>Slave ports response</p>
</div><h3 id="port.mst_req_o" class="impl"><code class="in-band"><a href="#port.mst_req_o">mst_req_o</a><span class="type-annotation">: output axi_req_t  [NumMstPorts-1:0]</span></code></h3><div class="docblock">
<p>Master ports request</p>
</div><h3 id="port.mst_resp_i" class="impl"><code class="in-band"><a href="#port.mst_resp_i">mst_resp_i</a><span class="type-annotation">: input  axi_resp_t [NumMstPorts-1:0]</span></code></h3><div class="docblock">
<p>Master ports response</p>
</div><h3 id="port.addr_map_i" class="impl"><code class="in-band"><a href="#port.addr_map_i">addr_map_i</a><span class="type-annotation">: input  rule_t     [NumAddrRules-1:0]</span></code></h3><div class="docblock">
<p>Address map for transferring transactions from slave to master ports</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.xbar_id_t.html">xbar_id_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.xp_aw_chan_t.html">xp_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.xp_w_chan_t.html">xp_w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.xp_b_chan_t.html">xp_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.xp_ar_chan_t.html">xp_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.xp_r_chan_t.html">xp_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.xp_req_t.html">xp_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.xp_resp_t.html">xp_resp_t</a></td><td></td></tr><tr><td><a class="type" href="type.xbar_aw_chan_t.html">xbar_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.xbar_w_chan_t.html">xbar_w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.xbar_b_chan_t.html">xbar_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.xbar_ar_chan_t.html">xbar_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.xbar_r_chan_t.html">xbar_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.xbar_req_t.html">xbar_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.xbar_resp_t.html">xbar_resp_t</a></td><td></td></tr></table>
</section>
</body>
</html>
