cocci_test_suite() {
	const char *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 86 */[];
	u64 cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 84 */;
	__be16 *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 77 */;
	struct mlx4_dev_cap *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 725 */;
	void cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 723 */(void *buf);
	__be64 cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 61 */;
	struct mlx4_func_cap *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 540 */;
	bool cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 54 */;
	void cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 51 */(void);
	struct mlx4_slave_state *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 453 */;
	enum{MLX4_COMMAND_INTERFACE_MIN_REV=2, MLX4_COMMAND_INTERFACE_MAX_REV=3, MLX4_COMMAND_INTERFACE_NEW_PORT_CMDS=3,} cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 45 */;
	struct mlx4_vport_oper_state *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 399 */;
	struct mlx4_func cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 335 */;
	u8 cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 3097 */[ETH_ALEN];
	bool *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 3079 */;
	struct mlx4_func_cap cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 3049 */;
	u8 cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 3046 */;
	int *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 3046 */;
	struct mlx4_set_port_general_context *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 3024 */;
	struct mlx4_cmd_info *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2994 */;
	struct mlx4_vhcr *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2991 */;
	struct mlx4_ptys_reg *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2983 */;
	enum mlx4_access_reg_method cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2982 */;
	enum mlx4_reg_id{MLX4_REG_ID_PTYS=0x5004,} cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2966 */;
	struct mlx4_access_reg *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2917 */;
	struct mlx4_cmd_mailbox *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2916 */;
	u16 cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2912 */;
	struct mlx4_access_reg {
		__be16 constant1;
		u8 status;
		u8 resrvd1;
		__be16 reg_id;
		u8 method;
		u8 constant2;
		__be32 resrvd2[2];
		__be16 len_const;
		__be16 resrvd3;
#define MLX4_ACCESS_REG_HEADER_SIZE (20)
			u8 reg_data[MLX4_MAILBOX_SIZE - MLX4_ACCESS_REG_HEADER_SIZE];
	}__attribute__((__packed__)) cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2886 */;
	enum mlx4_access_reg_masks{MLX4_ACCESS_REG_STATUS_MASK=0x7f, MLX4_ACCESS_REG_METHOD_MASK=0x7f, MLX4_ACCESS_REG_LEN_MASK=0x7ff,} cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2880 */;
	struct mlx4_qp cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2713 */;
	struct mlx4_mgm *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2706 */;
	struct mlx4_priv cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2701 */;
	struct work_struct *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2699 */;
	enum{ADD_TO_MCG=0x26,} cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2694 */;
	struct mlx4_vport_state *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 262 */;
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2603 */[];
	size_t cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2603 */;
	const u32 cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2602 */[];
	u64 *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2576 */;
	struct {
		__be32 v_port1;
		__be32 v_port2;
	} *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2553 */;
	__be16 cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2512 */;
	struct mlx4_config_dev cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2477 */;
	struct mlx4_config_dev_params *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2475 */;
	const u8 cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2464 */[];
	struct mlx4_config_dev *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2441 */;
	struct mlx4_config_dev {
		__be32 update_flags;
		__be32 rsvd1[3];
		__be16 vxlan_udp_dport;
		__be16 rsvd2;
		__be16 roce_v2_entropy;
		__be16 roce_v2_udp_dport;
		__be32 roce_flags;
		__be32 rsvd4[25];
		__be16 rsvd5;
		u8 rsvd6;
		u8 rx_checksum_val;
	} cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2405 */;
	struct mlx4_priv *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2242 */;
	struct mlx4_dev *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2240 */;
	int cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 2240 */;
	struct mlx4_func *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 204 */;
	u8 *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1898 */;
	__be32 *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1833 */;
	struct mlx4_init_hca_param *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1830 */;
	struct mlx4_adapter *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1800 */;
	u32 *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1786 */;
	struct mlx4_mod_stat_cfg *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 178 */;
	char *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1764 */;
	unsigned long long cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1704 */;
	struct mlx4_cmd *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1618 */;
	struct mlx4_fw *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1617 */;
	struct mlx4_icm *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1597 */;
	__be64 *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1520 */;
	struct mlx4_icm_iter cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1519 */;
	struct mlx4_port_cap cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1458 */;
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1390 */;
	void *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1388 */;
	void cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1388 */;
	const char *constcocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 129 */[];
	struct mlx4_active_ports cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1283 */;
	struct mlx4_port_cap *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1183 */;
	struct mlx4_rate_limit_caps *cocci_id/* drivers/net/ethernet/mellanox/mlx4/fw.c 1172 */;
}
