

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_VITIS_LOOP_56_5'
================================================================
* Date:           Thu Feb  1 06:40:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_5  |      153|      153|         5|          1|          1|   150|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_0 = alloca i32 1"   --->   Operation 8 'alloca' 'MatC_BRAM_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln54_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln54"   --->   Operation 10 'read' 'zext_ln54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln57_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %mul_ln57_1"   --->   Operation 11 'read' 'mul_ln57_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln54_cast = zext i2 %zext_ln54_read"   --->   Operation 12 'zext' 'zext_ln54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %k"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %MatC_BRAM_1_0"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc77.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_1 = load i8 %k" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 16 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%icmp_ln56 = icmp_eq  i8 %k_1, i8 150" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 18 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.91ns)   --->   "%add_ln56 = add i8 %k_1, i8 1" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 19 'add' 'add_ln56' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc77.i.split, void %for.inc80.i_ifconv.exitStub" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 20 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %k_1" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 21 'zext' 'zext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln57_1 = add i9 %mul_ln57_1_read, i9 %zext_ln57" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 22 'add' 'add_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i9 %add_ln57_1" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 23 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%MatA_BRAM_addr = getelementptr i16 %MatA_BRAM, i64 0, i64 %zext_ln57_1" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 24 'getelementptr' 'MatA_BRAM_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %k_1, i1 0" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 25 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln57_2 = add i9 %tmp_3, i9 %zext_ln54_cast" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 26 'add' 'add_ln57_2' <Predicate = (!icmp_ln56)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %add_ln57_2" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 27 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%MatB_BRAM_addr = getelementptr i16 %MatB_BRAM, i64 0, i64 %zext_ln57_2" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 28 'getelementptr' 'MatB_BRAM_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%MatA_BRAM_load = load i9 %MatA_BRAM_addr" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 29 'load' 'MatA_BRAM_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%MatB_BRAM_load = load i9 %MatB_BRAM_addr" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 30 'load' 'MatB_BRAM_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln56 = store i8 %add_ln56, i8 %k" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 31 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%MatA_BRAM_load = load i9 %MatA_BRAM_addr" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 32 'load' 'MatA_BRAM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%MatB_BRAM_load = load i9 %MatB_BRAM_addr" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 33 'load' 'MatB_BRAM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_2 : Operation 34 [3/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln57 = mul i16 %MatB_BRAM_load, i16 %MatA_BRAM_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 34 'mul' 'mul_ln57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 35 [2/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln57 = mul i16 %MatB_BRAM_load, i16 %MatA_BRAM_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 35 'mul' 'mul_ln57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_0_load = load i16 %MatC_BRAM_1_0" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 36 'load' 'MatC_BRAM_1_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/3] (0.00ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln57 = mul i16 %MatB_BRAM_load, i16 %MatA_BRAM_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 37 'mul' 'mul_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 38 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i16 %mul_ln57, i16 %MatC_BRAM_1_0_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 38 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_0_load_1 = load i16 %MatC_BRAM_1_0"   --->   Operation 44 'load' 'MatC_BRAM_1_0_load_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %MatC_BRAM_1_0_out, i16 %MatC_BRAM_1_0_load_1"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 150, i64 150, i64 150" [real_matmul.cpp:42->real_matmul.cpp:28]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 40 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i16 %mul_ln57, i16 %MatC_BRAM_1_0_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 41 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln56 = store i16 %add_ln57, i16 %MatC_BRAM_1_0" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 42 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc77.i" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 43 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.077ns
The critical path consists of the following:
	'alloca' operation ('k') [7]  (0.000 ns)
	'load' operation ('k', real_matmul.cpp:56->real_matmul.cpp:28) on local variable 'k' [15]  (0.000 ns)
	'add' operation ('add_ln57_1', real_matmul.cpp:57->real_matmul.cpp:28) [23]  (1.823 ns)
	'getelementptr' operation ('MatA_BRAM_addr', real_matmul.cpp:57->real_matmul.cpp:28) [25]  (0.000 ns)
	'load' operation ('MatA_BRAM_load', real_matmul.cpp:57->real_matmul.cpp:28) on array 'MatA_BRAM' [32]  (3.254 ns)

 <State 2>: 4.304ns
The critical path consists of the following:
	'load' operation ('MatA_BRAM_load', real_matmul.cpp:57->real_matmul.cpp:28) on array 'MatA_BRAM' [32]  (3.254 ns)
	'mul' operation of DSP[35] ('mul_ln57', real_matmul.cpp:57->real_matmul.cpp:28) [34]  (1.050 ns)

 <State 3>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[35] ('mul_ln57', real_matmul.cpp:57->real_matmul.cpp:28) [34]  (1.050 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'load' operation ('MatC_BRAM_1_0_load', real_matmul.cpp:57->real_matmul.cpp:28) on local variable 'MatC_BRAM_1_0' [21]  (0.000 ns)
	'add' operation of DSP[35] ('add_ln57', real_matmul.cpp:57->real_matmul.cpp:28) [35]  (2.100 ns)

 <State 5>: 3.688ns
The critical path consists of the following:
	'add' operation of DSP[35] ('add_ln57', real_matmul.cpp:57->real_matmul.cpp:28) [35]  (2.100 ns)
	'store' operation ('store_ln56', real_matmul.cpp:56->real_matmul.cpp:28) of variable 'add_ln57', real_matmul.cpp:57->real_matmul.cpp:28 on local variable 'MatC_BRAM_1_0' [37]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
