
*** Running vivado
    with args -log HDMI_transmitter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_transmitter.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source HDMI_transmitter.tcl -notrace
Command: synth_design -top HDMI_transmitter -part xc7a100tfgg484-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_transmitter' [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/synth/HDMI_transmitter.v:58]
INFO: [Synth 8-6157] synthesizing module 'bd_5fd0' [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/synth/bd_5fd0.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_5fd0_const_0_1bit_0' [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/ip/ip_1/synth/bd_5fd0_const_0_1bit_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/ip/ip_1/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (1#1) [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/ip/ip_1/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_5fd0_const_0_1bit_0' (2#1) [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/ip/ip_1/synth/bd_5fd0_const_0_1bit_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_5fd0_v_hdmi_tx_0' [H:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.runs/HDMI_transmitter_synth_1/.Xil/Vivado-11552-ARM144-12/realtime/bd_5fd0_v_hdmi_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5fd0_v_hdmi_tx_0' (3#1) [H:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.runs/HDMI_transmitter_synth_1/.Xil/Vivado-11552-ARM144-12/realtime/bd_5fd0_v_hdmi_tx_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_video_aresetn_out' of module 'bd_5fd0_v_hdmi_tx_0' is unconnected for instance 'v_hdmi_tx' [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/synth/bd_5fd0.v:235]
WARNING: [Synth 8-7071] port 'm_axis_hdcp_aresetn' of module 'bd_5fd0_v_hdmi_tx_0' is unconnected for instance 'v_hdmi_tx' [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/synth/bd_5fd0.v:235]
WARNING: [Synth 8-7071] port 'm_axis_hdcp_aclk' of module 'bd_5fd0_v_hdmi_tx_0' is unconnected for instance 'v_hdmi_tx' [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/synth/bd_5fd0.v:235]
WARNING: [Synth 8-7071] port 'm_axis_hdcp_aclken' of module 'bd_5fd0_v_hdmi_tx_0' is unconnected for instance 'v_hdmi_tx' [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/synth/bd_5fd0.v:235]
WARNING: [Synth 8-7071] port 'bridge_yuv420' of module 'bd_5fd0_v_hdmi_tx_0' is unconnected for instance 'v_hdmi_tx' [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/synth/bd_5fd0.v:235]
WARNING: [Synth 8-7071] port 'bridge_pixel_repeat' of module 'bd_5fd0_v_hdmi_tx_0' is unconnected for instance 'v_hdmi_tx' [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/synth/bd_5fd0.v:235]
WARNING: [Synth 8-7023] instance 'v_hdmi_tx' of module 'bd_5fd0_v_hdmi_tx_0' has 82 connections declared, but only 76 given [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/synth/bd_5fd0.v:235]
INFO: [Synth 8-6155] done synthesizing module 'bd_5fd0' (4#1) [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/synth/bd_5fd0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_transmitter' (5#1) [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/synth/HDMI_transmitter.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1252.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/ip/ip_0/bd_5fd0_v_hdmi_tx_0/bd_5fd0_v_hdmi_tx_0_in_context.xdc] for cell 'inst/v_hdmi_tx'
Finished Parsing XDC File [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/bd_0/ip/ip_0/bd_5fd0_v_hdmi_tx_0/bd_5fd0_v_hdmi_tx_0_in_context.xdc] for cell 'inst/v_hdmi_tx'
Parsing XDC File [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/HDMI_transmitter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [h:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.gen/sources_1/ip/HDMI_transmitter/HDMI_transmitter_ooc.xdc] for cell 'inst'
Parsing XDC File [H:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.runs/HDMI_transmitter_synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.runs/HDMI_transmitter_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_hdmi_tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/const_0_1bit. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |bd_5fd0_v_hdmi_tx_0 |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |bd_5fd0_v_hdmi_tx |     1|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1252.488 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1252.488 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1252.488 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1252.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 36bd1583
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.062 ; gain = 12.574
INFO: [Common 17-1381] The checkpoint 'H:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.runs/HDMI_transmitter_synth_1/HDMI_transmitter.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP HDMI_transmitter, cache-ID = f9a13da3550160a2
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'H:/Users/leopole1/HDMI IP TEST/HDMI IP TEST.runs/HDMI_transmitter_synth_1/HDMI_transmitter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_transmitter_utilization_synth.rpt -pb HDMI_transmitter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 18:06:26 2023...
