<root><simulation><result_generated_time />2023-05-17 19:01:50<layer><layer_spec />{'B': 1, 'K': 128, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 3, 'IX': 3, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />294912<total_data_size_element />{'W': 32768, 'I': 2304, 'O': 1152}<total_data_reuse />{'W': 9, 'I': 128.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['K_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [9, 1, 1], 'O': [576, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OY', 3)]], [[('K', 8)], [('K', 8)]], [], []]<I />[[[('K', 8)], [('K', 8)]], [[('OY', 3)], [('OY', 3)]], [], []]<O />[[], [[('K', 8), ('OY', 3)], [('K', 8), ('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 2), ('C', 128), ('OX', 3), ('K', 2)], []]<I />[[('C', 2)], [('C', 128), ('OX', 3), ('K', 2)], []]<O />[[('C', 2), ('C', 128)], [('OX', 3), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [9.0, 1, 3, 1], 'I': [64.0, 1.0, 2.0, 1.0], 'O': [1.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 262144, 262144], 'I': [16, 55296, 55296], 'O': [8, 27648, 27648], 'O_partial': [8, 0, 0], 'O_final': [0, 27648, 27648]}<actual_mem_utilization_individual />{'W': [0.02, 0.01, 0.0], 'I': [0.03, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.01, 0.0], 'I': [0.03, 0.01, 0.0], 'O': [0.02, 0.01, 0.0]}<effective_mem_size_bit />{'W': [8, 131072, 262144], 'I': [8, 55296, 55296], 'O': [8, 9216, 27648], 'O_partial': [8, 0, 0], 'O_final': [0, 9216, 27648]}<total_unit_count />{'W': [576, 64, 1, 1], 'I': [576, 9, 1, 1], 'O': [576, 576, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [9, 9, 1, 1], 'O': [576, 576, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[98304, 98304], [98304, 32768], [32768, 0]]<I />[[4608, 4608], [4608, 2304], [2304, 0]]<O />[[(293760, 294912), (1152, 0)], [(0, 1152), (1152, 0)], [(0, 1152), (0, 0)]]<O_partial />[[(293760, 294912), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1152, 0)], [(0, 1152), (1152, 0)], [(0, 1152), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[12288, 12288], [1536, 512], [128, 0]]<I />[[576, 576], [72, 36], [9, 0]]<O />[[(36720, 36864), (144, 0)], [(0, 18), (18, 0)], [(0, 4), (0, 0)]]<O_partial />[([36720, 36864], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [144, 0]), ([0, 18], [18, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />294912<idle />229376</mac_count></basic_info><energy><total_energy />656593.5<mem_energy_breakdown><W />[8.6, 209.3, 170.5]<I />[0.4, 10.9, 12.0]<O />[25.8, 3.6, 6.0]</mem_energy_breakdown><MAC_energy><active_MAC />644677.6<idle_MAC />11468.8<total />656146.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4006<utilization_without_data_loading />0.5625<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.7121<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />2157<latency_cycle_without_data_loading />1536<ideal_computing_cycle />1536<data_loading><load_cycle_total />621<load_cycle_individual />{'W': [1, 512, 0], 'I': [1, 108, 0]}<load_cycle_combined />{'W': 512, 'I': 108}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1535], [-1535, 0], [-1536, -1536]], 'I': [[-1535], [-1534, -1534], [-1536, -1536]], 'O': [[-1536], [-1536, -1482], [-1482, -1522]]}<mem_stall_cycle_shared />{'W': [[-1535], [-1535, 0], [0, 0]], 'I': [[-1535], [-1534, 0], [0, 0]], 'O': [[-1536], [-1536, -1482], [-1482, -1522]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 262144, 262144], 'I': [16, 55296, 55296], 'O': [8, 27648, 27648], 'O_partial': [8, 0, 0], 'O_final': [0, 27648, 27648]}<data_size_each_level_total />{'W': [512, 262144, 262144], 'I': [144, 55296, 55296], 'O': [4608, 27648, 27648]}<loop_cycles_each_level />{'W': [1, 1536, 1536], 'I': [2, 1536, 1536], 'O': [256, 1536, 1536]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 2, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [512.0, 170.7], [170.7, 170.7]], 'I': [[8.0, 8.0], [72.0, 36.0], [36.0, 36.0]], 'O': [[8.0, 0.0], [18.0, 18.0], [18.0, 18.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 170.7], [170.7, 170.7]], 'I': [[8.0, 8.0], [72.0, 72.0], [72.0, 36.0]], 'O': [[8.0, 8.0], [4608.0, 18.0], [18.0, 18.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [512.0, 170.7], [170.7, 0]], 'I': [[8.0, 8.0], [72.0, 36.0], [36.0, 0]], 'O': [[8.0, 0.0], [18.0, 18.0], [18.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [602.0, 224.7], [206.7, 18.0]], 'I': [[8.0, 8.0], [602.0, 224.7], [206.7, 18.0]], 'O': [[8.0, 0.0], [602.0, 224.7], [206.7, 18.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1536], [1, 1, 1536], [1536, 1536, 1]], 'I': [[1, 1, 1536], [2, 2, 768], [1536, 1536, 1]], 'O': [[1, 1, 1536], [256, 256, 6], [1536, 1536, 1]]}<trans_time_real />{'W': [[0, 1, 1536], [[0, 1, 1536], [1, 1, 1536]], [[512, 1536, 1], [128, 1536, 1]]], 'I': [[0, 1, 1536], [[0, 2, 768], [0, 2, 768]], [[108, 1536, 1], [27, 1536, 1]]], 'O': [[0, 1, 1536], [[0, 256, 6], [9, 256, 6]], [[54, 1536, 1], [14, 1536, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-1024, -1408]], 'I': [[-1], [-2, -2], [-1428, -1509]], 'O': [[-1], [-256, -247], [-1482, -1522]]}<single_stall_count />{'W': [1535, 1535, 0], 'I': [1535, 767, 0], 'O': [1536, 6, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [54, 0]}, 1: {'W': [1535, 0], 'I': [0, 0], 'O': [54, 54]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1536, -1536], [-1482, -1536]], 1: [[-1, -1536], [-1482, -1482]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>