Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Feb 10 08:55:52 2025
| Host         : DESKTOP-T3E75FC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tangerineA7_100_wrapper_timing_summary_routed.rpt -pb tangerineA7_100_wrapper_timing_summary_routed.pb -rpx tangerineA7_100_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : tangerineA7_100_wrapper
| Device       : 7a100t-fgg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                      Violations  
--------  --------  -----------------------------------------------  ----------  
PDRC-190  Warning   Suboptimally placed synchronized register chain  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.101       -0.300                      6                 6364        0.056        0.000                      0                 6364        0.000        0.000                       0                  2412  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
sysClk50                                {0.000 10.000}       20.000          50.000          
  clk100_tangerineA7_100_clk_wiz_1_0    {0.000 5.000}        10.000          100.000         
  clk320_tangerineA7_100_clk_wiz_0_0    {0.000 1.563}        3.125           320.000         
  clk64_tangerineA7_100_clk_wiz_0_0     {0.000 7.812}        15.625          64.000          
  clkfbout_tangerineA7_100_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_tangerineA7_100_clk_wiz_1_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk50                                                                                                                                                                                  7.000        0.000                       0                     4  
  clk100_tangerineA7_100_clk_wiz_1_0         -0.101       -0.300                      6                 5241        0.059        0.000                      0                 5241        4.020        0.000                       0                  2079  
  clk320_tangerineA7_100_clk_wiz_0_0          0.116        0.000                      0                   48        0.194        0.000                      0                   48        0.970        0.000                       0                    46  
  clk64_tangerineA7_100_clk_wiz_0_0           6.466        0.000                      0                  566        0.082        0.000                      0                  566        7.312        0.000                       0                   277  
  clkfbout_tangerineA7_100_clk_wiz_0_0                                                                                                                                                    0.000        0.000                       0                     3  
  clkfbout_tangerineA7_100_clk_wiz_1_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk64_tangerineA7_100_clk_wiz_0_0   clk320_tangerineA7_100_clk_wiz_0_0        0.056        0.000                      0                   30        0.056        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk100_tangerineA7_100_clk_wiz_1_0  clk100_tangerineA7_100_clk_wiz_1_0        3.624        0.000                      0                  503        0.410        0.000                      0                  503  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk100_tangerineA7_100_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                clk100_tangerineA7_100_clk_wiz_1_0                                          
(none)                                clk320_tangerineA7_100_clk_wiz_0_0                                          
(none)                                clkfbout_tangerineA7_100_clk_wiz_0_0                                        
(none)                                clkfbout_tangerineA7_100_clk_wiz_1_0                                        
(none)                                                                      clk100_tangerineA7_100_clk_wiz_1_0    
(none)                                                                      clk64_tangerineA7_100_clk_wiz_0_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk50
  To Clock:  sysClk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6    tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_tangerineA7_100_clk_wiz_1_0
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Setup :            6  Failing Endpoints,  Worst Slack       -0.101ns,  Total Violation       -0.300ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 3.162ns (34.348%)  route 6.044ns (65.652%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.862     5.471    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.925 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.311     9.237    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.361 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=2, routed)           1.171    10.532    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/funct7_reg[6]_rep_1[21]
    SLICE_X54Y42         LUT5 (Prop_lut5_I4_O)        0.124    10.656 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=292, routed)         1.199    11.855    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X43Y42         LUT5 (Prop_lut5_I2_O)        0.124    11.979 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[14]_i_7/O
                         net (fo=1, routed)           0.778    12.757    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[14]_i_7_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.881 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[14]_i_2/O
                         net (fo=1, routed)           0.000    12.881    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[14]_i_2_n_0
    SLICE_X47Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    13.093 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[14]_i_1/O
                         net (fo=7, routed)           1.584    14.677    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[14]
    DSP48_X1Y26          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.585    15.014    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y26          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0/CLK
                         clock pessimism              0.188    15.202    
                         clock uncertainty           -0.090    15.113    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.537    14.576    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -14.677    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 3.167ns (34.786%)  route 5.937ns (65.214%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.862     5.471    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.925 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.311     9.237    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.361 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=2, routed)           1.171    10.532    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/funct7_reg[6]_rep_1[21]
    SLICE_X54Y42         LUT5 (Prop_lut5_I4_O)        0.124    10.656 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=292, routed)         1.360    12.016    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.140 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[28]_i_10/O
                         net (fo=1, routed)           0.728    12.868    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[28]_i_10_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.124    12.992 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[28]_i_3/O
                         net (fo=1, routed)           0.000    12.992    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[28]_i_3_n_0
    SLICE_X48Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    13.209 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[28]_i_1/O
                         net (fo=7, routed)           1.367    14.576    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[28]
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.582    15.011    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/CLK
                         clock pessimism              0.188    15.199    
                         clock uncertainty           -0.090    15.110    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.625    14.485    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 3.162ns (34.958%)  route 5.883ns (65.042%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.862     5.471    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.925 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.311     9.237    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.361 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=2, routed)           1.171    10.532    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/funct7_reg[6]_rep_1[21]
    SLICE_X54Y42         LUT5 (Prop_lut5_I4_O)        0.124    10.656 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=292, routed)         1.100    11.756    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.124    11.880 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[22]_i_5/O
                         net (fo=1, routed)           0.796    12.676    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[22]_i_5_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I1_O)        0.124    12.800 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[22]_i_2/O
                         net (fo=1, routed)           0.000    12.800    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[22]_i_2_n_0
    SLICE_X47Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    13.012 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[22]_i_1/O
                         net (fo=7, routed)           1.504    14.517    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[22]
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.582    15.011    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/CLK
                         clock pessimism              0.188    15.199    
                         clock uncertainty           -0.090    15.110    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.625    14.485    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 3.167ns (35.007%)  route 5.880ns (64.993%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.862     5.471    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.925 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.311     9.237    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.361 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=2, routed)           1.171    10.532    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/funct7_reg[6]_rep_1[21]
    SLICE_X54Y42         LUT5 (Prop_lut5_I4_O)        0.124    10.656 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=292, routed)         1.360    12.016    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.140 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[28]_i_10/O
                         net (fo=1, routed)           0.728    12.868    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[28]_i_10_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.124    12.992 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[28]_i_3/O
                         net (fo=1, routed)           0.000    12.992    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[28]_i_3_n_0
    SLICE_X48Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    13.209 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[28]_i_1/O
                         net (fo=7, routed)           1.309    14.518    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[28]
    DSP48_X1Y24          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.589    15.018    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y24          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__0/CLK
                         clock pessimism              0.188    15.206    
                         clock uncertainty           -0.090    15.117    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.625    14.492    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__0
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -14.518    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 3.164ns (34.994%)  route 5.877ns (65.006%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.862     5.471    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.925 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.311     9.237    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.361 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=2, routed)           1.171    10.532    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/funct7_reg[6]_rep_1[21]
    SLICE_X54Y42         LUT5 (Prop_lut5_I4_O)        0.124    10.656 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=292, routed)         1.432    12.088    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.212 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[25]_i_8/O
                         net (fo=1, routed)           0.823    13.036    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[25]_i_8_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.160 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[25]_i_3/O
                         net (fo=1, routed)           0.000    13.160    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[25]_i_3_n_0
    SLICE_X58Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.374 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[25]_i_1/O
                         net (fo=7, routed)           1.139    14.513    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[25]
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.582    15.011    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/CLK
                         clock pessimism              0.188    15.199    
                         clock uncertainty           -0.090    15.110    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.623    14.487    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 3.167ns (35.045%)  route 5.870ns (64.955%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.862     5.471    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.925 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.311     9.237    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.361 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=2, routed)           1.171    10.532    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/funct7_reg[6]_rep_1[21]
    SLICE_X54Y42         LUT5 (Prop_lut5_I4_O)        0.124    10.656 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=292, routed)         1.234    11.890    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I2_O)        0.124    12.014 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[18]_i_10/O
                         net (fo=1, routed)           0.919    12.933    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[18]_i_10_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[18]_i_3/O
                         net (fo=1, routed)           0.000    13.057    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[18]_i_3_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.274 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[18]_i_1/O
                         net (fo=7, routed)           1.235    14.508    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[18]
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.582    15.011    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/CLK
                         clock pessimism              0.188    15.199    
                         clock uncertainty           -0.090    15.110    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.625    14.485    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -14.508    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 3.167ns (35.198%)  route 5.831ns (64.802%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.862     5.471    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.925 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.311     9.237    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.361 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=2, routed)           1.171    10.532    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/funct7_reg[6]_rep_1[21]
    SLICE_X54Y42         LUT5 (Prop_lut5_I4_O)        0.124    10.656 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=292, routed)         1.192    11.848    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.972 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[26]_i_10/O
                         net (fo=1, routed)           0.729    12.702    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[26]_i_10_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I3_O)        0.124    12.826 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[26]_i_3/O
                         net (fo=1, routed)           0.000    12.826    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[26]_i_3_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    13.043 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[26]_i_1/O
                         net (fo=7, routed)           1.426    14.469    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[26]
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.582    15.011    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/CLK
                         clock pessimism              0.188    15.199    
                         clock uncertainty           -0.090    15.110    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.625    14.485    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 3.167ns (34.934%)  route 5.899ns (65.066%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.862     5.471    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.925 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.311     9.237    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.361 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=2, routed)           1.171    10.532    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/funct7_reg[6]_rep_1[21]
    SLICE_X54Y42         LUT5 (Prop_lut5_I4_O)        0.124    10.656 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=292, routed)         1.155    11.811    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.935 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[3]_i_11/O
                         net (fo=1, routed)           0.747    12.682    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[3]_i_11_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.806 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[3]_i_3/O
                         net (fo=1, routed)           0.000    12.806    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[3]_i_3_n_0
    SLICE_X49Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    13.023 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[3]_i_1/O
                         net (fo=7, routed)           1.514    14.537    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[3]
    DSP48_X1Y26          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.585    15.014    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y26          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0/CLK
                         clock pessimism              0.188    15.202    
                         clock uncertainty           -0.090    15.113    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.537    14.576    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 3.167ns (35.266%)  route 5.813ns (64.734%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.862     5.471    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.925 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.311     9.237    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.361 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=2, routed)           1.171    10.532    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/funct7_reg[6]_rep_1[21]
    SLICE_X54Y42         LUT5 (Prop_lut5_I4_O)        0.124    10.656 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=292, routed)         1.234    11.890    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I2_O)        0.124    12.014 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[18]_i_10/O
                         net (fo=1, routed)           0.919    12.933    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[18]_i_10_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[18]_i_3/O
                         net (fo=1, routed)           0.000    13.057    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[18]_i_3_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.274 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[18]_i_1/O
                         net (fo=7, routed)           1.178    14.452    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[18]
    DSP48_X1Y24          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.589    15.018    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y24          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__0/CLK
                         clock pessimism              0.188    15.206    
                         clock uncertainty           -0.090    15.117    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.625    14.492    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__0
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 3.167ns (35.356%)  route 5.790ns (64.644%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.862     5.471    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.925 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.311     9.237    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.361 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=2, routed)           1.171    10.532    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/funct7_reg[6]_rep_1[21]
    SLICE_X54Y42         LUT5 (Prop_lut5_I4_O)        0.124    10.656 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=292, routed)         1.249    11.905    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.029 f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[31]_i_11/O
                         net (fo=1, routed)           0.811    12.840    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[31]_i_11_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I4_O)        0.124    12.964 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[31]_i_3/O
                         net (fo=1, routed)           0.000    12.964    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[31]_i_3_n_0
    SLICE_X53Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    13.181 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[31]_i_1/O
                         net (fo=13, routed)          1.248    14.429    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[31]
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.582    15.011    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y27          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/CLK
                         clock pessimism              0.188    15.199    
                         clock uncertainty           -0.090    15.110    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.625    14.485    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                  0.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/irqProcessing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.146%)  route 0.178ns (48.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.654     1.586    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X79Y49         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/irqProcessing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/irqProcessing_reg/Q
                         net (fo=68, routed)          0.178     1.905    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/irqProcessing_reg_0
    SLICE_X81Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.950 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc[0]_i_1_n_0
    SLICE_X81Y50         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.873     2.050    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X81Y50         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[0]/C
                         clock pessimism             -0.251     1.799    
    SLICE_X81Y50         FDCE (Hold_fdce_C_D)         0.091     1.890    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.723%)  route 0.191ns (50.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X67Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.141     1.706 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[29]/Q
                         net (fo=7, routed)           0.191     1.897    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/p_0_in1_in[30]
    SLICE_X68Y50         LUT3 (Prop_lut3_I2_O)        0.048     1.945 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR[30]_i_1/O
                         net (fo=1, routed)           0.000     1.945    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR[30]_i_1_n_0
    SLICE_X68Y50         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.839     2.016    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X68Y50         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[30]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.107     1.872    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.549%)  route 0.306ns (68.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.632     1.564    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X67Y44         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y44         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[4]/Q
                         net (fo=5, routed)           0.306     2.011    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.947     2.125    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.483     1.642    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.938    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.062%)  route 0.528ns (78.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.566     1.497    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X69Y56         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[12]/Q
                         net (fo=16, routed)          0.528     2.167    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.971     2.149    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.898    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.081    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.141ns (20.825%)  route 0.536ns (79.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.566     1.497    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X69Y56         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[8]/Q
                         net (fo=17, routed)          0.536     2.175    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.971     2.149    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.898    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.081    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataStoreAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.566     1.497    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X71Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataStoreAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataStoreAddr_reg[2]/Q
                         net (fo=1, routed)           0.056     1.695    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataStoreAddr[2]
    SLICE_X70Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.740 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a[2]_i_1/O
                         net (fo=1, routed)           0.000     1.740    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a[2]_i_1_n_0
    SLICE_X70Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.838     2.015    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X70Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[2]/C
                         clock pessimism             -0.505     1.510    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.120     1.630    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.881%)  route 0.320ns (66.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.631     1.563    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X66Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[0]/Q
                         net (fo=5, routed)           0.320     2.047    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.947     2.125    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.483     1.642    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.938    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.257%)  route 0.357ns (65.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X68Y50         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[28]/Q
                         net (fo=7, routed)           0.357     1.996    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/p_0_in1_in[29]
    SLICE_X67Y49         LUT3 (Prop_lut3_I2_O)        0.045     2.041 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR[29]_i_1/O
                         net (fo=1, routed)           0.000     2.041    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR[29]_i_1_n_0
    SLICE_X67Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.909     2.086    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X67Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[29]/C
                         clock pessimism             -0.251     1.835    
    SLICE_X67Y49         FDRE (Hold_fdre_C_D)         0.091     1.926    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.953%)  route 0.305ns (65.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X62Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.164     1.729 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[17]/Q
                         net (fo=4, routed)           0.305     2.034    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.949     2.127    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.504     1.623    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.919    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.410%)  route 0.236ns (62.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.643     1.575    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X72Y29         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y29         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.236     1.952    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]
    RAMB18_X2Y12         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.961     2.139    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.505     1.634    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.817    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_tangerineA7_100_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y27      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y19      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y22      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y17      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y24      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y15      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__2/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y31     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y31     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y34     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[27]_i_55/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y34     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[27]_i_55/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y63     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y63     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y65     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y65     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y65     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y65     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y31     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y31     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y34     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[27]_i_55/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y34     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[27]_i_55/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y63     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y63     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y65     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y65     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y65     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X81Y65     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk320_tangerineA7_100_clk_wiz_0_0
  To Clock:  clk320_tangerineA7_100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.704ns (30.677%)  route 1.591ns (69.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.319    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.812     6.587    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X87Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.711 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.296     7.007    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I0_O)        0.124     7.131 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.483     7.613    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.275     8.418    
                         clock uncertainty           -0.260     8.158    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429     7.729    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.704ns (30.677%)  route 1.591ns (69.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.319    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.812     6.587    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X87Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.711 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.296     7.007    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I0_O)        0.124     7.131 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.483     7.613    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.275     8.418    
                         clock uncertainty           -0.260     8.158    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429     7.729    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.704ns (30.677%)  route 1.591ns (69.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.319    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.812     6.587    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X87Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.711 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.296     7.007    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I0_O)        0.124     7.131 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.483     7.613    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.275     8.418    
                         clock uncertainty           -0.260     8.158    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429     7.729    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.704ns (30.677%)  route 1.591ns (69.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.319    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.812     6.587    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X87Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.711 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.296     7.007    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I0_O)        0.124     7.131 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.483     7.613    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.275     8.418    
                         clock uncertainty           -0.260     8.158    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429     7.729    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.704ns (30.677%)  route 1.591ns (69.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.319    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.812     6.587    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X87Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.711 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.296     7.007    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I0_O)        0.124     7.131 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.483     7.613    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.275     8.418    
                         clock uncertainty           -0.260     8.158    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429     7.729    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.704ns (30.677%)  route 1.591ns (69.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.319    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.812     6.587    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X87Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.711 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.296     7.007    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I0_O)        0.124     7.131 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.483     7.613    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.275     8.418    
                         clock uncertainty           -0.260     8.158    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429     7.729    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.828ns (31.081%)  route 1.836ns (68.919%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 8.145 - 3.125 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.319    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.812     6.587    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X87Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.711 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.296     7.007    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I0_O)        0.124     7.131 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.728     7.859    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.124     7.983 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     7.983    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[6]
    SLICE_X87Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.591     8.145    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/C
                         clock pessimism              0.275     8.420    
                         clock uncertainty           -0.260     8.160    
    SLICE_X87Y117        FDRE (Setup_fdre_C_D)        0.032     8.192    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.853ns (31.721%)  route 1.836ns (68.279%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 8.145 - 3.125 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.319    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.812     6.587    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X87Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.711 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.296     7.007    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I0_O)        0.124     7.131 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.728     7.859    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X87Y117        LUT3 (Prop_lut3_I1_O)        0.149     8.008 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     8.008    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[4]
    SLICE_X87Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.591     8.145    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/C
                         clock pessimism              0.275     8.420    
                         clock uncertainty           -0.260     8.160    
    SLICE_X87Y117        FDRE (Setup_fdre_C_D)        0.075     8.235    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.828ns (31.746%)  route 1.780ns (68.254%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.319    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.812     6.587    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X87Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.711 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.296     7.007    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I0_O)        0.124     7.131 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.672     7.803    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X88Y118        LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.927    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[6]
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]/C
                         clock pessimism              0.275     8.418    
                         clock uncertainty           -0.260     8.158    
    SLICE_X88Y118        FDRE (Setup_fdre_C_D)        0.079     8.237    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.828ns (32.348%)  route 1.732ns (67.652%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 8.145 - 3.125 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.317    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.808     6.580    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     6.704 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.296     7.000    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I0_O)        0.124     7.124 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.628     7.752    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X89Y117        LUT3 (Prop_lut3_I1_O)        0.124     7.876 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     7.876    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[1]
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.591     8.145    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
                         clock pessimism              0.275     8.420    
                         clock uncertainty           -0.260     8.160    
    SLICE_X89Y117        FDRE (Setup_fdre_C_D)        0.029     8.189    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     1.797    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[2]
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.075     1.603    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.597     1.529    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.119     1.789    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.046     1.588    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.817%)  route 0.167ns (54.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.167     1.835    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.866     2.044    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X89Y117        FDRE (Hold_fdre_C_D)         0.070     1.613    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.925%)  route 0.194ns (51.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[4]/Q
                         net (fo=1, routed)           0.194     1.862    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/data1[2]
    SLICE_X88Y118        LUT3 (Prop_lut3_I0_O)        0.045     1.907 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[2]
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y118        FDRE (Hold_fdre_C_D)         0.121     1.663    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.362%)  route 0.148ns (53.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.128     1.656 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.148     1.804    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock[0]
    SLICE_X88Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.866     2.044    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X88Y117        FDRE (Hold_fdre_C_D)         0.009     1.552    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.041%)  route 0.178ns (48.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.178     1.847    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/data1[5]
    SLICE_X87Y119        LUT3 (Prop_lut3_I0_O)        0.045     1.892 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.892    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[5]
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.092     1.633    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.544%)  route 0.225ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.225     1.893    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[3]
    SLICE_X84Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.866     2.044    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/C
                         clock pessimism             -0.479     1.565    
    SLICE_X84Y116        FDRE (Hold_fdre_C_D)         0.063     1.628    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.134%)  route 0.217ns (53.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.217     1.885    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[2]
    SLICE_X88Y118        LUT3 (Prop_lut3_I0_O)        0.045     1.930 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.930    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[0]
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y118        FDRE (Hold_fdre_C_D)         0.120     1.662    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.760%)  route 0.214ns (60.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.214     1.882    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[5]
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.072     1.600    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.533%)  route 0.181ns (46.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164     1.692 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/Q
                         net (fo=1, routed)           0.181     1.873    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/data1[0]
    SLICE_X87Y119        LUT3 (Prop_lut3_I0_O)        0.045     1.918 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[0]
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.092     1.633    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk320_tangerineA7_100_clk_wiz_0_0
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.125       0.970      BUFGCTRL_X0Y0    tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y104    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y122    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y106    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y102    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.125       1.876      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X86Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X88Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X86Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X86Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X88Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X88Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X88Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X88Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X86Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X86Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X88Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X88Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X88Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X88Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk64_tangerineA7_100_clk_wiz_0_0
  To Clock:  clk64_tangerineA7_100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 3.416ns (38.901%)  route 5.365ns (61.099%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.633 - 15.625 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.757     5.366    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.820 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.325     9.146    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[5]
    SLICE_X73Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.298 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=1, routed)           1.161    10.458    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[13]
    SLICE_X73Y56         LUT3 (Prop_lut3_I2_O)        0.354    10.812 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_5/O
                         net (fo=15, routed)          2.052    12.865    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I3_O)        0.332    13.197 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_2/O
                         net (fo=4, routed)           0.827    14.024    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_2_n_0
    SLICE_X73Y72         LUT3 (Prop_lut3_I2_O)        0.124    14.148 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[16]_i_1/O
                         net (fo=1, routed)           0.000    14.148    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/p_0_in[16]
    SLICE_X73Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.578    20.633    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[16]/C
                         clock pessimism              0.276    20.909    
                         clock uncertainty           -0.324    20.585    
    SLICE_X73Y72         FDRE (Setup_fdre_C_D)        0.029    20.614    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[16]
  -------------------------------------------------------------------
                         required time                         20.614    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 3.444ns (39.095%)  route 5.365ns (60.905%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.633 - 15.625 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.757     5.366    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.820 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.325     9.146    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[5]
    SLICE_X73Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.298 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=1, routed)           1.161    10.458    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[13]
    SLICE_X73Y56         LUT3 (Prop_lut3_I2_O)        0.354    10.812 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_5/O
                         net (fo=15, routed)          2.052    12.865    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I3_O)        0.332    13.197 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_2/O
                         net (fo=4, routed)           0.827    14.024    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_2_n_0
    SLICE_X73Y72         LUT3 (Prop_lut3_I0_O)        0.152    14.176 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[16]_i_1/O
                         net (fo=1, routed)           0.000    14.176    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[16]_i_1_n_0
    SLICE_X73Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.578    20.633    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[16]/C
                         clock pessimism              0.276    20.909    
                         clock uncertainty           -0.324    20.585    
    SLICE_X73Y72         FDRE (Setup_fdre_C_D)        0.075    20.660    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[16]
  -------------------------------------------------------------------
                         required time                         20.660    
                         arrival time                         -14.176    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 3.416ns (39.646%)  route 5.200ns (60.354%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.633 - 15.625 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.757     5.366    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.820 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.325     9.146    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[5]
    SLICE_X73Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.298 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=1, routed)           1.161    10.458    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[13]
    SLICE_X73Y56         LUT3 (Prop_lut3_I2_O)        0.354    10.812 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_5/O
                         net (fo=15, routed)          2.052    12.865    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I3_O)        0.332    13.197 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_2/O
                         net (fo=4, routed)           0.662    13.859    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_2_n_0
    SLICE_X73Y72         LUT6 (Prop_lut6_I0_O)        0.124    13.983 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[22]_i_1/O
                         net (fo=1, routed)           0.000    13.983    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[22]_i_1_n_0
    SLICE_X73Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.578    20.633    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[22]/C
                         clock pessimism              0.276    20.909    
                         clock uncertainty           -0.324    20.585    
    SLICE_X73Y72         FDRE (Setup_fdre_C_D)        0.031    20.616    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[22]
  -------------------------------------------------------------------
                         required time                         20.616    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 3.416ns (40.000%)  route 5.124ns (60.000%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.633 - 15.625 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.757     5.366    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.820 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.325     9.146    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[5]
    SLICE_X73Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.298 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=1, routed)           1.161    10.458    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[13]
    SLICE_X73Y56         LUT3 (Prop_lut3_I2_O)        0.354    10.812 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_5/O
                         net (fo=15, routed)          2.052    12.865    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I3_O)        0.332    13.197 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_2/O
                         net (fo=4, routed)           0.586    13.783    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_2_n_0
    SLICE_X72Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.907 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_1/O
                         net (fo=1, routed)           0.000    13.907    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/p_0_in[22]
    SLICE_X72Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.578    20.633    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]/C
                         clock pessimism              0.276    20.909    
                         clock uncertainty           -0.324    20.585    
    SLICE_X72Y72         FDRE (Setup_fdre_C_D)        0.031    20.616    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]
  -------------------------------------------------------------------
                         required time                         20.616    
                         arrival time                         -13.907    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 3.056ns (37.254%)  route 5.147ns (62.746%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 20.635 - 15.625 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.896     5.505    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.959 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.232     9.191    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15][2]
    SLICE_X72Y50         LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           1.135    10.450    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[10]
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.152    10.602 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_5/O
                         net (fo=15, routed)          2.781    13.383    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I2_O)        0.326    13.709 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[14]_i_1/O
                         net (fo=1, routed)           0.000    13.709    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[14]_i_1_n_0
    SLICE_X73Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.580    20.635    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[14]/C
                         clock pessimism              0.188    20.823    
                         clock uncertainty           -0.324    20.499    
    SLICE_X73Y71         FDRE (Setup_fdre_C_D)        0.031    20.530    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[14]
  -------------------------------------------------------------------
                         required time                         20.530    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 3.056ns (37.263%)  route 5.145ns (62.737%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 20.635 - 15.625 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.896     5.505    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.959 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.232     9.191    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15][2]
    SLICE_X72Y50         LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           1.135    10.450    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[10]
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.152    10.602 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_5/O
                         net (fo=15, routed)          2.779    13.381    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I0_O)        0.326    13.707 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[14]_i_1/O
                         net (fo=1, routed)           0.000    13.707    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/p_0_in[14]
    SLICE_X73Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.580    20.635    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[14]/C
                         clock pessimism              0.188    20.823    
                         clock uncertainty           -0.324    20.499    
    SLICE_X73Y71         FDRE (Setup_fdre_C_D)        0.029    20.528    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[14]
  -------------------------------------------------------------------
                         required time                         20.528    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 3.180ns (38.954%)  route 4.984ns (61.046%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.633 - 15.625 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.896     5.505    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.959 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.232     9.191    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15][2]
    SLICE_X72Y50         LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           1.135    10.450    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[10]
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.152    10.602 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_5/O
                         net (fo=15, routed)          2.338    12.939    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0
    SLICE_X72Y72         LUT6 (Prop_lut6_I5_O)        0.326    13.265 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[23]_i_2/O
                         net (fo=1, routed)           0.280    13.545    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[23]_i_2_n_0
    SLICE_X72Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.669 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[23]_i_1/O
                         net (fo=1, routed)           0.000    13.669    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[23]_i_1_n_0
    SLICE_X72Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.578    20.633    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[23]/C
                         clock pessimism              0.188    20.821    
                         clock uncertainty           -0.324    20.497    
    SLICE_X72Y72         FDRE (Setup_fdre_C_D)        0.031    20.528    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[23]
  -------------------------------------------------------------------
                         required time                         20.528    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 2.950ns (37.029%)  route 5.017ns (62.971%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 20.552 - 15.625 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.896     5.505    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.959 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.231     9.191    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15][6]
    SLICE_X72Y50         LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=1, routed)           1.016    10.331    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[14]
    SLICE_X73Y55         LUT3 (Prop_lut3_I2_O)        0.124    10.455 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_6/O
                         net (fo=15, routed)          2.121    12.576    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_6_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.700 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[7]_i_2/O
                         net (fo=1, routed)           0.648    13.348    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[7]_i_2_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.472 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[7]_i_1/O
                         net (fo=1, routed)           0.000    13.472    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/p_0_in[7]
    SLICE_X71Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.497    20.552    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X71Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[7]/C
                         clock pessimism              0.188    20.740    
                         clock uncertainty           -0.324    20.416    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.031    20.447    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[7]
  -------------------------------------------------------------------
                         required time                         20.447    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 3.058ns (38.311%)  route 4.924ns (61.689%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.633 - 15.625 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.896     5.505    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.959 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.181     9.141    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15][7]
    SLICE_X72Y50         LUT3 (Prop_lut3_I0_O)        0.153     9.294 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=7, routed)           2.139    11.433    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[15]
    SLICE_X70Y71         LUT3 (Prop_lut3_I2_O)        0.327    11.760 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_3/O
                         net (fo=9, routed)           1.603    13.363    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_3_n_0
    SLICE_X72Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.487 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_1/O
                         net (fo=1, routed)           0.000    13.487    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/p_0_in[21]
    SLICE_X72Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.578    20.633    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[21]/C
                         clock pessimism              0.188    20.821    
                         clock uncertainty           -0.324    20.497    
    SLICE_X72Y72         FDRE (Setup_fdre_C_D)        0.029    20.526    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[21]
  -------------------------------------------------------------------
                         required time                         20.526    
                         arrival time                         -13.487    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.193ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 3.180ns (41.039%)  route 4.569ns (58.961%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 20.552 - 15.625 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.896     5.505    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.959 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.232     9.191    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15][2]
    SLICE_X72Y50         LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           1.135    10.450    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[10]
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.152    10.602 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_5/O
                         net (fo=15, routed)          1.940    12.541    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I0_O)        0.326    12.867 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[15]_i_2/O
                         net (fo=1, routed)           0.263    13.130    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[15]_i_2_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.254 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[15]_i_1/O
                         net (fo=1, routed)           0.000    13.254    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[15]_i_1_n_0
    SLICE_X71Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.497    20.552    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X71Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[15]/C
                         clock pessimism              0.188    20.740    
                         clock uncertainty           -0.324    20.416    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.031    20.447    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[15]
  -------------------------------------------------------------------
                         required time                         20.447    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                  7.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.967%)  route 0.501ns (78.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.589     1.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y65         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[6]/Q
                         net (fo=8, routed)           0.501     2.162    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.970     2.148    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     1.897    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.080    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.938%)  route 0.502ns (78.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.589     1.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[11]/Q
                         net (fo=8, routed)           0.502     2.163    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[10]
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.970     2.148    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     1.897    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.080    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.679%)  route 0.462ns (78.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.589     1.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.128     1.648 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[7]/Q
                         net (fo=8, routed)           0.462     2.111    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.970     2.148    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     1.897    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     2.027    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.577%)  route 0.512ns (78.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.589     1.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y65         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[8]/Q
                         net (fo=8, routed)           0.512     2.174    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.970     2.148    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     1.897    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.080    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.141ns (21.364%)  route 0.519ns (78.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.589     1.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[1]/Q
                         net (fo=8, routed)           0.519     2.180    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[0]
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.970     2.148    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     1.897    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.080    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.862%)  route 0.535ns (79.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.589     1.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[12]/Q
                         net (fo=8, routed)           0.535     2.196    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[11]
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.970     2.148    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     1.897    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.080    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.128ns (20.140%)  route 0.508ns (79.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.589     1.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.128     1.648 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[4]/Q
                         net (fo=8, routed)           0.508     2.156    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.970     2.148    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     1.897    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130     2.027    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.048%)  route 0.562ns (79.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.588     1.519    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y66         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[9]/Q
                         net (fo=8, routed)           0.562     2.223    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[8]
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.970     2.148    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     1.897    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.080    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.598     1.530    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/pixelClk
    SLICE_X86Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.128     1.658 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[3]/Q
                         net (fo=1, routed)           0.059     1.717    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red_n_6
    SLICE_X87Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.867     2.045    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[3]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.016     1.559    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/videoMuxInst/vgaHS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.604     1.536    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X86Y100        FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgHSync_reg/Q
                         net (fo=1, routed)           0.117     1.794    tangerineA7_100_i/tangerineSOC_0/U0/videoMuxInst/pgHSync
    SLICE_X84Y100        FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/videoMuxInst/vgaHS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.874     2.052    tangerineA7_100_i/tangerineSOC_0/U0/videoMuxInst/pixelClock
    SLICE_X84Y100        FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/videoMuxInst/vgaHS_reg/C
                         clock pessimism             -0.479     1.573    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.059     1.632    tangerineA7_100_i/tangerineSOC_0/U0/videoMuxInst/vgaHS_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk64_tangerineA7_100_clk_wiz_0_0
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X2Y28     tangerineA7_100_i/tangerineSOC_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB18_X2Y28     tangerineA7_100_i/tangerineSOC_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y7      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y6      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y10     tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y9      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y8      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y9      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y10     tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y11     tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X86Y112    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X86Y112    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X89Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X89Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X86Y108    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X86Y108    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X89Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X89Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X88Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X88Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X86Y112    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X86Y112    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X89Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X89Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X86Y108    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X86Y108    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X89Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X89Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X88Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X88Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tangerineA7_100_clk_wiz_0_0
  To Clock:  clkfbout_tangerineA7_100_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tangerineA7_100_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    tangerineA7_100_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tangerineA7_100_clk_wiz_1_0
  To Clock:  clkfbout_tangerineA7_100_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tangerineA7_100_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    tangerineA7_100_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk64_tangerineA7_100_clk_wiz_0_0
  To Clock:  clk320_tangerineA7_100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.642ns (25.697%)  route 1.856ns (74.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.711     5.321    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X88Y115        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.518     5.839 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/Q
                         net (fo=1, routed)           1.856     7.695    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[4]
    SLICE_X88Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.819 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     7.819    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[4]
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
                         clock pessimism              0.095     8.238    
                         clock uncertainty           -0.444     7.794    
    SLICE_X88Y118        FDRE (Setup_fdre_C_D)        0.081     7.875    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          7.875    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.642ns (26.521%)  route 1.779ns (73.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 8.142 - 3.125 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.713     5.323    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X88Y114        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDRE (Prop_fdre_C_Q)         0.518     5.841 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/Q
                         net (fo=1, routed)           1.779     7.619    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[2]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.743 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     7.743    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[2]
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.588     8.142    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/C
                         clock pessimism              0.095     8.237    
                         clock uncertainty           -0.444     7.793    
    SLICE_X89Y119        FDRE (Setup_fdre_C_D)        0.029     7.822    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.456ns (19.435%)  route 1.890ns (80.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.711     5.321    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y115        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDRE (Prop_fdre_C_Q)         0.456     5.777 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[8]/Q
                         net (fo=1, routed)           1.890     7.667    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[8]
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.095     8.238    
                         clock uncertainty           -0.444     7.794    
    SLICE_X87Y118        FDRE (Setup_fdre_C_D)       -0.047     7.747    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          7.747    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.642ns (26.215%)  route 1.807ns (73.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 8.142 - 3.125 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.713     5.323    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X88Y114        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDRE (Prop_fdre_C_Q)         0.518     5.841 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[5]/Q
                         net (fo=1, routed)           1.807     7.648    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[5]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.772 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.772    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[5]
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.588     8.142    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/C
                         clock pessimism              0.095     8.237    
                         clock uncertainty           -0.444     7.793    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)        0.079     7.872    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.580ns (24.254%)  route 1.811ns (75.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 8.142 - 3.125 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.710     5.320    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDRE (Prop_fdre_C_Q)         0.456     5.776 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/Q
                         net (fo=1, routed)           1.811     7.587    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[5]
    SLICE_X87Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.711 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     7.711    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[5]
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.588     8.142    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/C
                         clock pessimism              0.095     8.237    
                         clock uncertainty           -0.444     7.793    
    SLICE_X87Y119        FDRE (Setup_fdre_C_D)        0.031     7.824    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.456ns (20.249%)  route 1.796ns (79.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.715     5.325    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y111        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDRE (Prop_fdre_C_Q)         0.456     5.781 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/Q
                         net (fo=1, routed)           1.796     7.577    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[9]
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.095     8.238    
                         clock uncertainty           -0.444     7.794    
    SLICE_X87Y118        FDRE (Setup_fdre_C_D)       -0.093     7.701    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.642ns (26.488%)  route 1.782ns (73.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 8.142 - 3.125 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.713     5.323    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X88Y114        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDRE (Prop_fdre_C_Q)         0.518     5.841 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[7]/Q
                         net (fo=1, routed)           1.782     7.622    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[7]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.746 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.746    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[7]
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.588     8.142    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]/C
                         clock pessimism              0.095     8.237    
                         clock uncertainty           -0.444     7.793    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)        0.079     7.872    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.580ns (23.957%)  route 1.841ns (76.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.711     5.321    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y115        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.456     5.777 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.841     7.618    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[0]
    SLICE_X88Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.742 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.742    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[0]
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/C
                         clock pessimism              0.095     8.238    
                         clock uncertainty           -0.444     7.794    
    SLICE_X88Y118        FDRE (Setup_fdre_C_D)        0.077     7.871    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          7.871    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.642ns (26.654%)  route 1.767ns (73.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 8.145 - 3.125 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.711     5.321    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X88Y115        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.518     5.839 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           1.767     7.605    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[5]
    SLICE_X88Y117        LUT3 (Prop_lut3_I2_O)        0.124     7.729 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     7.729    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[5]
    SLICE_X88Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.591     8.145    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/C
                         clock pessimism              0.095     8.240    
                         clock uncertainty           -0.444     7.796    
    SLICE_X88Y117        FDRE (Setup_fdre_C_D)        0.081     7.877    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.580ns (24.706%)  route 1.768ns (75.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.714     5.324    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y112        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_fdre_C_Q)         0.456     5.780 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.768     7.547    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.671 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     7.671    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[0]
    SLICE_X86Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
                         clock pessimism              0.095     8.238    
                         clock uncertainty           -0.444     7.794    
    SLICE_X86Y118        FDRE (Setup_fdre_C_D)        0.029     7.823    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          7.823    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  0.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.543%)  route 0.719ns (79.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.599     1.531    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y114        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[6]/Q
                         net (fo=1, routed)           0.719     2.391    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[6]
    SLICE_X87Y119        LUT3 (Prop_lut3_I2_O)        0.045     2.436 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.436    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[6]
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/C
                         clock pessimism             -0.198     1.844    
                         clock uncertainty            0.444     2.288    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.092     2.380    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.185ns (19.890%)  route 0.745ns (80.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.599     1.531    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y114        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[4]/Q
                         net (fo=1, routed)           0.745     2.417    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[4]
    SLICE_X87Y117        LUT3 (Prop_lut3_I2_O)        0.044     2.461 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     2.461    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[4]
    SLICE_X87Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.866     2.044    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/C
                         clock pessimism             -0.198     1.846    
                         clock uncertainty            0.444     2.290    
    SLICE_X87Y117        FDRE (Hold_fdre_C_D)         0.107     2.397    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.737%)  route 0.710ns (77.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.598     1.530    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X88Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     1.694 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[1]/Q
                         net (fo=1, routed)           0.710     2.404    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[1]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.045     2.449 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.449    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[1]
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/C
                         clock pessimism             -0.198     1.844    
                         clock uncertainty            0.444     2.288    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.092     2.380    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.186ns (20.157%)  route 0.737ns (79.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.599     1.531    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X89Y115        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y115        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/Q
                         net (fo=1, routed)           0.737     2.408    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[1]
    SLICE_X89Y117        LUT3 (Prop_lut3_I2_O)        0.045     2.453 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.453    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[1]
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.866     2.044    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.846    
                         clock uncertainty            0.444     2.290    
    SLICE_X89Y117        FDRE (Hold_fdre_C_D)         0.091     2.381    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.209ns (22.666%)  route 0.713ns (77.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.599     1.531    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X88Y115        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.164     1.695 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[7]/Q
                         net (fo=1, routed)           0.713     2.408    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[7]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.045     2.453 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.453    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[7]
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[7]/C
                         clock pessimism             -0.198     1.844    
                         clock uncertainty            0.444     2.288    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.092     2.380    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.495%)  route 0.768ns (80.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.599     1.531    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X89Y114        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[1]/Q
                         net (fo=1, routed)           0.768     2.440    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[1]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.045     2.485 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.485    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[1]
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/C
                         clock pessimism             -0.198     1.844    
                         clock uncertainty            0.444     2.288    
    SLICE_X88Y119        FDRE (Hold_fdre_C_D)         0.120     2.408    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.362%)  route 0.726ns (77.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X84Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           0.726     2.416    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[7]
    SLICE_X89Y118        LUT3 (Prop_lut3_I2_O)        0.045     2.461 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.461    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[7]
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/C
                         clock pessimism             -0.198     1.845    
                         clock uncertainty            0.444     2.289    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.092     2.381    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.856%)  route 0.751ns (80.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X85Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.751     2.418    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[0]
    SLICE_X87Y119        LUT3 (Prop_lut3_I2_O)        0.045     2.463 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.463    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[0]
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/C
                         clock pessimism             -0.198     1.844    
                         clock uncertainty            0.444     2.288    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.092     2.380    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.141ns (15.852%)  route 0.748ns (84.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.599     1.531    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y114        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.748     2.420    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[8]
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/C
                         clock pessimism             -0.198     1.845    
                         clock uncertainty            0.444     2.289    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.046     2.335    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.780%)  route 0.754ns (80.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.598     1.530    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/Q
                         net (fo=1, routed)           0.754     2.425    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[5]
    SLICE_X87Y119        LUT3 (Prop_lut3_I2_O)        0.045     2.470 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.470    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[5]
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/C
                         clock pessimism             -0.198     1.844    
                         clock uncertainty            0.444     2.288    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.092     2.380    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100_tangerineA7_100_clk_wiz_1_0
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][17]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 0.518ns (8.858%)  route 5.330ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.327    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.518     5.845 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         5.330    11.175    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X47Y47         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.676    15.105    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X47Y47         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][17]/C
                         clock pessimism              0.188    15.294    
                         clock uncertainty           -0.090    15.204    
    SLICE_X47Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.799    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][17]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][18]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 0.518ns (8.858%)  route 5.330ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.327    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.518     5.845 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         5.330    11.175    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X47Y47         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.676    15.105    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X47Y47         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][18]/C
                         clock pessimism              0.188    15.294    
                         clock uncertainty           -0.090    15.204    
    SLICE_X47Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.799    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][18]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][22]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 0.518ns (8.858%)  route 5.330ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.327    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.518     5.845 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         5.330    11.175    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X47Y47         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.676    15.105    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X47Y47         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][22]/C
                         clock pessimism              0.188    15.294    
                         clock uncertainty           -0.090    15.204    
    SLICE_X47Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.799    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][22]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][24]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 0.518ns (8.858%)  route 5.330ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.327    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.518     5.845 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         5.330    11.175    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X47Y47         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.676    15.105    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X47Y47         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][24]/C
                         clock pessimism              0.188    15.294    
                         clock uncertainty           -0.090    15.204    
    SLICE_X47Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.799    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][24]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][26]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 0.518ns (8.858%)  route 5.330ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.327    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.518     5.845 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         5.330    11.175    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X47Y47         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.676    15.105    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X47Y47         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][26]/C
                         clock pessimism              0.188    15.294    
                         clock uncertainty           -0.090    15.204    
    SLICE_X47Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.799    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][26]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][28]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 0.518ns (8.858%)  route 5.330ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.327    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.518     5.845 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         5.330    11.175    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X47Y47         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.676    15.105    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X47Y47         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][28]/C
                         clock pessimism              0.188    15.294    
                         clock uncertainty           -0.090    15.204    
    SLICE_X47Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.799    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][28]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[1]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.518ns (9.493%)  route 4.939ns (90.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.327    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.518     5.845 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         4.939    10.784    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X61Y44         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.671    15.100    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X61Y44         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[1]/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.090    15.199    
    SLICE_X61Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.794    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[1]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[7]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.518ns (9.493%)  route 4.939ns (90.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.327    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.518     5.845 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         4.939    10.784    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X61Y44         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.671    15.100    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X61Y44         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[7]/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.090    15.199    
    SLICE_X61Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.794    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[7]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.518ns (9.493%)  route 4.939ns (90.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.327    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.518     5.845 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         4.939    10.784    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X61Y44         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.671    15.100    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X61Y44         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.090    15.199    
    SLICE_X61Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.794    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu_reg[16]__1/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.518ns (9.493%)  route 4.939ns (90.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.327    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.518     5.845 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         4.939    10.784    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X61Y44         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu_reg[16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.671    15.100    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X61Y44         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu_reg[16]__1/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.090    15.199    
    SLICE_X61Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.794    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu_reg[16]__1
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  4.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[17]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.377%)  route 0.214ns (56.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.596     1.527    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         0.214     1.906    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X78Y63         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.865     2.042    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X78Y63         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[17]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X78Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.495    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[10]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.821%)  route 0.202ns (55.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.596     1.527    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         0.202     1.893    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X80Y61         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.870     2.047    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X80Y61         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[10]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X80Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.478    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[15]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.821%)  route 0.202ns (55.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.596     1.527    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         0.202     1.893    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X80Y61         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.870     2.047    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X80Y61         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[15]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X80Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.478    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[17]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.821%)  route 0.202ns (55.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.596     1.527    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         0.202     1.893    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X80Y61         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.870     2.047    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X80Y61         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[17]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X80Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.478    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[8]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.821%)  route 0.202ns (55.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.596     1.527    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         0.202     1.893    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X80Y61         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.870     2.047    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X80Y61         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[8]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X80Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.478    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[9]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.821%)  route 0.202ns (55.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.596     1.527    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         0.202     1.893    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X80Y61         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.870     2.047    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X80Y61         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[9]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X80Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.478    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[21]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.821%)  route 0.202ns (55.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.596     1.527    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         0.202     1.893    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X81Y61         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.870     2.047    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X81Y61         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[21]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X81Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.453    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[15]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.166%)  route 0.266ns (61.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.596     1.527    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         0.266     1.957    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X78Y62         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.866     2.043    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X78Y62         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[15]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X78Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.496    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[18]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.469%)  route 0.286ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.596     1.527    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         0.286     1.977    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X78Y61         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.868     2.045    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X78Y61         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[18]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X78Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.498    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[22]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.469%)  route 0.286ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.596     1.527    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X80Y63         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=529, routed)         0.286     1.977    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X78Y61         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.868     2.045    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X78Y61         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[22]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X78Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.498    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.479    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.990ns  (logic 0.150ns (1.072%)  route 13.840ns (98.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         5.569    13.990    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X70Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.666     5.095    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X70Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        6.183ns  (logic 0.042ns (0.679%)  route 6.141ns (99.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          3.649     3.649    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.042     3.691 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         2.492     6.183    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X70Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.900     2.077    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X70Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_tangerineA7_100_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTxd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 4.044ns (48.707%)  route 4.259ns (51.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.848     5.458    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X72Y36         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/Q
                         net (fo=1, routed)           4.259    10.173    uartTxd_OBUF
    E3                   OBUF (Prop_obuf_I_O)         3.588    13.761 r  uartTxd_OBUF_inst/O
                         net (fo=0)                   0.000    13.761    uartTxd
    E3                                                                r  uartTxd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTxd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.876ns  (logic 1.429ns (49.698%)  route 1.447ns (50.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.648     1.580    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X72Y36         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDSE (Prop_fdse_C_Q)         0.141     1.721 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/Q
                         net (fo=1, routed)           1.447     3.168    uartTxd_OBUF
    E3                   OBUF (Prop_obuf_I_O)         1.288     4.456 r  uartTxd_OBUF_inst/O
                         net (fo=0)                   0.000     4.456    uartTxd
    E3                                                                r  uartTxd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk320_tangerineA7_100_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.429ns  (logic 2.428ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.723     6.895    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.472     7.367 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     7.368    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_OB)    1.956     9.325 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/OB
                         net (fo=0)                   0.000     9.325    hdmiDN[2]
    G1                                                                r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.428ns  (logic 2.427ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.723     6.895    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.472     7.367 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     7.368    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_O)     1.955     9.324 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/O
                         net (fo=0)                   0.000     9.324    hdmiDP[2]
    G2                                                                r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.427ns  (logic 2.426ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.721     6.893    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.472     7.365 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     7.366    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_OB)    1.954     9.321 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/OB
                         net (fo=0)                   0.000     9.321    hdmiDN[1]
    E2                                                                r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.426ns  (logic 2.425ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.721     6.893    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.472     7.365 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     7.366    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_O)     1.953     9.320 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/O
                         net (fo=0)                   0.000     9.320    hdmiDP[1]
    F2                                                                r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.425ns  (logic 2.424ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722     6.894    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.472     7.366 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     7.367    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_OB)    1.952     9.319 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/OB
                         net (fo=0)                   0.000     9.319    hdmiDN[0]
    D1                                                                r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.424ns  (logic 2.423ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722     6.894    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.472     7.366 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     7.367    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_O)     1.951     9.318 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/O
                         net (fo=0)                   0.000     9.318    hdmiDP[0]
    E1                                                                r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.426ns  (logic 2.425ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.880    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.472     7.352 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     7.353    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_OB)    1.953     9.306 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/OB
                         net (fo=0)                   0.000     9.306    hdmiClkN
    C4                                                                r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.425ns  (logic 2.424ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.880    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.472     7.352 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     7.353    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_O)     1.952     9.305 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/O
                         net (fo=0)                   0.000     9.305    hdmiClkP
    D4                                                                r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 1.076ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.588     1.520    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.177     1.697 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.698    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_O)     0.899     2.597 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/O
                         net (fo=0)                   0.000     2.597    hdmiClkP
    D4                                                                r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 1.077ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.588     1.520    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.177     1.697 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.698    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_OB)    0.900     2.598 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.598    hdmiClkN
    C4                                                                r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 1.076ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     1.704 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.705    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_O)     0.899     2.603 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/O
                         net (fo=0)                   0.000     2.603    hdmiDP[0]
    E1                                                                r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 1.077ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     1.704 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.705    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_OB)    0.900     2.604 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.604    hdmiDN[0]
    D1                                                                r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 1.078ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.594     1.526    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.177     1.703 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.704    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_O)     0.901     2.605 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/O
                         net (fo=0)                   0.000     2.605    hdmiDP[1]
    F2                                                                r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.080ns  (logic 1.079ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.594     1.526    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.177     1.703 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.704    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_OB)    0.902     2.606 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/OB
                         net (fo=0)                   0.000     2.606    hdmiDN[1]
    E2                                                                r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 1.080ns (99.908%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.177     1.705 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.706    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_O)     0.903     2.609 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/O
                         net (fo=0)                   0.000     2.609    hdmiDP[2]
    G2                                                                r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 1.081ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.177     1.705 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.706    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_OB)    0.904     2.610 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/OB
                         net (fo=0)                   0.000     2.610    hdmiDN[2]
    G1                                                                r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_tangerineA7_100_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.441ns  (logic 0.096ns (2.790%)  route 3.345ns (97.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      1.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    M21                                               0.000    50.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    50.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498    51.498 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016    53.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.610 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634    55.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.441    51.803 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.710    53.514    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    53.610 f  tangerineA7_100_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.634    55.244    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_buf_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 0.026ns (2.415%)  route 1.050ns (97.585%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      1.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_buf_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_tangerineA7_100_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_1_0 fall edge)
                                                     10.000    10.000 f  
    M21                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498    11.498 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016    13.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    13.610 f  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807    15.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    11.495 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    13.514    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    13.610 f  tangerineA7_100_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    15.417    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_buf_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_buf_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/systemRamReady_reg/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.658ns  (logic 0.150ns (1.098%)  route 13.508ns (98.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 f  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         5.236    13.658    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X67Y38         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/systemRamReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.671     5.100    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X67Y38         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamReady_reg/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamReady_reg/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.658ns  (logic 0.150ns (1.098%)  route 13.508ns (98.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 f  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         5.236    13.658    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X67Y38         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.671     5.100    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X67Y38         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamReady_reg/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBaudCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.638ns  (logic 0.150ns (1.100%)  route 13.488ns (98.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         5.217    13.638    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/reset
    SLICE_X75Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBaudCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.713     5.142    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X75Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBaudCounter_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBaudCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.638ns  (logic 0.150ns (1.100%)  route 13.488ns (98.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         5.217    13.638    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/reset
    SLICE_X75Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBaudCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.713     5.142    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X75Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBaudCounter_reg[2]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBaudCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.497ns  (logic 0.150ns (1.111%)  route 13.347ns (98.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         5.076    13.497    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/reset
    SLICE_X75Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBaudCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.716     5.145    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X75Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBaudCounter_reg[10]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.495ns  (logic 0.150ns (1.111%)  route 13.345ns (98.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         5.074    13.495    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/reset
    SLICE_X73Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.146    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X73Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.495ns  (logic 0.150ns (1.111%)  route 13.345ns (98.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         5.074    13.495    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/reset
    SLICE_X73Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.146    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X73Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[1]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.495ns  (logic 0.150ns (1.111%)  route 13.345ns (98.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         5.074    13.495    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/reset
    SLICE_X73Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.146    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X73Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[2]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.495ns  (logic 0.150ns (1.111%)  route 13.345ns (98.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         5.074    13.495    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/reset
    SLICE_X73Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.717     5.146    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X73Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_rxState_reg[3]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/txBaudCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.336ns  (logic 0.150ns (1.125%)  route 13.186ns (98.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         4.914    13.336    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/reset
    SLICE_X75Y35         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/txBaudCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        1.718     5.147    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X75Y35         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/txBaudCounter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartRxd
                            (input port)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/stage1Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.312ns (18.943%)  route 1.335ns (81.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  uartRxd (IN)
                         net (fo=0)                   0.000     0.000    uartRxd
    F3                   IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uartRxd_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.647    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/uartRX
    SLICE_X80Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/stage1Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.921     2.098    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/mainClock
    SLICE_X80Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/stage1Reg_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataSenderReady_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.931ns  (logic 0.045ns (2.331%)  route 1.886ns (97.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          1.886     1.886    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.931 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataSenderReady_i_1/O
                         net (fo=1, routed)           0.000     1.931    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataSenderReady_i_1_n_0
    SLICE_X72Y37         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataSenderReady_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.924     2.101    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X72Y37         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataSenderReady_reg/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.051ns (2.609%)  route 1.904ns (97.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          1.713     1.713    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resetn
    SLICE_X69Y37         LUT2 (Prop_lut2_I1_O)        0.051     1.764 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/ready_i_1/O
                         net (fo=1, routed)           0.191     1.955    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/ready_reg_1
    SLICE_X69Y37         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.904     2.081    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X69Y37         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/ready_reg/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataReceivedReadAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.957ns  (logic 0.090ns (4.598%)  route 1.867ns (95.402%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          1.713     1.713    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resetn
    SLICE_X69Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.758 f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataToSend[7]_i_3/O
                         net (fo=4, routed)           0.154     1.912    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataToSend[7]_i_3_n_0
    SLICE_X69Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.957 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataReceivedReadAcknowledge_i_1/O
                         net (fo=1, routed)           0.000     1.957    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataReceivedReadAcknowledge_reg_0
    SLICE_X69Y37         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataReceivedReadAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.904     2.081    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X69Y37         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataReceivedReadAcknowledge_reg/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.045ns (2.288%)  route 1.922ns (97.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          1.922     1.922    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X73Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.967 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.967    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[2]_i_1_n_0
    SLICE_X73Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.919     2.096    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X73Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[2]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.969ns  (logic 0.045ns (2.285%)  route 1.924ns (97.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          1.924     1.924    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X72Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.969 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.969    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[3]_i_1_n_0
    SLICE_X72Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.920     2.097    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X72Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[3]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.019ns  (logic 0.045ns (2.229%)  route 1.974ns (97.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          1.974     1.974    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X73Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.019 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.019    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[1]_i_1_n_0
    SLICE_X73Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.919     2.096    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X73Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[1]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.089ns  (logic 0.045ns (2.154%)  route 2.044ns (97.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.044     2.044    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X74Y31         LUT5 (Prop_lut5_I3_O)        0.045     2.089 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     2.089    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[7]_i_1_n_0
    SLICE_X74Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.919     2.096    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X74Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[7]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoWrReq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.106ns  (logic 0.045ns (2.137%)  route 2.061ns (97.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.061     2.061    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X73Y31         LUT5 (Prop_lut5_I4_O)        0.045     2.106 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoWrReq_i_1/O
                         net (fo=1, routed)           0.000     2.106    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoWrReq_i_1_n_0
    SLICE_X73Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoWrReq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.919     2.096    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X73Y31         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoWrReq_reg/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataToSend_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.090ns (4.240%)  route 2.033ns (95.760%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          1.713     1.713    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resetn
    SLICE_X69Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.758 f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataToSend[7]_i_3/O
                         net (fo=4, routed)           0.155     1.913    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataToSend[7]_i_3_n_0
    SLICE_X69Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.958 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.165     2.123    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/E[0]
    SLICE_X70Y36         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataToSend_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2083, routed)        0.903     2.080    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X70Y36         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataToSend_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk64_tangerineA7_100_clk_wiz_0_0

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.443ns  (logic 0.150ns (1.311%)  route 11.293ns (98.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         3.022    11.443    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X72Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.585     5.015    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[2]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.443ns  (logic 0.150ns (1.311%)  route 11.293ns (98.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         3.022    11.443    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X72Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.585     5.015    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[3]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.393ns  (logic 0.150ns (1.317%)  route 11.243ns (98.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         2.972    11.393    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X74Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.588     5.018    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X74Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.393ns  (logic 0.150ns (1.317%)  route 11.243ns (98.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         2.972    11.393    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X74Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.588     5.018    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X74Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[1]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.393ns  (logic 0.150ns (1.317%)  route 11.243ns (98.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         2.972    11.393    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X74Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.588     5.018    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X74Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[4]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.393ns  (logic 0.150ns (1.317%)  route 11.243ns (98.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         2.972    11.393    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X74Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.588     5.018    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X74Y65         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.299ns  (logic 0.150ns (1.328%)  route 11.149ns (98.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         2.878    11.299    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X74Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.587     5.017    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X74Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.299ns  (logic 0.150ns (1.328%)  route 11.149ns (98.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         2.878    11.299    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X75Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.587     5.017    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X75Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[10]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.299ns  (logic 0.150ns (1.328%)  route 11.149ns (98.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         2.878    11.299    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X75Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.587     5.017    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X75Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[11]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.299ns  (logic 0.150ns (1.328%)  route 11.149ns (98.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          8.271     8.271    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X83Y102        LUT1 (Prop_lut1_I0_O)        0.150     8.421 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/vgaR[7]_i_1/O
                         net (fo=122, routed)         2.878    11.299    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X74Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.587     5.017    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X74Y66         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.974ns  (logic 0.155ns (5.213%)  route 2.819ns (94.787%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.694     2.694    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X76Y68         LUT3 (Prop_lut3_I0_O)        0.044     2.738 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1/O
                         net (fo=8, routed)           0.124     2.863    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1_n_0
    SLICE_X77Y67         LUT4 (Prop_lut4_I2_O)        0.111     2.974 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[5]_i_1/O
                         net (fo=1, routed)           0.000     2.974    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[5]_i_1_n_0
    SLICE_X77Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.860     2.037    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X77Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[5]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.990ns  (logic 0.044ns (1.472%)  route 2.946ns (98.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.694     2.694    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X76Y68         LUT3 (Prop_lut3_I0_O)        0.044     2.738 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1/O
                         net (fo=8, routed)           0.252     2.990    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1_n_0
    SLICE_X78Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.862     2.039    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X78Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.990ns  (logic 0.044ns (1.472%)  route 2.946ns (98.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.694     2.694    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X76Y68         LUT3 (Prop_lut3_I0_O)        0.044     2.738 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1/O
                         net (fo=8, routed)           0.252     2.990    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1_n_0
    SLICE_X78Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.862     2.039    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X78Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[1]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.990ns  (logic 0.044ns (1.472%)  route 2.946ns (98.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.694     2.694    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X76Y68         LUT3 (Prop_lut3_I0_O)        0.044     2.738 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1/O
                         net (fo=8, routed)           0.252     2.990    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1_n_0
    SLICE_X78Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.862     2.039    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X78Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[2]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.990ns  (logic 0.044ns (1.472%)  route 2.946ns (98.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.694     2.694    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X76Y68         LUT3 (Prop_lut3_I0_O)        0.044     2.738 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1/O
                         net (fo=8, routed)           0.252     2.990    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1_n_0
    SLICE_X78Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.862     2.039    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X78Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[3]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.990ns  (logic 0.044ns (1.472%)  route 2.946ns (98.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.694     2.694    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X76Y68         LUT3 (Prop_lut3_I0_O)        0.044     2.738 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1/O
                         net (fo=8, routed)           0.252     2.990    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[4]_i_1_n_0
    SLICE_X78Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.862     2.039    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X78Y67         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX_reg[4]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.995ns  (logic 0.045ns (1.503%)  route 2.950ns (98.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.818     2.818    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X79Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.863 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.132     2.995    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X78Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.857     2.034    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X78Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR_reg[5]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.004ns  (logic 0.045ns (1.498%)  route 2.959ns (98.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.694     2.694    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X76Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.739 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=24, routed)          0.264     3.004    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X76Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.856     2.033    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X76Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[13]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.004ns  (logic 0.045ns (1.498%)  route 2.959ns (98.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.694     2.694    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X76Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.739 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=24, routed)          0.264     3.004    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X76Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.856     2.033    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X76Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[14]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.004ns  (logic 0.045ns (1.498%)  route 2.959ns (98.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=25, routed)          2.694     2.694    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X76Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.739 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=24, routed)          0.264     3.004    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X76Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.856     2.033    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X76Y71         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[23]/C





