INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:11:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_6_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.470ns  (clk rise@5.470ns - clk rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.234ns (24.363%)  route 3.831ns (75.637%))
  Logic Levels:           12  (CARRY4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.953 - 5.470 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1968, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X19Y171        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_6_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y171        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/stq_addr_6_q_reg[0]/Q
                         net (fo=11, routed)          0.637     1.361    lsq1/handshake_lsq_lsq1_core/stq_addr_6_q[0]
    SLICE_X13Y169        LUT6 (Prop_lut6_I1_O)        0.043     1.404 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_306/O
                         net (fo=1, routed)           0.000     1.404    lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_306_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.655 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_212/CO[3]
                         net (fo=7, routed)           0.795     2.451    lsq1/handshake_lsq_lsq1_core/p_7_in343_in
    SLICE_X11Y178        LUT5 (Prop_lut5_I2_O)        0.043     2.494 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_32/O
                         net (fo=1, routed)           0.000     2.494    lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_32_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.681 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.681    lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_reg_i_22_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.730 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.730    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_15_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.779 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.779    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_7_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.883 f  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_22/O[0]
                         net (fo=1, routed)           0.311     3.194    lsq1/handshake_lsq_lsq1_core/TEMP_68_double_out1[12]
    SLICE_X13Y181        LUT6 (Prop_lut6_I1_O)        0.120     3.314 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_23/O
                         net (fo=33, routed)          0.291     3.605    lsq1/handshake_lsq_lsq1_core/bypass_idx_oh_2_7
    SLICE_X10Y183        LUT6 (Prop_lut6_I0_O)        0.043     3.648 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_13/O
                         net (fo=1, routed)           0.269     3.917    lsq1/handshake_lsq_lsq1_core/bypass_en_vec_2[7]
    SLICE_X10Y183        LUT6 (Prop_lut6_I5_O)        0.043     3.960 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_6/O
                         net (fo=1, routed)           0.442     4.401    lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_6_n_0
    SLICE_X9Y184         LUT6 (Prop_lut6_I3_O)        0.043     4.444 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_2/O
                         net (fo=2, routed)           0.266     4.710    lsq1/handshake_lsq_lsq1_core/p_226_in
    SLICE_X10Y186        LUT6 (Prop_lut6_I0_O)        0.043     4.753 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_1/O
                         net (fo=33, routed)          0.820     5.573    lsq1/handshake_lsq_lsq1_core/p_39_in
    SLICE_X20Y205        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.470     5.470 r  
                                                      0.000     5.470 r  clk (IN)
                         net (fo=1968, unset)         0.483     5.953    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X20Y205        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[29]/C
                         clock pessimism              0.000     5.953    
                         clock uncertainty           -0.035     5.917    
    SLICE_X20Y205        FDRE (Setup_fdre_C_CE)      -0.169     5.748    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[29]
  -------------------------------------------------------------------
                         required time                          5.748    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.175    




