module bitmagcom(A,B,Y);
input [1:0]A;
input [1:0]B;
output reg [2:0]Y;
always@(A or B)
begin
if (A>B)
begin
Y[2] = 1;
Y[1] = 0;
Y[0] = 0;
end
else if (A==B)
begin
Y[2] = 0;
Y[1] = 1;
Y[0] = 0;
end
else
begin 
Y[2] = 0;
Y[1] = 0;
Y[0] = 1;
end
end
endmodule
