# Synch_FIFO_UVM
## Verification of Synchronous FIFO
This project implements and verifies a synchronous FIFO coded in SystemVerilog and using UVM. It was built as part of my exploration into advanced verification workflows and timing-sensitive designs.
