#-------------------------------------------------------------------------------------------------------
comp  : clean vcf
#-------------------------------------------------------------------------------------------------------
vcs   :
	vcs  \
	      -cpp g++ -cc gcc -LDFLAGS -Wl,--no-as-needed \
              -l vcs.log \
              -timescale=1ns/1ns \
              -fsdb  -full64  -R  +vc  +v2k  -sverilog  -debug_all  \
              -f filelist.f
               
#-------------------------------------------------------------------------------------------------------
gui    :
	./simv -gui	
#-------------------------------------------------------------------------------------------------------
verdi : 
	verdi -f filelist.f -ssf tb.fsdb &
#-------------------------------------------------------------------------------------------------------
sim    :
	./simv -l simv.log
#-------------------------------------------------------------------------------------------------------
clean  :
	rm  -rf  *~  core  csrc  simv*  vc_hdrs.h  ucli.key  urg* *.log  novas.* *.fsdb* verdiLog \
			 64* DVEfiles *.vpd vfastLog *.vcd jgproject vcst_rtdb *.bak
#-------------------------------------------------------------------------------------------------------
jg     :
	jg half_adder_sva_jg.tcl
#-------------------------------------------------------------------------------------------------------
vcf    :
	vcf -verdi -f ./half_adder_sva_vcf.tcl
#-------------------------------------------------------------------------------------------------------
fix	:
	sh fix.sh

