{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 15 17:33:45 2021 " "Info: Processing started: Sun Aug 15 17:33:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off control -c control --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control -c control --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "control.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/control.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLR register register T:TIMINGU\|synchcnt:COUNT\|jk_ff:a3\|set T:TIMINGU\|synchcnt:COUNT\|jk_ff:a4\|set 500.0 MHz Internal " "Info: Clock \"CLR\" Internal fmax is restricted to 500.0 MHz between source register \"T:TIMINGU\|synchcnt:COUNT\|jk_ff:a3\|set\" and destination register \"T:TIMINGU\|synchcnt:COUNT\|jk_ff:a4\|set\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.815 ns + Longest register register " "Info: + Longest register to register delay is 0.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T:TIMINGU\|synchcnt:COUNT\|jk_ff:a3\|set 1 REG LCFF_X1_Y4_N3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N3; Fanout = 18; REG Node = 'T:TIMINGU\|synchcnt:COUNT\|jk_ff:a3\|set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set } "NODE_NAME" } } { "jk_ff.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/jk_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.366 ns) 0.660 ns T:TIMINGU\|synchcnt:COUNT\|jk_ff:a4\|set~1 2 COMB LCCOMB_X1_Y4_N20 1 " "Info: 2: + IC(0.294 ns) + CELL(0.366 ns) = 0.660 ns; Loc. = LCCOMB_X1_Y4_N20; Fanout = 1; COMB Node = 'T:TIMINGU\|synchcnt:COUNT\|jk_ff:a4\|set~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set~1 } "NODE_NAME" } } { "jk_ff.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/jk_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.815 ns T:TIMINGU\|synchcnt:COUNT\|jk_ff:a4\|set 3 REG LCFF_X1_Y4_N21 17 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.815 ns; Loc. = LCFF_X1_Y4_N21; Fanout = 17; REG Node = 'T:TIMINGU\|synchcnt:COUNT\|jk_ff:a4\|set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set~1 T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set } "NODE_NAME" } } { "jk_ff.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/jk_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 63.93 % ) " "Info: Total cell delay = 0.521 ns ( 63.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.294 ns ( 36.07 % ) " "Info: Total interconnect delay = 0.294 ns ( 36.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set~1 T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.815 ns" { T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set {} T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set~1 {} T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set {} } { 0.000ns 0.294ns 0.000ns } { 0.000ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 2.474 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLR 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/control.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLR~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLR~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLR CLR~clkctrl } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/control.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns T:TIMINGU\|synchcnt:COUNT\|jk_ff:a4\|set 3 REG LCFF_X1_Y4_N21 17 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X1_Y4_N21; Fanout = 17; REG Node = 'T:TIMINGU\|synchcnt:COUNT\|jk_ff:a4\|set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { CLR~clkctrl T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set } "NODE_NAME" } } { "jk_ff.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/jk_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLR CLR~clkctrl T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLR {} CLR~combout {} CLR~clkctrl {} T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 2.474 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLR 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/control.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLR~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLR~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLR CLR~clkctrl } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/control.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns T:TIMINGU\|synchcnt:COUNT\|jk_ff:a3\|set 3 REG LCFF_X1_Y4_N3 18 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X1_Y4_N3; Fanout = 18; REG Node = 'T:TIMINGU\|synchcnt:COUNT\|jk_ff:a3\|set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { CLR~clkctrl T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set } "NODE_NAME" } } { "jk_ff.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/jk_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLR CLR~clkctrl T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLR {} CLR~combout {} CLR~clkctrl {} T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLR CLR~clkctrl T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLR {} CLR~combout {} CLR~clkctrl {} T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLR CLR~clkctrl T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLR {} CLR~combout {} CLR~clkctrl {} T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "jk_ff.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/jk_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "jk_ff.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/jk_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set~1 T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.815 ns" { T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set {} T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set~1 {} T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set {} } { 0.000ns 0.294ns 0.000ns } { 0.000ns 0.366ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLR CLR~clkctrl T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLR {} CLR~combout {} CLR~clkctrl {} T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLR CLR~clkctrl T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLR {} CLR~combout {} CLR~clkctrl {} T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set {} } {  } {  } "" } } { "jk_ff.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/jk_ff.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR output\[35\] T:TIMINGU\|synchcnt:COUNT\|jk_ff:a2\|set 8.310 ns register " "Info: tco from clock \"CLR\" to destination pin \"output\[35\]\" through register \"T:TIMINGU\|synchcnt:COUNT\|jk_ff:a2\|set\" is 8.310 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 2.474 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLR 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/control.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLR~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLR~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLR CLR~clkctrl } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/control.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns T:TIMINGU\|synchcnt:COUNT\|jk_ff:a2\|set 3 REG LCFF_X1_Y4_N13 19 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X1_Y4_N13; Fanout = 19; REG Node = 'T:TIMINGU\|synchcnt:COUNT\|jk_ff:a2\|set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { CLR~clkctrl T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set } "NODE_NAME" } } { "jk_ff.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/jk_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLR CLR~clkctrl T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLR {} CLR~combout {} CLR~clkctrl {} T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "jk_ff.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/jk_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.742 ns + Longest register pin " "Info: + Longest register to pin delay is 5.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T:TIMINGU\|synchcnt:COUNT\|jk_ff:a2\|set 1 REG LCFF_X1_Y4_N13 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N13; Fanout = 19; REG Node = 'T:TIMINGU\|synchcnt:COUNT\|jk_ff:a2\|set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set } "NODE_NAME" } } { "jk_ff.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/jk_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.346 ns) 1.165 ns T:TIMINGU\|decoder16:DEC1\|decoder:DECODER1\|output\[6\]~6 2 COMB LCCOMB_X1_Y5_N22 1 " "Info: 2: + IC(0.819 ns) + CELL(0.346 ns) = 1.165 ns; Loc. = LCCOMB_X1_Y5_N22; Fanout = 1; COMB Node = 'T:TIMINGU\|decoder16:DEC1\|decoder:DECODER1\|output\[6\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set T:TIMINGU|decoder16:DEC1|decoder:DECODER1|output[6]~6 } "NODE_NAME" } } { "decoder.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(2.154 ns) 5.742 ns output\[35\] 3 PIN PIN_U2 0 " "Info: 3: + IC(2.423 ns) + CELL(2.154 ns) = 5.742 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'output\[35\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { T:TIMINGU|decoder16:DEC1|decoder:DECODER1|output[6]~6 output[35] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 43.54 % ) " "Info: Total cell delay = 2.500 ns ( 43.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.242 ns ( 56.46 % ) " "Info: Total interconnect delay = 3.242 ns ( 56.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set T:TIMINGU|decoder16:DEC1|decoder:DECODER1|output[6]~6 output[35] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set {} T:TIMINGU|decoder16:DEC1|decoder:DECODER1|output[6]~6 {} output[35] {} } { 0.000ns 0.819ns 2.423ns } { 0.000ns 0.346ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLR CLR~clkctrl T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLR {} CLR~combout {} CLR~clkctrl {} T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set T:TIMINGU|decoder16:DEC1|decoder:DECODER1|output[6]~6 output[35] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set {} T:TIMINGU|decoder16:DEC1|decoder:DECODER1|output[6]~6 {} output[35] {} } { 0.000ns 0.819ns 2.423ns } { 0.000ns 0.346ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IR\[12\] output\[17\] 9.820 ns Longest " "Info: Longest tpd from source pin \"IR\[12\]\" to destination pin \"output\[17\]\" is 9.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns IR\[12\] 1 PIN PIN_K16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K16; Fanout = 8; PIN Node = 'IR\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.125 ns) + CELL(0.366 ns) 5.271 ns decoder:DE\|output\[5\]~0 2 COMB LCCOMB_X1_Y10_N10 1 " "Info: 2: + IC(4.125 ns) + CELL(0.366 ns) = 5.271 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'decoder:DE\|output\[5\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { IR[12] decoder:DE|output[5]~0 } "NODE_NAME" } } { "decoder.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(2.144 ns) 9.820 ns output\[17\] 3 PIN PIN_N2 0 " "Info: 3: + IC(2.405 ns) + CELL(2.144 ns) = 9.820 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'output\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.549 ns" { decoder:DE|output[5]~0 output[17] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab08/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.290 ns ( 33.50 % ) " "Info: Total cell delay = 3.290 ns ( 33.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.530 ns ( 66.50 % ) " "Info: Total interconnect delay = 6.530 ns ( 66.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.820 ns" { IR[12] decoder:DE|output[5]~0 output[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.820 ns" { IR[12] {} IR[12]~combout {} decoder:DE|output[5]~0 {} output[17] {} } { 0.000ns 0.000ns 4.125ns 2.405ns } { 0.000ns 0.780ns 0.366ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 15 17:33:45 2021 " "Info: Processing ended: Sun Aug 15 17:33:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
