   1               		.file	"ATMega32_utility_bib.cpp"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               	.global	_ZN3CANC2E13can_bitrate_t
  12               	_ZN3CANC2E13can_bitrate_t:
  13               	.LVL0:
  14               	.LFB13:
  15               		.file 1 "ATMega32_utility_bib.cpp"
   1:ATMega32_utility_bib.cpp **** /*
   2:ATMega32_utility_bib.cpp ****  * ATMega32_utility_bib.cpp
   3:ATMega32_utility_bib.cpp ****  *
   4:ATMega32_utility_bib.cpp ****  * Created: 24.08.2020
   5:ATMega32_utility_bib.cpp ****  *  Author: J-H. Aschen
   6:ATMega32_utility_bib.cpp ****  */ 
   7:ATMega32_utility_bib.cpp **** 
   8:ATMega32_utility_bib.cpp **** 
   9:ATMega32_utility_bib.cpp **** #include "ATMega32_utility_bib.h"
  10:ATMega32_utility_bib.cpp **** 
  11:ATMega32_utility_bib.cpp **** CAN::CAN(can_bitrate_t _Baudrate = BITRATE_500_KBPS)
  16               		.loc 1 11 1 view -0
  17               		.cfi_startproc
  18               	/* prologue: function */
  19               	/* frame size = 0 */
  20               	/* stack size = 0 */
  21               	.L__stack_usage = 0
  22               		.loc 1 11 1 is_stmt 0 view .LVU1
  23 0000 862F      		mov r24,r22
  24               	.LVL1:
  25               	.LBB9:
  12:ATMega32_utility_bib.cpp **** {
  13:ATMega32_utility_bib.cpp **** can_init(_Baudrate);      // CAN init 500 kbit/
  26               		.loc 1 13 1 is_stmt 1 view .LVU2
  27               		.loc 1 13 9 is_stmt 0 view .LVU3
  28 0002 0C94 0000 		jmp can_init
  29               	.LVL2:
  30               		.loc 1 13 9 view .LVU4
  31               	.LBE9:
  32               		.cfi_endproc
  33               	.LFE13:
  35               	.global	_ZN3CANC1E13can_bitrate_t
  36               		.set	_ZN3CANC1E13can_bitrate_t,_ZN3CANC2E13can_bitrate_t
  37               	.global	_ZN3CAN8CAN_SendEP7CAN_MSG
  39               	_ZN3CAN8CAN_SendEP7CAN_MSG:
  40               	.LVL3:
  41               	.LFB15:
  14:ATMega32_utility_bib.cpp **** 
  15:ATMega32_utility_bib.cpp **** }
  16:ATMega32_utility_bib.cpp **** 
  17:ATMega32_utility_bib.cpp **** 
  18:ATMega32_utility_bib.cpp **** uint8_t CAN::CAN_Send(CAN_MSG *msg){
  42               		.loc 1 18 36 is_stmt 1 view -0
  43               		.cfi_startproc
  44               		.loc 1 18 36 is_stmt 0 view .LVU6
  45 0006 CF93      		push r28
  46               	.LCFI0:
  47               		.cfi_def_cfa_offset 3
  48               		.cfi_offset 28, -2
  49 0008 DF93      		push r29
  50               	.LCFI1:
  51               		.cfi_def_cfa_offset 4
  52               		.cfi_offset 29, -3
  53 000a CDB7      		in r28,__SP_L__
  54 000c DEB7      		in r29,__SP_H__
  55               	.LCFI2:
  56               		.cfi_def_cfa_register 28
  57 000e 2C97      		sbiw r28,12
  58               	.LCFI3:
  59               		.cfi_def_cfa_offset 16
  60 0010 0FB6      		in __tmp_reg__,__SREG__
  61 0012 F894      		cli
  62 0014 DEBF      		out __SP_H__,r29
  63 0016 0FBE      		out __SREG__,__tmp_reg__
  64 0018 CDBF      		out __SP_L__,r28
  65               	/* prologue: function */
  66               	/* frame size = 12 */
  67               	/* stack size = 14 */
  68               	.L__stack_usage = 14
  69 001a FB01      		movw r30,r22
  19:ATMega32_utility_bib.cpp ****   can_t msgsend;
  70               		.loc 1 19 3 is_stmt 1 view .LVU7
  20:ATMega32_utility_bib.cpp ****   msgsend.id=msg->id;
  71               		.loc 1 20 3 view .LVU8
  72               		.loc 1 20 13 is_stmt 0 view .LVU9
  73 001c 8085      		ldd r24,Z+8
  74 001e 9185      		ldd r25,Z+9
  75               	.LVL4:
  76               		.loc 1 20 13 view .LVU10
  77 0020 9A83      		std Y+2,r25
  78 0022 8983      		std Y+1,r24
  21:ATMega32_utility_bib.cpp ****   msgsend.length=msg->dlc;
  79               		.loc 1 21 3 is_stmt 1 view .LVU11
  80               		.loc 1 21 23 is_stmt 0 view .LVU12
  81 0024 4285      		ldd r20,Z+10
  82               		.loc 1 21 17 view .LVU13
  83 0026 4C83      		std Y+4,r20
  22:ATMega32_utility_bib.cpp ****   msgsend.flags.rtr=msg->rtr;
  84               		.loc 1 22 3 is_stmt 1 view .LVU14
  85               		.loc 1 22 20 is_stmt 0 view .LVU15
  86 0028 8B81      		ldd r24,Y+3
  87 002a 9385      		ldd r25,Z+11
  88 002c 90FB      		bst r25,0
  89 002e 80F9      		bld r24,0
  90 0030 8B83      		std Y+3,r24
  23:ATMega32_utility_bib.cpp ****  strncpy( (char*)msgsend.data,(char*)msg->data,msgsend.length);
  91               		.loc 1 23 2 is_stmt 1 view .LVU16
  92               		.loc 1 23 9 is_stmt 0 view .LVU17
  93 0032 50E0      		ldi r21,0
  94 0034 CE01      		movw r24,r28
  95 0036 0596      		adiw r24,5
  96 0038 0E94 0000 		call strncpy
  97               	.LVL5:
  24:ATMega32_utility_bib.cpp **** 
  25:ATMega32_utility_bib.cpp ****  if(can_send_message(&msgsend))		// CAN-Nachricht versenden
  98               		.loc 1 25 2 is_stmt 1 view .LVU18
  99               		.loc 1 25 21 is_stmt 0 view .LVU19
 100 003c CE01      		movw r24,r28
 101 003e 0196      		adiw r24,1
 102 0040 0E94 0000 		call can_send_message
 103               	.LVL6:
 104 0044 982F      		mov r25,r24
 105               		.loc 1 25 2 view .LVU20
 106 0046 81E0      		ldi r24,lo8(1)
 107 0048 9111      		cpse r25,__zero_reg__
 108 004a 00C0      		rjmp .L3
 109 004c 80E0      		ldi r24,0
 110               	.L3:
 111               	/* epilogue start */
  26:ATMega32_utility_bib.cpp **** 		{
  27:ATMega32_utility_bib.cpp **** 		
  28:ATMega32_utility_bib.cpp **** 		return(1);
  29:ATMega32_utility_bib.cpp **** 
  30:ATMega32_utility_bib.cpp **** 		}else{
  31:ATMega32_utility_bib.cpp ****       return(0);
  32:ATMega32_utility_bib.cpp ****     }
  33:ATMega32_utility_bib.cpp **** 		
  34:ATMega32_utility_bib.cpp **** 		
  35:ATMega32_utility_bib.cpp **** 
  36:ATMega32_utility_bib.cpp **** }
 112               		.loc 1 36 1 view .LVU21
 113 004e 2C96      		adiw r28,12
 114 0050 0FB6      		in __tmp_reg__,__SREG__
 115 0052 F894      		cli
 116 0054 DEBF      		out __SP_H__,r29
 117 0056 0FBE      		out __SREG__,__tmp_reg__
 118 0058 CDBF      		out __SP_L__,r28
 119 005a DF91      		pop r29
 120 005c CF91      		pop r28
 121 005e 0895      		ret
 122               		.cfi_endproc
 123               	.LFE15:
 125               	.global	_ZN3CAN7CAN_RecEP7CAN_MSG
 127               	_ZN3CAN7CAN_RecEP7CAN_MSG:
 128               	.LVL7:
 129               	.LFB16:
  37:ATMega32_utility_bib.cpp **** 
  38:ATMega32_utility_bib.cpp **** 
  39:ATMega32_utility_bib.cpp **** uint8_t CAN::CAN_Rec(CAN_MSG  *msg){
 130               		.loc 1 39 36 is_stmt 1 view -0
 131               		.cfi_startproc
 132               		.loc 1 39 36 is_stmt 0 view .LVU23
 133 0060 0F93      		push r16
 134               	.LCFI4:
 135               		.cfi_def_cfa_offset 3
 136               		.cfi_offset 16, -2
 137 0062 1F93      		push r17
 138               	.LCFI5:
 139               		.cfi_def_cfa_offset 4
 140               		.cfi_offset 17, -3
 141 0064 CF93      		push r28
 142               	.LCFI6:
 143               		.cfi_def_cfa_offset 5
 144               		.cfi_offset 28, -4
 145 0066 DF93      		push r29
 146               	.LCFI7:
 147               		.cfi_def_cfa_offset 6
 148               		.cfi_offset 29, -5
 149 0068 CDB7      		in r28,__SP_L__
 150 006a DEB7      		in r29,__SP_H__
 151               	.LCFI8:
 152               		.cfi_def_cfa_register 28
 153 006c 2C97      		sbiw r28,12
 154               	.LCFI9:
 155               		.cfi_def_cfa_offset 18
 156 006e 0FB6      		in __tmp_reg__,__SREG__
 157 0070 F894      		cli
 158 0072 DEBF      		out __SP_H__,r29
 159 0074 0FBE      		out __SREG__,__tmp_reg__
 160 0076 CDBF      		out __SP_L__,r28
 161               	/* prologue: function */
 162               	/* frame size = 12 */
 163               	/* stack size = 16 */
 164               	.L__stack_usage = 16
 165 0078 8B01      		movw r16,r22
  40:ATMega32_utility_bib.cpp ****   if(can_check_message()) // Prüfe, ob Nachricht empfangen wurde.
 166               		.loc 1 40 3 is_stmt 1 view .LVU24
 167               	.LBB10:
 168               		.loc 1 40 23 is_stmt 0 view .LVU25
 169 007a 0E94 0000 		call can_check_message
 170               	.LVL8:
 171               		.loc 1 40 3 view .LVU26
 172 007e 8823      		tst r24
 173 0080 01F0      		breq .L6
 174               	.LBB11:
  41:ATMega32_utility_bib.cpp **** 	{
  42:ATMega32_utility_bib.cpp **** 	can_t msgrec;
 175               		.loc 1 42 2 is_stmt 1 view .LVU27
  43:ATMega32_utility_bib.cpp **** 	can_get_message(&msgrec);
 176               		.loc 1 43 2 view .LVU28
 177               		.loc 1 43 17 is_stmt 0 view .LVU29
 178 0082 CE01      		movw r24,r28
 179 0084 0196      		adiw r24,1
 180 0086 0E94 0000 		call can_get_message
 181               	.LVL9:
  44:ATMega32_utility_bib.cpp ****   msg->id=msgrec.id;
 182               		.loc 1 44 3 is_stmt 1 view .LVU30
 183               		.loc 1 44 10 is_stmt 0 view .LVU31
 184 008a 8981      		ldd r24,Y+1
 185 008c 9A81      		ldd r25,Y+2
 186 008e F801      		movw r30,r16
 187 0090 9187      		std Z+9,r25
 188 0092 8087      		std Z+8,r24
  45:ATMega32_utility_bib.cpp ****   msg->dlc=msgrec.length;
 189               		.loc 1 45 3 is_stmt 1 view .LVU32
 190               		.loc 1 45 19 is_stmt 0 view .LVU33
 191 0094 4C81      		ldd r20,Y+4
 192               		.loc 1 45 11 view .LVU34
 193 0096 4287      		std Z+10,r20
  46:ATMega32_utility_bib.cpp ****   msg->rtr=msgrec.flags.rtr;
 194               		.loc 1 46 3 is_stmt 1 view .LVU35
 195               		.loc 1 46 25 is_stmt 0 view .LVU36
 196 0098 8B81      		ldd r24,Y+3
 197 009a 8170      		andi r24,1
 198               		.loc 1 46 11 view .LVU37
 199 009c 8387      		std Z+11,r24
  47:ATMega32_utility_bib.cpp ****  strncpy( (char*)msg->data,(char*)msgrec.data,msgrec.length);
 200               		.loc 1 47 2 is_stmt 1 view .LVU38
 201               		.loc 1 47 9 is_stmt 0 view .LVU39
 202 009e 50E0      		ldi r21,0
 203 00a0 BE01      		movw r22,r28
 204 00a2 6B5F      		subi r22,-5
 205 00a4 7F4F      		sbci r23,-1
 206 00a6 C801      		movw r24,r16
 207 00a8 0E94 0000 		call strncpy
 208               	.LVL10:
  48:ATMega32_utility_bib.cpp ****  return 1;
 209               		.loc 1 48 2 is_stmt 1 view .LVU40
 210               		.loc 1 48 9 is_stmt 0 view .LVU41
 211 00ac 81E0      		ldi r24,lo8(1)
 212               	.L4:
 213               	/* epilogue start */
 214               	.LBE11:
 215               	.LBE10:
  49:ATMega32_utility_bib.cpp **** 
  50:ATMega32_utility_bib.cpp **** 
  51:ATMega32_utility_bib.cpp ****   }else
  52:ATMega32_utility_bib.cpp ****     return 0;
  53:ATMega32_utility_bib.cpp **** 
  54:ATMega32_utility_bib.cpp **** }
 216               		.loc 1 54 1 view .LVU42
 217 00ae 2C96      		adiw r28,12
 218 00b0 0FB6      		in __tmp_reg__,__SREG__
 219 00b2 F894      		cli
 220 00b4 DEBF      		out __SP_H__,r29
 221 00b6 0FBE      		out __SREG__,__tmp_reg__
 222 00b8 CDBF      		out __SP_L__,r28
 223 00ba DF91      		pop r29
 224 00bc CF91      		pop r28
 225 00be 1F91      		pop r17
 226 00c0 0F91      		pop r16
 227               	.LVL11:
 228               		.loc 1 54 1 view .LVU43
 229 00c2 0895      		ret
 230               	.LVL12:
 231               	.L6:
 232               	.LBB12:
  52:ATMega32_utility_bib.cpp **** 
 233               		.loc 1 52 12 view .LVU44
 234 00c4 80E0      		ldi r24,0
 235 00c6 00C0      		rjmp .L4
 236               	.LBE12:
 237               		.cfi_endproc
 238               	.LFE16:
 240               	.global	_ZN8ADC_readC2Eh
 242               	_ZN8ADC_readC2Eh:
 243               	.LVL13:
 244               	.LFB18:
  55:ATMega32_utility_bib.cpp **** 
  56:ATMega32_utility_bib.cpp **** 
  57:ATMega32_utility_bib.cpp **** 
  58:ATMega32_utility_bib.cpp **** ADC_read::ADC_read(uint8_t _kanal):kanal(_kanal){}
 245               		.loc 1 58 1 is_stmt 1 view -0
 246               		.cfi_startproc
 247               	/* prologue: function */
 248               	/* frame size = 0 */
 249               	/* stack size = 0 */
 250               	.L__stack_usage = 0
 251               	.LBB13:
 252               		.loc 1 58 48 is_stmt 0 view .LVU46
 253 00c8 FC01      		movw r30,r24
 254 00ca 6083      		st Z,r22
 255               	/* epilogue start */
 256               	.LBE13:
 257               		.loc 1 58 50 view .LVU47
 258 00cc 0895      		ret
 259               		.cfi_endproc
 260               	.LFE18:
 262               	.global	_ZN8ADC_readC1Eh
 263               		.set	_ZN8ADC_readC1Eh,_ZN8ADC_readC2Eh
 264               	.global	_ZN8ADC_read7adcwertEv
 266               	_ZN8ADC_read7adcwertEv:
 267               	.LVL14:
 268               	.LFB20:
  59:ATMega32_utility_bib.cpp **** 
  60:ATMega32_utility_bib.cpp **** uint16_t ADC_read::adcwert(void)
  61:ATMega32_utility_bib.cpp **** {
 269               		.loc 1 61 1 is_stmt 1 view -0
 270               		.cfi_startproc
 271               	/* prologue: function */
 272               	/* frame size = 0 */
 273               	/* stack size = 0 */
 274               	.L__stack_usage = 0
 275               		.loc 1 61 1 is_stmt 0 view .LVU49
 276 00ce FC01      		movw r30,r24
  62:ATMega32_utility_bib.cpp **** 	uint16_t adcwert=0;
 277               		.loc 1 62 2 is_stmt 1 view .LVU50
 278               	.LVL15:
  63:ATMega32_utility_bib.cpp **** 	// REFS1:0 = 00 => AREF externe Referenzspannung (=5V beim RNCTRL1.4)
  64:ATMega32_utility_bib.cpp ****   	// ADLAR   =  1 => Wandlungsergebnis ist linksausgerichtet
  65:ATMega32_utility_bib.cpp ****   	//                 ADCH: ADC9...ADC2
  66:ATMega32_utility_bib.cpp ****   	//                 ADCL: ADC1...ADC0
  67:ATMega32_utility_bib.cpp **** 	ADMUX  = (0<<REFS1) | (0<<REFS0) | (0<<ADLAR);
 279               		.loc 1 67 2 view .LVU51
 280               		.loc 1 67 9 is_stmt 0 view .LVU52
 281 00d0 17B8      		out 0x7,__zero_reg__
  68:ATMega32_utility_bib.cpp **** 	uint8_t ADChan = kanal;
 282               		.loc 1 68 2 is_stmt 1 view .LVU53
 283               	.LVL16:
  69:ATMega32_utility_bib.cpp **** 	ADMUX= (ADMUX & 0b11100000) | (ADChan & 0b00011111);
 284               		.loc 1 69 2 view .LVU54
 285               		.loc 1 69 16 is_stmt 0 view .LVU55
 286 00d2 97B1      		in r25,0x7
 287               		.loc 1 69 40 view .LVU56
 288 00d4 8081      		ld r24,Z
 289               	.LVL17:
 290               		.loc 1 69 40 view .LVU57
 291 00d6 8F71      		andi r24,lo8(31)
 292               	.LVL18:
 293               		.loc 1 69 16 view .LVU58
 294 00d8 907E      		andi r25,lo8(-32)
 295               		.loc 1 69 30 view .LVU59
 296 00da 892B      		or r24,r25
 297               		.loc 1 69 7 view .LVU60
 298 00dc 87B9      		out 0x7,r24
 299               	.LVL19:
  70:ATMega32_utility_bib.cpp **** 	
  71:ATMega32_utility_bib.cpp **** 	// ADEN = 1 => AD-Wandler freigeben
  72:ATMega32_utility_bib.cpp **** 	// ADSC = 1 => AD-Wandlung starten
  73:ATMega32_utility_bib.cpp **** 	// ADATE = 1 => Auto-Trigger freigeben
  74:ATMega32_utility_bib.cpp **** 	// ADPS2:0 = 111 => Taktvorteiler festlegen: 128
  75:ATMega32_utility_bib.cpp **** 	//                  Muss so eingestellt werden, dass der AD-Wandlertakt
  76:ATMega32_utility_bib.cpp **** 	//                  50..200kHz beträgt.
  77:ATMega32_utility_bib.cpp **** 	//                  16MHz uC-Takt : 128 = 125kHz  
  78:ATMega32_utility_bib.cpp **** 	ADCSRA = (1<<ADEN) | (1<<ADSC) | (1<< ADPS2) | (1<<ADPS1) | (1<<ADPS0);
 300               		.loc 1 78 2 is_stmt 1 view .LVU61
 301               		.loc 1 78 9 is_stmt 0 view .LVU62
 302 00de 87EC      		ldi r24,lo8(-57)
 303 00e0 86B9      		out 0x6,r24
  79:ATMega32_utility_bib.cpp **** 	
  80:ATMega32_utility_bib.cpp **** 	// AD-Wandlung starten
  81:ATMega32_utility_bib.cpp **** 	
  82:ATMega32_utility_bib.cpp **** 	ADCSRA |= (1<<ADSC);
 304               		.loc 1 82 2 is_stmt 1 view .LVU63
 305               		.loc 1 82 9 is_stmt 0 view .LVU64
 306 00e2 369A      		sbi 0x6,6
 307               	.L9:
  83:ATMega32_utility_bib.cpp **** 	while(BIT_IS_CLR(ADCSRA,ADIF))
 308               		.loc 1 83 2 is_stmt 1 view .LVU65
 309               		.loc 1 83 8 view .LVU66
 310 00e4 349B      		sbis 0x6,4
 311 00e6 00C0      		rjmp .L9
  84:ATMega32_utility_bib.cpp **** 	{
  85:ATMega32_utility_bib.cpp **** 	}
  86:ATMega32_utility_bib.cpp **** 	
  87:ATMega32_utility_bib.cpp **** 	adcwert=ADCW;
 312               		.loc 1 87 2 view .LVU67
 313               		.loc 1 87 9 is_stmt 0 view .LVU68
 314 00e8 84B1      		in r24,0x4
 315 00ea 95B1      		in r25,0x4+1
 316               	.LVL20:
  88:ATMega32_utility_bib.cpp **** 	
  89:ATMega32_utility_bib.cpp **** 	return adcwert;
 317               		.loc 1 89 2 is_stmt 1 view .LVU69
 318               	/* epilogue start */
  90:ATMega32_utility_bib.cpp **** }
 319               		.loc 1 90 1 is_stmt 0 view .LVU70
 320 00ec 0895      		ret
 321               		.cfi_endproc
 322               	.LFE20:
 324               	.global	_ZN6ButtonC2Ev
 326               	_ZN6ButtonC2Ev:
 327               	.LVL21:
 328               	.LFB22:
  91:ATMega32_utility_bib.cpp **** Button::Button(){}
 329               		.loc 1 91 1 is_stmt 1 view -0
 330               		.cfi_startproc
 331               	/* prologue: function */
 332               	/* frame size = 0 */
 333               	/* stack size = 0 */
 334               	.L__stack_usage = 0
 335               	/* epilogue start */
 336               		.loc 1 91 18 is_stmt 0 view .LVU72
 337 00ee 0895      		ret
 338               		.cfi_endproc
 339               	.LFE22:
 341               	.global	_ZN5TimerC1Ev
 342               		.set	_ZN5TimerC1Ev,_ZN6ButtonC2Ev
 343               	.global	_ZN5TimerC2Ev
 344               		.set	_ZN5TimerC2Ev,_ZN6ButtonC2Ev
 345               	.global	_ZN6ButtonC1Ev
 346               		.set	_ZN6ButtonC1Ev,_ZN6ButtonC2Ev
 347               	.global	_ZN6Button11Button_readEv
 349               	_ZN6Button11Button_readEv:
 350               	.LVL22:
 351               	.LFB24:
  92:ATMega32_utility_bib.cpp **** uint8_t Button::Button_read(void)
  93:ATMega32_utility_bib.cpp **** {
 352               		.loc 1 93 1 is_stmt 1 view -0
 353               		.cfi_startproc
 354               		.loc 1 93 1 is_stmt 0 view .LVU74
 355 00f0 CF93      		push r28
 356               	.LCFI10:
 357               		.cfi_def_cfa_offset 3
 358               		.cfi_offset 28, -2
 359 00f2 DF93      		push r29
 360               	.LCFI11:
 361               		.cfi_def_cfa_offset 4
 362               		.cfi_offset 29, -3
 363 00f4 0F92      		push __tmp_reg__
 364               	.LCFI12:
 365               		.cfi_def_cfa_offset 5
 366 00f6 CDB7      		in r28,__SP_L__
 367 00f8 DEB7      		in r29,__SP_H__
 368               	.LCFI13:
 369               		.cfi_def_cfa_register 28
 370               	/* prologue: function */
 371               	/* frame size = 1 */
 372               	/* stack size = 3 */
 373               	.L__stack_usage = 3
  94:ATMega32_utility_bib.cpp **** uint8_t taste=0;
 374               		.loc 1 94 1 is_stmt 1 view .LVU75
 375               	.LVL23:
  95:ATMega32_utility_bib.cpp **** ADC_read pin(7);
 376               		.loc 1 95 1 view .LVU76
 377               	.LBB14:
 378               	.LBI14:
  58:ATMega32_utility_bib.cpp **** 
 379               		.loc 1 58 1 view .LVU77
 380               	.LBB15:
 381               	.LBB16:
  58:ATMega32_utility_bib.cpp **** 
 382               		.loc 1 58 48 is_stmt 0 view .LVU78
 383 00fa 87E0      		ldi r24,lo8(7)
 384               	.LVL24:
  58:ATMega32_utility_bib.cpp **** 
 385               		.loc 1 58 48 view .LVU79
 386 00fc 8983      		std Y+1,r24
 387               	.LVL25:
  58:ATMega32_utility_bib.cpp **** 
 388               		.loc 1 58 48 view .LVU80
 389               	.LBE16:
 390               	.LBE15:
 391               	.LBE14:
  96:ATMega32_utility_bib.cpp **** uint16_t analog7 = pin.adcwert(); // ADC in Pin 7
 392               		.loc 1 96 1 is_stmt 1 view .LVU81
 393               		.loc 1 96 31 is_stmt 0 view .LVU82
 394 00fe CE01      		movw r24,r28
 395 0100 0196      		adiw r24,1
 396 0102 0E94 0000 		call _ZN8ADC_read7adcwertEv
 397               	.LVL26:
 398 0106 9C01      		movw r18,r24
 399               	.LVL27:
  97:ATMega32_utility_bib.cpp **** 
  98:ATMega32_utility_bib.cpp ****   SET_BIT(PORTA,7);
 400               		.loc 1 98 3 is_stmt 1 view .LVU83
 401 0108 DF9A      		sbi 0x1b,7
  99:ATMega32_utility_bib.cpp ****        _delay_ms(1);
 402               		.loc 1 99 8 view .LVU84
 403               	.LVL28:
 404               	.LBB17:
 405               	.LBI17:
 406               		.file 2 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h"
   1:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /* Copyright (c) 2002, Marek Michalkiewicz
   2:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Copyright (c) 2004,2005,2007 Joerg Wunsch
   3:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Copyright (c) 2007  Florin-Viorel Petrov
   4:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    All rights reserved.
   5:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
   6:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Redistribution and use in source and binary forms, with or without
   7:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    modification, are permitted provided that the following conditions are met:
   8:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
   9:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    * Redistributions of source code must retain the above copyright
  10:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      notice, this list of conditions and the following disclaimer.
  11:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  12:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    * Redistributions in binary form must reproduce the above copyright
  13:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      notice, this list of conditions and the following disclaimer in
  14:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      the documentation and/or other materials provided with the
  15:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      distribution.
  16:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  17:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    * Neither the name of the copyright holders nor the names of
  18:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      contributors may be used to endorse or promote products derived
  19:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      from this software without specific prior written permission.
  20:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  21:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  25:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   POSSIBILITY OF SUCH DAMAGE. */
  32:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  33:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /* $Id: delay.h.in 2506 2016-02-08 10:05:45Z joerg_wunsch $ */
  34:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  35:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #ifndef _UTIL_DELAY_H_
  36:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #define _UTIL_DELAY_H_ 1
  37:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  38:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #ifndef __DOXYGEN__
  39:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #  ifndef __HAS_DELAY_CYCLES
  40:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #    define __HAS_DELAY_CYCLES 1
  41:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #  endif
  42:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #endif  /* __DOXYGEN__ */
  43:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  44:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #include <inttypes.h>
  45:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #include <util/delay_basic.h>
  46:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #include <math.h>
  47:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  48:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /** \file */
  49:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /** \defgroup util_delay <util/delay.h>: Convenience functions for busy-wait delay loops
  50:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \code
  51:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     #define F_CPU 1000000UL  // 1 MHz
  52:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     //#define F_CPU 14.7456E6
  53:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     #include <util/delay.h>
  54:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \endcode
  55:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  56:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \note As an alternative method, it is possible to pass the
  57:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     F_CPU macro down to the compiler from the Makefile.
  58:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     Obviously, in that case, no \c \#define statement should be
  59:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     used.
  60:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  61:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     The functions in this header file are wrappers around the basic
  62:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     busy-wait functions from <util/delay_basic.h>.  They are meant as
  63:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     convenience functions where actual time values can be specified
  64:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     rather than a number of cycles to wait for.  The idea behind is
  65:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     that compile-time constant expressions will be eliminated by
  66:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     compiler optimization so floating-point expressions can be used
  67:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     to calculate the number of delay cycles needed based on the CPU
  68:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     frequency passed by the macro F_CPU.
  69:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  70:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \note In order for these functions to work as intended, compiler
  71:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     optimizations <em>must</em> be enabled, and the delay time
  72:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     <em>must</em> be an expression that is a known constant at
  73:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     compile-time.  If these requirements are not met, the resulting
  74:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     delay will be much longer (and basically unpredictable), and
  75:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     applications that otherwise do not use floating-point calculations
  76:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     will experience severe code bloat by the floating-point library
  77:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     routines linked into the application.
  78:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  79:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     The functions available allow the specification of microsecond, and
  80:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     millisecond delays directly, using the application-supplied macro
  81:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     F_CPU as the CPU clock frequency (in Hertz).
  82:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  83:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** */
  84:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  85:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #if !defined(__DOXYGEN__)
  86:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** static __inline__ void _delay_us(double __us) __attribute__((__always_inline__));
  87:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** static __inline__ void _delay_ms(double __ms) __attribute__((__always_inline__));
  88:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #endif
  89:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  90:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #ifndef F_CPU
  91:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /* prevent compiler error by supplying a default */
  92:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** # warning "F_CPU not defined for <util/delay.h>"
  93:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /** \ingroup util_delay
  94:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \def F_CPU
  95:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \brief CPU frequency in Hz
  96:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  97:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     The macro F_CPU specifies the CPU frequency to be considered by
  98:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     the delay macros.  This macro is normally supplied by the
  99:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     environment (e.g. from within a project header, or the project's
 100:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     Makefile).  The value 1 MHz here is only provided as a "vanilla"
 101:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     fallback if no such user-provided definition could be found.
 102:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 103:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     In terms of the delay functions, the CPU frequency can be given as
 104:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     a floating-point constant (e.g. 3.6864E6 for 3.6864 MHz).
 105:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     However, the macros in <util/setbaud.h> require it to be an
 106:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     integer value.
 107:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****  */
 108:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** # define F_CPU 1000000UL
 109:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #endif
 110:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 111:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #ifndef __OPTIMIZE__
 112:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** # warning "Compiler optimizations disabled; functions from <util/delay.h> won't work as designed"
 113:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #endif
 114:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 115:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 116:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   !defined(__DELAY_BACKWARD_COMPATIBLE__) &&	   \
 117:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   __STDC_HOSTED__
 118:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #  include <math.h>
 119:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #endif
 120:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 121:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /**
 122:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    \ingroup util_delay
 123:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 124:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Perform a delay of \c __ms milliseconds, using _delay_loop_2().
 125:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 126:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    The macro F_CPU is supposed to be defined to a
 127:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    constant defining the CPU clock frequency (in Hertz).
 128:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 129:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    The maximal possible delay is 262.14 ms / F_CPU in MHz.
 130:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 131:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    When the user request delay which exceed the maximum possible one,
 132:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    _delay_ms() provides a decreased resolution functionality. In this
 133:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    mode _delay_ms() will work with a resolution of 1/10 ms, providing
 134:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    delays up to 6.5535 seconds (independent from CPU frequency).  The
 135:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    user will not be informed about decreased resolution.
 136:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 137:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    If the avr-gcc toolchain has __builtin_avr_delay_cycles()
 138:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    support, maximal possible delay is 4294967.295 ms/ F_CPU in MHz. For
 139:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    values greater than the maximal possible delay, overflows results in
 140:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    no delay i.e., 0ms.
 141:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 142:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Conversion of \c __ms into clock cycles may not always result in
 143:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    integer.  By default, the clock cycles rounded up to next
 144:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    integer. This ensures that the user gets at least \c __ms
 145:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    microseconds of delay.
 146:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 147:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Alternatively, by defining the macro \c __DELAY_ROUND_DOWN__, or
 148:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    \c __DELAY_ROUND_CLOSEST__, before including this header file, the
 149:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    algorithm can be made to round down, or round to closest integer,
 150:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    respectively.
 151:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 152:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    \note
 153:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 154:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    The implementation of _delay_ms() based on
 155:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    __builtin_avr_delay_cycles() is not backward compatible with older
 156:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    implementations.  In order to get functionality backward compatible
 157:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    with previous versions, the macro \c "__DELAY_BACKWARD_COMPATIBLE__"
 158:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    must be defined before including this header file. Also, the
 159:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    backward compatible algorithm will be chosen if the code is
 160:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    compiled in a <em>freestanding environment</em> (GCC option
 161:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    \c -ffreestanding), as the math functions required for rounding are
 162:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    not available to the compiler then.
 163:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 164:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****  */
 165:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** void
 166:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** _delay_ms(double __ms)
 407               		.loc 2 166 1 view .LVU85
 408               	.LBB18:
 167:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** {
 168:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	double __tmp ;
 409               		.loc 2 168 2 view .LVU86
 169:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 170:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   !defined(__DELAY_BACKWARD_COMPATIBLE__) &&	   \
 171:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   __STDC_HOSTED__
 172:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	uint32_t __ticks_dc;
 410               		.loc 2 172 2 view .LVU87
 173:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 411               		.loc 2 173 2 view .LVU88
 174:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e3) * __ms;
 412               		.loc 2 174 2 view .LVU89
 175:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 176:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	#if defined(__DELAY_ROUND_DOWN__)
 177:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)fabs(__tmp);
 178:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 179:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	#elif defined(__DELAY_ROUND_CLOSEST__)
 180:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(fabs(__tmp)+0.5);
 181:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 182:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	#else
 183:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 		//round up by default
 184:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
 413               		.loc 2 184 3 view .LVU90
 185:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	#endif
 186:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 187:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	__builtin_avr_delay_cycles(__ticks_dc);
 414               		.loc 2 187 2 view .LVU91
 415               		.loc 2 187 28 is_stmt 0 view .LVU92
 416 010a 8FE9      		ldi r24,lo8(3999)
 417 010c 9FE0      		ldi r25,hi8(3999)
 418 010e 0197      	1:	sbiw r24,1
 419 0110 01F4      		brne 1b
 420 0112 00C0      		rjmp .
 421 0114 0000      		nop
 422               	.LVL29:
 423               		.loc 2 187 28 view .LVU93
 424               	.LBE18:
 425               	.LBE17:
 100:ATMega32_utility_bib.cpp ****        CLR_BIT(PORTA,7);
 426               		.loc 1 100 8 is_stmt 1 view .LVU94
 427 0116 DF98      		cbi 0x1b,7
 101:ATMega32_utility_bib.cpp ****        
 102:ATMega32_utility_bib.cpp **** 	if((analog7>337) && (analog7<=342)) {taste = 1; }
 428               		.loc 1 102 2 view .LVU95
 429               		.loc 1 102 19 is_stmt 0 view .LVU96
 430 0118 C901      		movw r24,r18
 431 011a 8255      		subi r24,82
 432 011c 9140      		sbci r25,1
 433               		.loc 1 102 2 view .LVU97
 434 011e 8530      		cpi r24,5
 435 0120 9105      		cpc r25,__zero_reg__
 436 0122 00F0      		brlo .L15
 103:ATMega32_utility_bib.cpp **** 	else if((analog7>=268) && (analog7<=274)) {taste = 2;}
 437               		.loc 1 103 7 is_stmt 1 view .LVU98
 438               		.loc 1 103 25 is_stmt 0 view .LVU99
 439 0124 8A5B      		subi r24,-70
 440 0126 9F4F      		sbci r25,-1
 441               		.loc 1 103 7 view .LVU100
 442 0128 8730      		cpi r24,7
 443 012a 9105      		cpc r25,__zero_reg__
 444 012c 00F0      		brlo .L16
 104:ATMega32_utility_bib.cpp **** 	else if((analog7>=200) && (analog7<=206)) {taste = 3;}
 445               		.loc 1 104 7 is_stmt 1 view .LVU101
 446               		.loc 1 104 25 is_stmt 0 view .LVU102
 447 012e 8C5B      		subi r24,-68
 448 0130 9F4F      		sbci r25,-1
 449               		.loc 1 104 7 view .LVU103
 450 0132 8730      		cpi r24,7
 451 0134 9105      		cpc r25,__zero_reg__
 452 0136 00F0      		brlo .L17
 105:ATMega32_utility_bib.cpp **** 	else if((analog7>=132) && (analog7<=138)) {taste = 4;}
 453               		.loc 1 105 7 is_stmt 1 view .LVU104
 454               		.loc 1 105 25 is_stmt 0 view .LVU105
 455 0138 8C5B      		subi r24,-68
 456 013a 9F4F      		sbci r25,-1
 457               		.loc 1 105 7 view .LVU106
 458 013c 0797      		sbiw r24,7
 459 013e 00F0      		brlo .L18
 106:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 460               		.loc 1 106 7 is_stmt 1 view .LVU107
 461               		.loc 1 106 24 is_stmt 0 view .LVU108
 462 0140 2054      		subi r18,64
 463 0142 3109      		sbc r19,__zero_reg__
 464               	.LVL30:
 107:ATMega32_utility_bib.cpp **** 	else     {taste=0xff;}
 465               		.loc 1 107 17 view .LVU109
 466 0144 8FEF      		ldi r24,lo8(-1)
 106:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 467               		.loc 1 106 7 view .LVU110
 468 0146 2730      		cpi r18,7
 469 0148 3105      		cpc r19,__zero_reg__
 470 014a 00F4      		brsh .L13
 106:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 471               		.loc 1 106 49 view .LVU111
 472 014c 85E0      		ldi r24,lo8(5)
 473               	.LVL31:
 108:ATMega32_utility_bib.cpp **** 	
 109:ATMega32_utility_bib.cpp **** 	return taste;
 474               		.loc 1 109 2 is_stmt 1 view .LVU112
 475               		.loc 1 109 9 is_stmt 0 view .LVU113
 476 014e 00C0      		rjmp .L13
 477               	.LVL32:
 478               	.L15:
 102:ATMega32_utility_bib.cpp **** 	else if((analog7>=268) && (analog7<=274)) {taste = 2;}
 479               		.loc 1 102 45 view .LVU114
 480 0150 81E0      		ldi r24,lo8(1)
 481               	.LVL33:
 482               	.L13:
 483               	/* epilogue start */
 110:ATMega32_utility_bib.cpp **** }
 484               		.loc 1 110 1 view .LVU115
 485 0152 0F90      		pop __tmp_reg__
 486 0154 DF91      		pop r29
 487 0156 CF91      		pop r28
 488 0158 0895      		ret
 489               	.LVL34:
 490               	.L16:
 103:ATMega32_utility_bib.cpp **** 	else if((analog7>=200) && (analog7<=206)) {taste = 3;}
 491               		.loc 1 103 51 view .LVU116
 492 015a 82E0      		ldi r24,lo8(2)
 493 015c 00C0      		rjmp .L13
 494               	.L17:
 104:ATMega32_utility_bib.cpp **** 	else if((analog7>=132) && (analog7<=138)) {taste = 4;}
 495               		.loc 1 104 51 view .LVU117
 496 015e 83E0      		ldi r24,lo8(3)
 497 0160 00C0      		rjmp .L13
 498               	.L18:
 105:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 499               		.loc 1 105 51 view .LVU118
 500 0162 84E0      		ldi r24,lo8(4)
 501 0164 00C0      		rjmp .L13
 502               		.cfi_endproc
 503               	.LFE24:
 505               	.global	_ZN5Timer25Timer_0_Overflow_ISR_initEv
 507               	_ZN5Timer25Timer_0_Overflow_ISR_initEv:
 508               	.LVL35:
 509               	.LFB28:
 111:ATMega32_utility_bib.cpp **** 
 112:ATMega32_utility_bib.cpp **** // Timer0
 113:ATMega32_utility_bib.cpp **** Timer::Timer(){}
 114:ATMega32_utility_bib.cpp **** 
 115:ATMega32_utility_bib.cpp **** // Init Timer0 Overflow ISR
 116:ATMega32_utility_bib.cpp **** // Vorteiler = 64 ; 16 MHZ / 64 =250000 => 4 uS pro Tick
 117:ATMega32_utility_bib.cpp **** void Timer::Timer_0_Overflow_ISR_init()
 118:ATMega32_utility_bib.cpp **** {
 510               		.loc 1 118 1 is_stmt 1 view -0
 511               		.cfi_startproc
 512               	/* prologue: function */
 513               	/* frame size = 0 */
 514               	/* stack size = 0 */
 515               	.L__stack_usage = 0
 119:ATMega32_utility_bib.cpp **** 
 120:ATMega32_utility_bib.cpp **** 
 121:ATMega32_utility_bib.cpp **** // Timer0 initialisieren
 122:ATMega32_utility_bib.cpp ****   	// Zählerstandsregister zurücksetzen
 123:ATMega32_utility_bib.cpp ****   	TCNT0 = 0;// Startwert
 516               		.loc 1 123 4 view .LVU120
 517               		.loc 1 123 10 is_stmt 0 view .LVU121
 518 0166 12BE      		out 0x32,__zero_reg__
 124:ATMega32_utility_bib.cpp ****   	// Vergleichsregister zurücksetzen
 125:ATMega32_utility_bib.cpp ****   	OCR0  = 0; // => Zähler zählt bis 255
 519               		.loc 1 125 4 is_stmt 1 view .LVU122
 520               		.loc 1 125 10 is_stmt 0 view .LVU123
 521 0168 1CBE      		out 0x3c,__zero_reg__
 126:ATMega32_utility_bib.cpp ****   	
 127:ATMega32_utility_bib.cpp ****   	// Konfigurationsregister:
 128:ATMega32_utility_bib.cpp ****   	// WGM01:0 = Normaler Betrieb
 129:ATMega32_utility_bib.cpp ****   	// COM01:0 = Normaler Betrieb
 130:ATMega32_utility_bib.cpp ****   	// CS02:0  = Vorteiler 64
 131:ATMega32_utility_bib.cpp **** 	TCCR0 = (0<<WGM01) | (0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<CS02) | (1<<CS01) | (1<<CS00);
 522               		.loc 1 131 2 is_stmt 1 view .LVU124
 523               		.loc 1 131 8 is_stmt 0 view .LVU125
 524 016a 83E0      		ldi r24,lo8(3)
 525               	.LVL36:
 526               		.loc 1 131 8 view .LVU126
 527 016c 83BF      		out 0x33,r24
 132:ATMega32_utility_bib.cpp **** 
 133:ATMega32_utility_bib.cpp **** 	
 134:ATMega32_utility_bib.cpp **** 	//Interruptmaskenregister setzen
 135:ATMega32_utility_bib.cpp **** 	//TOIE0 = INT auslösen bei Überlauf Timer0 aktiv
 136:ATMega32_utility_bib.cpp **** 	TIMSK=(1<<TOIE0);
 528               		.loc 1 136 2 is_stmt 1 view .LVU127
 529               		.loc 1 136 7 is_stmt 0 view .LVU128
 530 016e 81E0      		ldi r24,lo8(1)
 531 0170 89BF      		out 0x39,r24
 137:ATMega32_utility_bib.cpp **** 	
 138:ATMega32_utility_bib.cpp **** 	//Interrupts global freigeben
 139:ATMega32_utility_bib.cpp **** 	sei();
 532               		.loc 1 139 2 is_stmt 1 view .LVU129
 533               		.loc 1 139 7 is_stmt 0 view .LVU130
 534               	/* #APP */
 535               	 ;  139 "ATMega32_utility_bib.cpp" 1
 536 0172 7894      		sei
 537               	 ;  0 "" 2
 140:ATMega32_utility_bib.cpp **** 	
 141:ATMega32_utility_bib.cpp **** 	// Interrupts nicht mehr freigeben
 142:ATMega32_utility_bib.cpp **** 	// cli()
 143:ATMega32_utility_bib.cpp **** return;
 538               		.loc 1 143 1 is_stmt 1 view .LVU131
 539               	/* #NOAPP */
 540               	/* epilogue start */
 144:ATMega32_utility_bib.cpp **** }
 541               		.loc 1 144 1 is_stmt 0 view .LVU132
 542 0174 0895      		ret
 543               		.cfi_endproc
 544               	.LFE28:
 546               	.global	_ZN5Timer24Timer_0_Compare_ISR_initEv
 548               	_ZN5Timer24Timer_0_Compare_ISR_initEv:
 549               	.LVL37:
 550               	.LFB29:
 145:ATMega32_utility_bib.cpp **** /*
 146:ATMega32_utility_bib.cpp **** // ISR Aufruf im Hauptprogramm
 147:ATMega32_utility_bib.cpp **** // Overflow Interrupt
 148:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 149:ATMega32_utility_bib.cpp **** //  Interrupt Service Routinen
 150:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 151:ATMega32_utility_bib.cpp **** // Interrupt-Service-Routine für den Interrupt bei Überlauf des Timer0
 152:ATMega32_utility_bib.cpp **** // ISR: Schlüsselwort für Compiler, dass dies eine ISR ist
 153:ATMega32_utility_bib.cpp **** // TIMER0_OVF_vect: Information an den Compiler, mit welchem Interrupt
 154:ATMega32_utility_bib.cpp **** //                  diese ISR verknüpft werden soll. Der Bezeichner "TIMER0_OVF_vect"
 155:ATMega32_utility_bib.cpp **** //                  ist wie alle anderen ISR-Bezeichner in "avr/interrupt.h" definiert.
 156:ATMega32_utility_bib.cpp **** ISR(TIMER0_OVF_vect)
 157:ATMega32_utility_bib.cpp **** {
 158:ATMega32_utility_bib.cpp ****  
 159:ATMega32_utility_bib.cpp ****  // tue etwas beim Überlauf von TCNT0
 160:ATMega32_utility_bib.cpp ****  
 161:ATMega32_utility_bib.cpp ****  }
 162:ATMega32_utility_bib.cpp **** 
 163:ATMega32_utility_bib.cpp **** */
 164:ATMega32_utility_bib.cpp **** 
 165:ATMega32_utility_bib.cpp **** // Init Timer0 Compare ISR
 166:ATMega32_utility_bib.cpp **** // Vorteiler = 64 , OCR0 = 250 => 1ms pro Überlauf
 167:ATMega32_utility_bib.cpp **** void Timer::Timer_0_Compare_ISR_init()
 168:ATMega32_utility_bib.cpp **** {
 551               		.loc 1 168 1 is_stmt 1 view -0
 552               		.cfi_startproc
 553               	/* prologue: function */
 554               	/* frame size = 0 */
 555               	/* stack size = 0 */
 556               	.L__stack_usage = 0
 169:ATMega32_utility_bib.cpp **** // Timer0 initialisieren
 170:ATMega32_utility_bib.cpp ****   	// Zählerstandsregister zurücksetzen
 171:ATMega32_utility_bib.cpp ****   	TCNT0 = 0;// Startwert
 557               		.loc 1 171 4 view .LVU134
 558               		.loc 1 171 10 is_stmt 0 view .LVU135
 559 0176 12BE      		out 0x32,__zero_reg__
 172:ATMega32_utility_bib.cpp ****   	// Vergleichsregister zurücksetzen
 173:ATMega32_utility_bib.cpp ****   	OCR0  = 250; // => Zähler zählt bis 250 => 1ms 
 560               		.loc 1 173 4 is_stmt 1 view .LVU136
 561               		.loc 1 173 10 is_stmt 0 view .LVU137
 562 0178 8AEF      		ldi r24,lo8(-6)
 563               	.LVL38:
 564               		.loc 1 173 10 view .LVU138
 565 017a 8CBF      		out 0x3c,r24
 174:ATMega32_utility_bib.cpp ****   	
 175:ATMega32_utility_bib.cpp ****   	// Konfigurationsregister:
 176:ATMega32_utility_bib.cpp ****   	// WGM01:0 = Normaler Betrieb
 177:ATMega32_utility_bib.cpp ****   	// COM01:0 = Normaler Betrieb
 178:ATMega32_utility_bib.cpp ****   	// CS02:0  = Vorteiler 64
 179:ATMega32_utility_bib.cpp **** 	TCCR0 = (0<<WGM01) | (0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<CS02) | (1<<CS01) | (1<<CS00);
 566               		.loc 1 179 2 is_stmt 1 view .LVU139
 567               		.loc 1 179 8 is_stmt 0 view .LVU140
 568 017c 83E0      		ldi r24,lo8(3)
 569 017e 83BF      		out 0x33,r24
 180:ATMega32_utility_bib.cpp **** 
 181:ATMega32_utility_bib.cpp **** 	
 182:ATMega32_utility_bib.cpp **** 	//Interruptmaskenregister setzen
 183:ATMega32_utility_bib.cpp **** 	//COIE0 = INT auslösen bei Überlauf Timer0 aktiv
 184:ATMega32_utility_bib.cpp **** 	TIMSK=(1<<OCIE0);
 570               		.loc 1 184 2 is_stmt 1 view .LVU141
 571               		.loc 1 184 7 is_stmt 0 view .LVU142
 572 0180 82E0      		ldi r24,lo8(2)
 573 0182 89BF      		out 0x39,r24
 185:ATMega32_utility_bib.cpp **** 	
 186:ATMega32_utility_bib.cpp **** 	//Interrupts global freigeben
 187:ATMega32_utility_bib.cpp **** 	sei();
 574               		.loc 1 187 2 is_stmt 1 view .LVU143
 575               		.loc 1 187 7 is_stmt 0 view .LVU144
 576               	/* #APP */
 577               	 ;  187 "ATMega32_utility_bib.cpp" 1
 578 0184 7894      		sei
 579               	 ;  0 "" 2
 188:ATMega32_utility_bib.cpp **** 	
 189:ATMega32_utility_bib.cpp **** 	// Interrupts nicht mehr freigeben
 190:ATMega32_utility_bib.cpp **** 	// cli()
 191:ATMega32_utility_bib.cpp **** 	
 192:ATMega32_utility_bib.cpp **** 	return;
 580               		.loc 1 192 2 is_stmt 1 view .LVU145
 581               	/* #NOAPP */
 582               	/* epilogue start */
 193:ATMega32_utility_bib.cpp **** }
 583               		.loc 1 193 1 is_stmt 0 view .LVU146
 584 0186 0895      		ret
 585               		.cfi_endproc
 586               	.LFE29:
 588               	.global	_ZN5USARTC2Ehhhm
 590               	_ZN5USARTC2Ehhhm:
 591               	.LVL39:
 592               	.LFB31:
 194:ATMega32_utility_bib.cpp **** 
 195:ATMega32_utility_bib.cpp **** /*
 196:ATMega32_utility_bib.cpp **** // Compare " Vergleichsregister" Interrupt
 197:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 198:ATMega32_utility_bib.cpp **** //  Interrupt Service Routinen
 199:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 200:ATMega32_utility_bib.cpp **** // Interrupt-Service-Routine für den Interrupt bei Überlauf des Timer0
 201:ATMega32_utility_bib.cpp **** // ISR: Schlüsselwort für Compiler, dass dies eine ISR ist
 202:ATMega32_utility_bib.cpp **** // TIMER0_COMP_vect: Information an den Compiler, mit welchem Interrupt
 203:ATMega32_utility_bib.cpp **** //                  diese ISR verknüpft werden soll. Der Bezeichner "TIMER0_COM_vect"
 204:ATMega32_utility_bib.cpp **** //                  ist wie alle anderen ISR-Bezeichner in "avr/interrupt.h" definiert.
 205:ATMega32_utility_bib.cpp **** ISR(TIMER0_COMP_vect)
 206:ATMega32_utility_bib.cpp **** {
 207:ATMega32_utility_bib.cpp **** // tue etwas beim Überlauf von OCR0
 208:ATMega32_utility_bib.cpp ****  
 209:ATMega32_utility_bib.cpp ****  }
 210:ATMega32_utility_bib.cpp **** */
 211:ATMega32_utility_bib.cpp **** 
 212:ATMega32_utility_bib.cpp **** 
 213:ATMega32_utility_bib.cpp **** // USART
 214:ATMega32_utility_bib.cpp **** USART::USART(uint8_t _CharBits, uint8_t _ParBit, uint8_t _StopBits, uint32_t _Baudrate) : CharBits(
 593               		.loc 1 214 1 is_stmt 1 view -0
 594               		.cfi_startproc
 595               		.loc 1 214 1 is_stmt 0 view .LVU148
 596 0188 8F92      		push r8
 597               	.LCFI14:
 598               		.cfi_def_cfa_offset 3
 599               		.cfi_offset 8, -2
 600 018a 9F92      		push r9
 601               	.LCFI15:
 602               		.cfi_def_cfa_offset 4
 603               		.cfi_offset 9, -3
 604 018c AF92      		push r10
 605               	.LCFI16:
 606               		.cfi_def_cfa_offset 5
 607               		.cfi_offset 10, -4
 608 018e BF92      		push r11
 609               	.LCFI17:
 610               		.cfi_def_cfa_offset 6
 611               		.cfi_offset 11, -5
 612 0190 EF92      		push r14
 613               	.LCFI18:
 614               		.cfi_def_cfa_offset 7
 615               		.cfi_offset 14, -6
 616 0192 FF92      		push r15
 617               	.LCFI19:
 618               		.cfi_def_cfa_offset 8
 619               		.cfi_offset 15, -7
 620 0194 0F93      		push r16
 621               	.LCFI20:
 622               		.cfi_def_cfa_offset 9
 623               		.cfi_offset 16, -8
 624 0196 1F93      		push r17
 625               	.LCFI21:
 626               		.cfi_def_cfa_offset 10
 627               		.cfi_offset 17, -9
 628               	/* prologue: function */
 629               	/* frame size = 0 */
 630               	/* stack size = 8 */
 631               	.L__stack_usage = 8
 632 0198 FC01      		movw r30,r24
 633 019a 4701      		movw r8,r14
 634 019c 5801      		movw r10,r16
 635               	.LBB19:
 636               		.loc 1 214 167 view .LVU149
 637 019e 6083      		st Z,r22
 638 01a0 4183      		std Z+1,r20
 639 01a2 2283      		std Z+2,r18
 640 01a4 8382      		std Z+3,r8
 641 01a6 9482      		std Z+4,r9
 642 01a8 A582      		std Z+5,r10
 643 01aa B682      		std Z+6,r11
 215:ATMega32_utility_bib.cpp **** {
 216:ATMega32_utility_bib.cpp **** // Vorhandensein und Art des Paritäts-Bits festlegen:
 217:ATMega32_utility_bib.cpp **** 	// Gerade   Parität: Anzahl der '1' wird auf gerade Anzahl ergänzt
 218:ATMega32_utility_bib.cpp **** 	// Ungerade Parität: Anzahl der '1' wird auf ungerade Anzahl ergänzt
 219:ATMega32_utility_bib.cpp **** 	// Keine    Parität: Paritäts-Bit entfällt
 220:ATMega32_utility_bib.cpp ****   if (ParBit == USART_EVEN_PARITY)
 644               		.loc 1 220 3 is_stmt 1 view .LVU150
 221:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (0 << UPM0);  // äquivalent: UCSRC |= (1 << UPM1);
 645               		.loc 1 221 11 is_stmt 0 view .LVU151
 646 01ac 90B5      		in r25,0x20
 220:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (0 << UPM0);  // äquivalent: UCSRC |= (1 << UPM1);
 647               		.loc 1 220 3 view .LVU152
 648 01ae 4130      		cpi r20,lo8(1)
 649 01b0 01F4      		brne .L23
 650               		.loc 1 221 5 is_stmt 1 view .LVU153
 651               		.loc 1 221 11 is_stmt 0 view .LVU154
 652 01b2 9062      		ori r25,lo8(32)
 653               	.L25:
 222:ATMega32_utility_bib.cpp **** 	else
 223:ATMega32_utility_bib.cpp ****   if (ParBit == USART_ODD_PARITY)
 224:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (1 << UPM0);
 225:ATMega32_utility_bib.cpp **** 	else
 226:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << UPM1) | (0 << UPM0);  // brauchen wir eigentlich nicht...
 654               		.loc 1 226 5 is_stmt 1 view .LVU155
 655               		.loc 1 226 11 is_stmt 0 view .LVU156
 656 01b4 90BD      		out 0x20,r25
 227:ATMega32_utility_bib.cpp **** 
 228:ATMega32_utility_bib.cpp ****   // Anzahl der Stop-Bits festlegen: 1 oder 2
 229:ATMega32_utility_bib.cpp ****   if (StopBits == 1)
 657               		.loc 1 229 3 is_stmt 1 view .LVU157
 658 01b6 2130      		cpi r18,lo8(1)
 659 01b8 01F4      		brne .L26
 230:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << USBS);
 660               		.loc 1 230 5 view .LVU158
 661               		.loc 1 230 11 is_stmt 0 view .LVU159
 662 01ba 80B5      		in r24,0x20
 663               	.LVL40:
 664               	.L34:
 231:ATMega32_utility_bib.cpp ****   else
 232:ATMega32_utility_bib.cpp ****   if (StopBits == 2)
 233:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << USBS);
 665               		.loc 1 233 11 view .LVU160
 666 01bc 80BD      		out 0x20,r24
 667               	.L27:
 234:ATMega32_utility_bib.cpp **** 
 235:ATMega32_utility_bib.cpp ****   // Anzahl der Zeichenbits: 5..9
 236:ATMega32_utility_bib.cpp ****   // Üblich sind 8 Bits / Zeichen.
 237:ATMega32_utility_bib.cpp ****   // Bei 9 Zeichenbits muss man die besondere Behandlung des 9.Bits beim
 238:ATMega32_utility_bib.cpp ****   // Lesen und Schreiben beachten. Diese ist in unseren Lese- und Schreibroutinen
 239:ATMega32_utility_bib.cpp ****   // nicht berücksichtigt.
 240:ATMega32_utility_bib.cpp ****   switch (CharBits)
 668               		.loc 1 240 3 is_stmt 1 view .LVU161
 669 01be 6830      		cpi r22,lo8(8)
 670 01c0 01F0      		breq .L36
 671 01c2 00F4      		brsh .L29
 672 01c4 6630      		cpi r22,lo8(6)
 673 01c6 01F0      		breq .L30
 674 01c8 6730      		cpi r22,lo8(7)
 675 01ca 01F0      		breq .L31
 676               	.L32:
 241:ATMega32_utility_bib.cpp ****   {
 242:ATMega32_utility_bib.cpp ****     case 5: // 5 Zeichenbits
 243:ATMega32_utility_bib.cpp ****       break;
 244:ATMega32_utility_bib.cpp **** 
 245:ATMega32_utility_bib.cpp ****     case 6: // 6 Zeichenbits
 246:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ0);
 247:ATMega32_utility_bib.cpp ****       break;
 248:ATMega32_utility_bib.cpp **** 
 249:ATMega32_utility_bib.cpp ****     case 7: // 7 Zeichenbits
 250:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1);
 251:ATMega32_utility_bib.cpp ****       break;
 252:ATMega32_utility_bib.cpp **** 
 253:ATMega32_utility_bib.cpp ****     case 8: // 8 Zeichenbits
 254:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 255:ATMega32_utility_bib.cpp ****       break;
 256:ATMega32_utility_bib.cpp **** 
 257:ATMega32_utility_bib.cpp ****     case 9: // 9 Zeichenbits
 258:ATMega32_utility_bib.cpp ****       UCSRB |= (1 << UCSZ2);
 259:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 260:ATMega32_utility_bib.cpp ****       break;
 261:ATMega32_utility_bib.cpp ****   }
 262:ATMega32_utility_bib.cpp **** 
 263:ATMega32_utility_bib.cpp ****   // Einstellen der Bitrate:
 264:ATMega32_utility_bib.cpp ****   // Bei der Wahl der Bitrate muss der relative Bitratenfehler
 265:ATMega32_utility_bib.cpp ****   // aufgrund der Taktfrequenz des uC beachtet werden.
 266:ATMega32_utility_bib.cpp ****   // Dieser wirkt sich bei höheren Bitraten stärker aus, daher
 267:ATMega32_utility_bib.cpp ****   // darf bei großem Bitratenfehler die Bitrate nicht zu groß
 268:ATMega32_utility_bib.cpp ****   // gewählt werden.
 269:ATMega32_utility_bib.cpp ****   UBRRL = (F_CPU/(16*Baudrate)-1) % 256;
 677               		.loc 1 269 3 view .LVU162
 678               		.loc 1 269 21 is_stmt 0 view .LVU163
 679 01cc A501      		movw r20,r10
 680               	.LVL41:
 681               		.loc 1 269 21 view .LVU164
 682 01ce 9401      		movw r18,r8
 683               	.LVL42:
 684               		.loc 1 269 21 view .LVU165
 685 01d0 84E0      		ldi r24,4
 686               		1:
 687 01d2 220F      		lsl r18
 688 01d4 331F      		rol r19
 689 01d6 441F      		rol r20
 690 01d8 551F      		rol r21
 691 01da 8A95      		dec r24
 692 01dc 01F4      		brne 1b
 693               		.loc 1 269 17 view .LVU166
 694 01de 60E0      		ldi r22,0
 695 01e0 74E2      		ldi r23,lo8(36)
 696 01e2 84EF      		ldi r24,lo8(-12)
 697 01e4 90E0      		ldi r25,0
 698               	.LVL43:
 699               		.loc 1 269 17 view .LVU167
 700 01e6 0E94 0000 		call __udivmodsi4
 701               	.LVL44:
 702               		.loc 1 269 31 view .LVU168
 703 01ea 8FEF      		ldi r24,lo8(-1)
 704 01ec 820F      		add r24,r18
 705               		.loc 1 269 9 view .LVU169
 706 01ee 89B9      		out 0x9,r24
 270:ATMega32_utility_bib.cpp ****   UBRRH = (F_CPU/(16*Baudrate)-1) / 256;
 707               		.loc 1 270 3 is_stmt 1 view .LVU170
 708               		.loc 1 270 31 is_stmt 0 view .LVU171
 709 01f0 2150      		subi r18,1
 710 01f2 3109      		sbc r19,__zero_reg__
 711 01f4 4109      		sbc r20,__zero_reg__
 712 01f6 5109      		sbc r21,__zero_reg__
 713               		.loc 1 270 35 view .LVU172
 714 01f8 232F      		mov r18,r19
 715 01fa 342F      		mov r19,r20
 716 01fc 452F      		mov r20,r21
 717 01fe 5527      		clr r21
 718               		.loc 1 270 9 view .LVU173
 719 0200 20BD      		out 0x20,r18
 271:ATMega32_utility_bib.cpp **** 
 272:ATMega32_utility_bib.cpp ****   // Freigabe der Sende-/Empfangs-Kanäle und uC-Pins
 273:ATMega32_utility_bib.cpp ****   UCSRB |= (1 << RXEN) | (1 << TXEN);
 720               		.loc 1 273 3 is_stmt 1 view .LVU174
 721               		.loc 1 273 9 is_stmt 0 view .LVU175
 722 0202 8AB1      		in r24,0xa
 723 0204 8861      		ori r24,lo8(24)
 724 0206 8AB9      		out 0xa,r24
 725               	/* epilogue start */
 726               	.LBE19:
 274:ATMega32_utility_bib.cpp **** 
 275:ATMega32_utility_bib.cpp **** 
 276:ATMega32_utility_bib.cpp **** 
 277:ATMega32_utility_bib.cpp **** 
 278:ATMega32_utility_bib.cpp **** 
 279:ATMega32_utility_bib.cpp **** }
 727               		.loc 1 279 1 view .LVU176
 728 0208 1F91      		pop r17
 729 020a 0F91      		pop r16
 730 020c FF90      		pop r15
 731 020e EF90      		pop r14
 732               	.LVL45:
 733               		.loc 1 279 1 view .LVU177
 734 0210 BF90      		pop r11
 735 0212 AF90      		pop r10
 736 0214 9F90      		pop r9
 737 0216 8F90      		pop r8
 738 0218 0895      		ret
 739               	.LVL46:
 740               	.L23:
 741               	.LBB20:
 223:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (1 << UPM0);
 742               		.loc 1 223 3 is_stmt 1 view .LVU178
 743 021a 4230      		cpi r20,lo8(2)
 744 021c 01F4      		brne .L25
 224:ATMega32_utility_bib.cpp **** 	else
 745               		.loc 1 224 5 view .LVU179
 224:ATMega32_utility_bib.cpp **** 	else
 746               		.loc 1 224 11 is_stmt 0 view .LVU180
 747 021e 9063      		ori r25,lo8(48)
 748 0220 00C0      		rjmp .L25
 749               	.L26:
 232:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << USBS);
 750               		.loc 1 232 3 is_stmt 1 view .LVU181
 751 0222 2230      		cpi r18,lo8(2)
 752 0224 01F4      		brne .L27
 233:ATMega32_utility_bib.cpp **** 
 753               		.loc 1 233 5 view .LVU182
 233:ATMega32_utility_bib.cpp **** 
 754               		.loc 1 233 11 is_stmt 0 view .LVU183
 755 0226 80B5      		in r24,0x20
 756               	.LVL47:
 233:ATMega32_utility_bib.cpp **** 
 757               		.loc 1 233 11 view .LVU184
 758 0228 8860      		ori r24,lo8(8)
 759 022a 00C0      		rjmp .L34
 760               	.L29:
 240:ATMega32_utility_bib.cpp ****   {
 761               		.loc 1 240 3 view .LVU185
 762 022c 6930      		cpi r22,lo8(9)
 763 022e 01F4      		brne .L32
 257:ATMega32_utility_bib.cpp ****       UCSRB |= (1 << UCSZ2);
 764               		.loc 1 257 5 is_stmt 1 view .LVU186
 258:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 765               		.loc 1 258 7 view .LVU187
 258:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 766               		.loc 1 258 13 is_stmt 0 view .LVU188
 767 0230 529A      		sbi 0xa,2
 768               	.L36:
 259:ATMega32_utility_bib.cpp ****       break;
 769               		.loc 1 259 7 is_stmt 1 view .LVU189
 259:ATMega32_utility_bib.cpp ****       break;
 770               		.loc 1 259 13 is_stmt 0 view .LVU190
 771 0232 80B5      		in r24,0x20
 772 0234 8660      		ori r24,lo8(6)
 773 0236 00C0      		rjmp .L35
 774               	.L30:
 245:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ0);
 775               		.loc 1 245 5 is_stmt 1 view .LVU191
 246:ATMega32_utility_bib.cpp ****       break;
 776               		.loc 1 246 7 view .LVU192
 246:ATMega32_utility_bib.cpp ****       break;
 777               		.loc 1 246 13 is_stmt 0 view .LVU193
 778 0238 80B5      		in r24,0x20
 779 023a 8260      		ori r24,lo8(2)
 780               	.L35:
 259:ATMega32_utility_bib.cpp ****       break;
 781               		.loc 1 259 13 view .LVU194
 782 023c 80BD      		out 0x20,r24
 260:ATMega32_utility_bib.cpp ****   }
 783               		.loc 1 260 7 is_stmt 1 view .LVU195
 784 023e 00C0      		rjmp .L32
 785               	.L31:
 249:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1);
 786               		.loc 1 249 5 view .LVU196
 250:ATMega32_utility_bib.cpp ****       break;
 787               		.loc 1 250 7 view .LVU197
 250:ATMega32_utility_bib.cpp ****       break;
 788               		.loc 1 250 13 is_stmt 0 view .LVU198
 789 0240 80B5      		in r24,0x20
 790 0242 8460      		ori r24,lo8(4)
 791 0244 00C0      		rjmp .L35
 792               	.LBE20:
 793               		.cfi_endproc
 794               	.LFE31:
 796               	.global	_ZN5USARTC1Ehhhm
 797               		.set	_ZN5USARTC1Ehhhm,_ZN5USARTC2Ehhhm
 798               	.global	_ZN5USART9UsartInitEv
 800               	_ZN5USART9UsartInitEv:
 801               	.LVL48:
 802               	.LFB33:
 280:ATMega32_utility_bib.cpp **** void USART::UsartInit()
 281:ATMega32_utility_bib.cpp **** {
 803               		.loc 1 281 1 is_stmt 1 view -0
 804               		.cfi_startproc
 805               	/* prologue: function */
 806               	/* frame size = 0 */
 807               	/* stack size = 0 */
 808               	.L__stack_usage = 0
 809               	/* epilogue start */
 282:ATMega32_utility_bib.cpp **** 
 283:ATMega32_utility_bib.cpp **** /*
 284:ATMega32_utility_bib.cpp **** 	// Vorhandensein und Art des Paritäts-Bits festlegen:
 285:ATMega32_utility_bib.cpp **** 	// Gerade   Parität: Anzahl der '1' wird auf gerade Anzahl ergänzt
 286:ATMega32_utility_bib.cpp **** 	// Ungerade Parität: Anzahl der '1' wird auf ungerade Anzahl ergänzt
 287:ATMega32_utility_bib.cpp **** 	// Keine    Parität: Paritäts-Bit entfällt
 288:ATMega32_utility_bib.cpp ****   if (ParBit == USART_EVEN_PARITY)
 289:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (0 << UPM0);  // äquivalent: UCSRC |= (1 << UPM1);
 290:ATMega32_utility_bib.cpp **** 	else
 291:ATMega32_utility_bib.cpp ****   if (ParBit == USART_ODD_PARITY)
 292:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (1 << UPM0);
 293:ATMega32_utility_bib.cpp **** 	else
 294:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << UPM1) | (0 << UPM0);  // brauchen wir eigentlich nicht...
 295:ATMega32_utility_bib.cpp **** 
 296:ATMega32_utility_bib.cpp ****   // Anzahl der Stop-Bits festlegen: 1 oder 2
 297:ATMega32_utility_bib.cpp ****   if (StopBits == 1)
 298:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << USBS);
 299:ATMega32_utility_bib.cpp ****   else
 300:ATMega32_utility_bib.cpp ****   if (StopBits == 2)
 301:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << USBS);
 302:ATMega32_utility_bib.cpp **** 
 303:ATMega32_utility_bib.cpp ****   // Anzahl der Zeichenbits: 5..9
 304:ATMega32_utility_bib.cpp ****   // Üblich sind 8 Bits / Zeichen.
 305:ATMega32_utility_bib.cpp ****   // Bei 9 Zeichenbits muss man die besondere Behandlung des 9.Bits beim
 306:ATMega32_utility_bib.cpp ****   // Lesen und Schreiben beachten. Diese ist in unseren Lese- und Schreibroutinen
 307:ATMega32_utility_bib.cpp ****   // nicht berücksichtigt.
 308:ATMega32_utility_bib.cpp ****   switch (CharBits)
 309:ATMega32_utility_bib.cpp ****   {
 310:ATMega32_utility_bib.cpp ****     case 5: // 5 Zeichenbits
 311:ATMega32_utility_bib.cpp ****       break;
 312:ATMega32_utility_bib.cpp **** 
 313:ATMega32_utility_bib.cpp ****     case 6: // 6 Zeichenbits
 314:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ0);
 315:ATMega32_utility_bib.cpp ****       break;
 316:ATMega32_utility_bib.cpp **** 
 317:ATMega32_utility_bib.cpp ****     case 7: // 7 Zeichenbits
 318:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1);
 319:ATMega32_utility_bib.cpp ****       break;
 320:ATMega32_utility_bib.cpp **** 
 321:ATMega32_utility_bib.cpp ****     case 8: // 8 Zeichenbits
 322:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 323:ATMega32_utility_bib.cpp ****       break;
 324:ATMega32_utility_bib.cpp **** 
 325:ATMega32_utility_bib.cpp ****     case 9: // 9 Zeichenbits
 326:ATMega32_utility_bib.cpp ****       UCSRB |= (1 << UCSZ2);
 327:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 328:ATMega32_utility_bib.cpp ****       break;
 329:ATMega32_utility_bib.cpp ****   }
 330:ATMega32_utility_bib.cpp **** 
 331:ATMega32_utility_bib.cpp ****   // Einstellen der Bitrate:
 332:ATMega32_utility_bib.cpp ****   // Bei der Wahl der Bitrate muss der relative Bitratenfehler
 333:ATMega32_utility_bib.cpp ****   // aufgrund der Taktfrequenz des uC beachtet werden.
 334:ATMega32_utility_bib.cpp ****   // Dieser wirkt sich bei höheren Bitraten stärker aus, daher
 335:ATMega32_utility_bib.cpp ****   // darf bei großem Bitratenfehler die Bitrate nicht zu groß
 336:ATMega32_utility_bib.cpp ****   // gewählt werden.
 337:ATMega32_utility_bib.cpp ****   UBRRL = (F_CPU/(16*Baudrate)-1) % 256;
 338:ATMega32_utility_bib.cpp ****   UBRRH = (F_CPU/(16*Baudrate)-1) / 256;
 339:ATMega32_utility_bib.cpp **** 
 340:ATMega32_utility_bib.cpp ****   // Freigabe der Sende-/Empfangs-Kanäle und uC-Pins
 341:ATMega32_utility_bib.cpp ****   UCSRB |= (1 << RXEN) | (1 << TXEN);
 342:ATMega32_utility_bib.cpp ****   */
 343:ATMega32_utility_bib.cpp **** }
 810               		.loc 1 343 1 is_stmt 0 view .LVU200
 811 0246 0895      		ret
 812               		.cfi_endproc
 813               	.LFE33:
 815               	.global	_ZN5USART9UsartPutcEh
 817               	_ZN5USART9UsartPutcEh:
 818               	.LFB34:
 344:ATMega32_utility_bib.cpp **** 
 345:ATMega32_utility_bib.cpp **** 
 346:ATMega32_utility_bib.cpp **** 
 347:ATMega32_utility_bib.cpp **** /*
 348:ATMega32_utility_bib.cpp ****  *  1 Zeichen auf USART-Kanal ausgeben
 349:ATMega32_utility_bib.cpp ****  */
 350:ATMega32_utility_bib.cpp **** void USART::UsartPutc(uint8_t Data)
 351:ATMega32_utility_bib.cpp **** {
 819               		.loc 1 351 1 is_stmt 1 view -0
 820               		.cfi_startproc
 821               	/* prologue: function */
 822               	/* frame size = 0 */
 823               	/* stack size = 0 */
 824               	.L__stack_usage = 0
 825               	.LVL49:
 826               	.L39:
 352:ATMega32_utility_bib.cpp ****   while (!(UCSRA & (1 << UDRE)));
 827               		.loc 1 352 3 view .LVU202
 828               		.loc 1 352 10 view .LVU203
 829 0248 5D9B      		sbis 0xb,5
 830 024a 00C0      		rjmp .L39
 353:ATMega32_utility_bib.cpp ****   UDR = Data;
 831               		.loc 1 353 3 view .LVU204
 832               		.loc 1 353 7 is_stmt 0 view .LVU205
 833 024c 6CB9      		out 0xc,r22
 834               	/* epilogue start */
 354:ATMega32_utility_bib.cpp **** }
 835               		.loc 1 354 1 view .LVU206
 836 024e 0895      		ret
 837               		.cfi_endproc
 838               	.LFE34:
 840               	.global	_ZN5USART9UsartPutsEPc
 842               	_ZN5USART9UsartPutsEPc:
 843               	.LVL50:
 844               	.LFB35:
 355:ATMega32_utility_bib.cpp **** 
 356:ATMega32_utility_bib.cpp **** 
 357:ATMega32_utility_bib.cpp **** /*
 358:ATMega32_utility_bib.cpp ****  *  String auf USART-Kanal ausgeben
 359:ATMega32_utility_bib.cpp ****  */
 360:ATMega32_utility_bib.cpp **** void USART::UsartPuts(char* pString)
 361:ATMega32_utility_bib.cpp **** {
 845               		.loc 1 361 1 is_stmt 1 view -0
 846               		.cfi_startproc
 847               		.loc 1 361 1 is_stmt 0 view .LVU208
 848 0250 0F93      		push r16
 849               	.LCFI22:
 850               		.cfi_def_cfa_offset 3
 851               		.cfi_offset 16, -2
 852 0252 1F93      		push r17
 853               	.LCFI23:
 854               		.cfi_def_cfa_offset 4
 855               		.cfi_offset 17, -3
 856 0254 CF93      		push r28
 857               	.LCFI24:
 858               		.cfi_def_cfa_offset 5
 859               		.cfi_offset 28, -4
 860 0256 DF93      		push r29
 861               	.LCFI25:
 862               		.cfi_def_cfa_offset 6
 863               		.cfi_offset 29, -5
 864               	/* prologue: function */
 865               	/* frame size = 0 */
 866               	/* stack size = 4 */
 867               	.L__stack_usage = 4
 868 0258 8C01      		movw r16,r24
 869 025a EB01      		movw r28,r22
 362:ATMega32_utility_bib.cpp **** 	char* pData = pString;
 870               		.loc 1 362 2 is_stmt 1 view .LVU209
 871               	.LVL51:
 872               	.L44:
 363:ATMega32_utility_bib.cpp **** 	
 364:ATMega32_utility_bib.cpp ****   while (*pData != 0)
 873               		.loc 1 364 3 view .LVU210
 874               		.loc 1 364 17 view .LVU211
 875               		.loc 1 364 10 is_stmt 0 view .LVU212
 876 025c 6991      		ld r22,Y+
 877               	.LVL52:
 878               		.loc 1 364 17 view .LVU213
 879 025e 6623      		tst r22
 880 0260 01F0      		breq .L42
 365:ATMega32_utility_bib.cpp ****   {
 366:ATMega32_utility_bib.cpp ****     UsartPutc(*pData);
 881               		.loc 1 366 5 is_stmt 1 view .LVU214
 882               		.loc 1 366 14 is_stmt 0 view .LVU215
 883 0262 C801      		movw r24,r16
 884 0264 0E94 0000 		call _ZN5USART9UsartPutcEh
 885               	.LVL53:
 367:ATMega32_utility_bib.cpp **** 	  pData++;
 886               		.loc 1 367 4 is_stmt 1 view .LVU216
 364:ATMega32_utility_bib.cpp ****   {
 887               		.loc 1 364 3 is_stmt 0 view .LVU217
 888 0268 00C0      		rjmp .L44
 889               	.LVL54:
 890               	.L42:
 891               	/* epilogue start */
 368:ATMega32_utility_bib.cpp ****   }	
 369:ATMega32_utility_bib.cpp **** }
 892               		.loc 1 369 1 view .LVU218
 893 026a DF91      		pop r29
 894 026c CF91      		pop r28
 895               	.LVL55:
 896               		.loc 1 369 1 view .LVU219
 897 026e 1F91      		pop r17
 898 0270 0F91      		pop r16
 899               	.LVL56:
 900               		.loc 1 369 1 view .LVU220
 901 0272 0895      		ret
 902               		.cfi_endproc
 903               	.LFE35:
 905               	.global	_ZN5USART9UsartGetcEv
 907               	_ZN5USART9UsartGetcEv:
 908               	.LFB36:
 370:ATMega32_utility_bib.cpp **** 
 371:ATMega32_utility_bib.cpp **** /*
 372:ATMega32_utility_bib.cpp ****  *  1 Zeichen von USART-Kanal einlesen
 373:ATMega32_utility_bib.cpp ****  */
 374:ATMega32_utility_bib.cpp **** uint8_t USART::UsartGetc(void)
 375:ATMega32_utility_bib.cpp **** {
 909               		.loc 1 375 1 is_stmt 1 view -0
 910               		.cfi_startproc
 911               	/* prologue: function */
 912               	/* frame size = 0 */
 913               	/* stack size = 0 */
 914               	.L__stack_usage = 0
 915               	.LVL57:
 916               	.L46:
 376:ATMega32_utility_bib.cpp **** 	uint8_t Data;
 917               		.loc 1 376 2 view .LVU222
 377:ATMega32_utility_bib.cpp **** 	
 378:ATMega32_utility_bib.cpp ****   while (!(UCSRA & (1 << RXC)));
 918               		.loc 1 378 3 view .LVU223
 919               		.loc 1 378 10 view .LVU224
 920 0274 5F9B      		sbis 0xb,7
 921 0276 00C0      		rjmp .L46
 379:ATMega32_utility_bib.cpp ****   Data = UDR;
 922               		.loc 1 379 3 view .LVU225
 923               		.loc 1 379 8 is_stmt 0 view .LVU226
 924 0278 8CB1      		in r24,0xc
 925               	.LVL58:
 380:ATMega32_utility_bib.cpp ****   
 381:ATMega32_utility_bib.cpp ****   return(Data);
 926               		.loc 1 381 3 is_stmt 1 view .LVU227
 927               	/* epilogue start */
 382:ATMega32_utility_bib.cpp **** }
 928               		.loc 1 382 1 is_stmt 0 view .LVU228
 929 027a 0895      		ret
 930               		.cfi_endproc
 931               	.LFE36:
 933               	.Letext0:
 934               		.file 3 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/stdint.h"
 935               		.file 4 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/lib/avr-gcc/9/gcc/avr/9.3.0/include/stddef.h"
 936               		.file 5 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/stdio.h"
 937               		.file 6 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/stdlib.h"
 938               		.file 7 "avr-can-lib/can.h"
 939               		.file 8 "ATMega32_utility_bib.h"
 940               		.file 9 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/string.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 ATMega32_utility_bib.cpp
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:2      *ABS*:000000000000003e __SP_H__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3      *ABS*:000000000000003d __SP_L__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4      *ABS*:000000000000003f __SREG__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:5      *ABS*:0000000000000000 __tmp_reg__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:6      *ABS*:0000000000000001 __zero_reg__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:12     .text:0000000000000000 _ZN3CANC2E13can_bitrate_t
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:16     .text:0000000000000000 .Loc.0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:17     .text:0000000000000000 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:22     .text:0000000000000000 .Loc.1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:26     .text:0000000000000002 .Loc.2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:27     .text:0000000000000002 .Loc.3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:30     .text:0000000000000006 .Loc.4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:32     .text:0000000000000006 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:12     .text:0000000000000000 _ZN3CANC1E13can_bitrate_t
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:39     .text:0000000000000006 _ZN3CAN8CAN_SendEP7CAN_MSG
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:42     .text:0000000000000006 .Loc.5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:43     .text:0000000000000006 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:44     .text:0000000000000006 .Loc.6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:70     .text:000000000000001c .Loc.7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:71     .text:000000000000001c .Loc.8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:72     .text:000000000000001c .Loc.9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:76     .text:0000000000000020 .Loc.10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:79     .text:0000000000000024 .Loc.11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:80     .text:0000000000000024 .Loc.12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:82     .text:0000000000000026 .Loc.13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:84     .text:0000000000000028 .Loc.14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:85     .text:0000000000000028 .Loc.15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:91     .text:0000000000000032 .Loc.16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:92     .text:0000000000000032 .Loc.17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:98     .text:000000000000003c .Loc.18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:99     .text:000000000000003c .Loc.19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:105    .text:0000000000000046 .Loc.20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:112    .text:000000000000004e .Loc.21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:122    .text:0000000000000060 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:127    .text:0000000000000060 _ZN3CAN7CAN_RecEP7CAN_MSG
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:130    .text:0000000000000060 .Loc.22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:131    .text:0000000000000060 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:132    .text:0000000000000060 .Loc.23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:166    .text:000000000000007a .Loc.24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:168    .text:000000000000007a .Loc.25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:171    .text:000000000000007e .Loc.26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:175    .text:0000000000000082 .Loc.27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:176    .text:0000000000000082 .Loc.28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:177    .text:0000000000000082 .Loc.29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:182    .text:000000000000008a .Loc.30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:183    .text:000000000000008a .Loc.31
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:189    .text:0000000000000094 .Loc.32
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:190    .text:0000000000000094 .Loc.33
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:192    .text:0000000000000096 .Loc.34
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:194    .text:0000000000000098 .Loc.35
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:195    .text:0000000000000098 .Loc.36
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:198    .text:000000000000009c .Loc.37
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:200    .text:000000000000009e .Loc.38
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:201    .text:000000000000009e .Loc.39
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:209    .text:00000000000000ac .Loc.40
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:210    .text:00000000000000ac .Loc.41
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:216    .text:00000000000000ae .Loc.42
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:228    .text:00000000000000c2 .Loc.43
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:233    .text:00000000000000c4 .Loc.44
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:237    .text:00000000000000c8 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:242    .text:00000000000000c8 _ZN8ADC_readC2Eh
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:245    .text:00000000000000c8 .Loc.45
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:246    .text:00000000000000c8 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:252    .text:00000000000000c8 .Loc.46
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:257    .text:00000000000000cc .Loc.47
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:259    .text:00000000000000ce L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:242    .text:00000000000000c8 _ZN8ADC_readC1Eh
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:266    .text:00000000000000ce _ZN8ADC_read7adcwertEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:269    .text:00000000000000ce .Loc.48
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:270    .text:00000000000000ce L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:275    .text:00000000000000ce .Loc.49
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:277    .text:00000000000000d0 .Loc.50
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:279    .text:00000000000000d0 .Loc.51
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:280    .text:00000000000000d0 .Loc.52
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:282    .text:00000000000000d2 .Loc.53
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:284    .text:00000000000000d2 .Loc.54
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:285    .text:00000000000000d2 .Loc.55
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:287    .text:00000000000000d4 .Loc.56
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:290    .text:00000000000000d6 .Loc.57
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:293    .text:00000000000000d8 .Loc.58
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:295    .text:00000000000000da .Loc.59
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:297    .text:00000000000000dc .Loc.60
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:300    .text:00000000000000de .Loc.61
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:301    .text:00000000000000de .Loc.62
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:304    .text:00000000000000e2 .Loc.63
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:305    .text:00000000000000e2 .Loc.64
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:308    .text:00000000000000e4 .Loc.65
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:309    .text:00000000000000e4 .Loc.66
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:312    .text:00000000000000e8 .Loc.67
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:313    .text:00000000000000e8 .Loc.68
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:317    .text:00000000000000ec .Loc.69
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:319    .text:00000000000000ec .Loc.70
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:321    .text:00000000000000ee L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:326    .text:00000000000000ee _ZN6ButtonC2Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:329    .text:00000000000000ee .Loc.71
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:330    .text:00000000000000ee L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:336    .text:00000000000000ee .Loc.72
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:338    .text:00000000000000f0 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:326    .text:00000000000000ee _ZN5TimerC1Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:326    .text:00000000000000ee _ZN5TimerC2Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:326    .text:00000000000000ee _ZN6ButtonC1Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:349    .text:00000000000000f0 _ZN6Button11Button_readEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:352    .text:00000000000000f0 .Loc.73
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:353    .text:00000000000000f0 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:354    .text:00000000000000f0 .Loc.74
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:374    .text:00000000000000fa .Loc.75
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:376    .text:00000000000000fa .Loc.76
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:379    .text:00000000000000fa .Loc.77
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:382    .text:00000000000000fa .Loc.78
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:385    .text:00000000000000fc .Loc.79
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:388    .text:00000000000000fe .Loc.80
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:392    .text:00000000000000fe .Loc.81
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:393    .text:00000000000000fe .Loc.82
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:400    .text:0000000000000108 .Loc.83
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:402    .text:000000000000010a .Loc.84
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:407    .text:000000000000010a .Loc.85
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:409    .text:000000000000010a .Loc.86
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:410    .text:000000000000010a .Loc.87
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:411    .text:000000000000010a .Loc.88
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:412    .text:000000000000010a .Loc.89
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:413    .text:000000000000010a .Loc.90
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:414    .text:000000000000010a .Loc.91
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:415    .text:000000000000010a .Loc.92
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:420    .text:0000000000000114 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:423    .text:0000000000000116 .Loc.93
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:426    .text:0000000000000116 .Loc.94
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:428    .text:0000000000000118 .Loc.95
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:429    .text:0000000000000118 .Loc.96
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:433    .text:000000000000011e .Loc.97
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:437    .text:0000000000000124 .Loc.98
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:438    .text:0000000000000124 .Loc.99
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:441    .text:0000000000000128 .Loc.100
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:445    .text:000000000000012e .Loc.101
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:446    .text:000000000000012e .Loc.102
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:449    .text:0000000000000132 .Loc.103
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:453    .text:0000000000000138 .Loc.104
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:454    .text:0000000000000138 .Loc.105
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:457    .text:000000000000013c .Loc.106
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:460    .text:0000000000000140 .Loc.107
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:461    .text:0000000000000140 .Loc.108
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:465    .text:0000000000000144 .Loc.109
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:467    .text:0000000000000146 .Loc.110
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:471    .text:000000000000014c .Loc.111
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:474    .text:000000000000014e .Loc.112
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:475    .text:000000000000014e .Loc.113
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:479    .text:0000000000000150 .Loc.114
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:484    .text:0000000000000152 .Loc.115
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:491    .text:000000000000015a .Loc.116
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:495    .text:000000000000015e .Loc.117
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:499    .text:0000000000000162 .Loc.118
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:502    .text:0000000000000166 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:507    .text:0000000000000166 _ZN5Timer25Timer_0_Overflow_ISR_initEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:510    .text:0000000000000166 .Loc.119
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:511    .text:0000000000000166 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:516    .text:0000000000000166 .Loc.120
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:517    .text:0000000000000166 .Loc.121
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:519    .text:0000000000000168 .Loc.122
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:520    .text:0000000000000168 .Loc.123
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:522    .text:000000000000016a .Loc.124
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:523    .text:000000000000016a .Loc.125
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:526    .text:000000000000016c .Loc.126
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:528    .text:000000000000016e .Loc.127
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:529    .text:000000000000016e .Loc.128
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:532    .text:0000000000000172 .Loc.129
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:533    .text:0000000000000172 .Loc.130
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:538    .text:0000000000000174 .Loc.131
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:541    .text:0000000000000174 .Loc.132
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:543    .text:0000000000000176 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:548    .text:0000000000000176 _ZN5Timer24Timer_0_Compare_ISR_initEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:551    .text:0000000000000176 .Loc.133
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:552    .text:0000000000000176 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:557    .text:0000000000000176 .Loc.134
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:558    .text:0000000000000176 .Loc.135
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:560    .text:0000000000000178 .Loc.136
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:561    .text:0000000000000178 .Loc.137
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:564    .text:000000000000017a .Loc.138
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:566    .text:000000000000017c .Loc.139
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:567    .text:000000000000017c .Loc.140
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:570    .text:0000000000000180 .Loc.141
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:571    .text:0000000000000180 .Loc.142
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:574    .text:0000000000000184 .Loc.143
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:575    .text:0000000000000184 .Loc.144
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:580    .text:0000000000000186 .Loc.145
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:583    .text:0000000000000186 .Loc.146
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:585    .text:0000000000000188 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:590    .text:0000000000000188 _ZN5USARTC2Ehhhm
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:593    .text:0000000000000188 .Loc.147
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:594    .text:0000000000000188 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:595    .text:0000000000000188 .Loc.148
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:636    .text:000000000000019e .Loc.149
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:644    .text:00000000000001ac .Loc.150
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:645    .text:00000000000001ac .Loc.151
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:647    .text:00000000000001ae .Loc.152
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:650    .text:00000000000001b2 .Loc.153
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:651    .text:00000000000001b2 .Loc.154
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:654    .text:00000000000001b4 .Loc.155
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:655    .text:00000000000001b4 .Loc.156
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:657    .text:00000000000001b6 .Loc.157
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:660    .text:00000000000001ba .Loc.158
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:661    .text:00000000000001ba .Loc.159
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:665    .text:00000000000001bc .Loc.160
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:668    .text:00000000000001be .Loc.161
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:677    .text:00000000000001cc .Loc.162
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:678    .text:00000000000001cc .Loc.163
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:681    .text:00000000000001ce .Loc.164
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:684    .text:00000000000001d0 .Loc.165
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:693    .text:00000000000001de .Loc.166
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:699    .text:00000000000001e6 .Loc.167
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:702    .text:00000000000001ea .Loc.168
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:705    .text:00000000000001ee .Loc.169
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:707    .text:00000000000001f0 .Loc.170
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:708    .text:00000000000001f0 .Loc.171
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:713    .text:00000000000001f8 .Loc.172
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:718    .text:0000000000000200 .Loc.173
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:720    .text:0000000000000202 .Loc.174
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:721    .text:0000000000000202 .Loc.175
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:727    .text:0000000000000208 .Loc.176
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:733    .text:0000000000000210 .Loc.177
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:742    .text:000000000000021a .Loc.178
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:745    .text:000000000000021e .Loc.179
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:746    .text:000000000000021e .Loc.180
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:750    .text:0000000000000222 .Loc.181
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:753    .text:0000000000000226 .Loc.182
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:754    .text:0000000000000226 .Loc.183
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:757    .text:0000000000000228 .Loc.184
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:761    .text:000000000000022c .Loc.185
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:764    .text:0000000000000230 .Loc.186
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:765    .text:0000000000000230 .Loc.187
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:766    .text:0000000000000230 .Loc.188
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:769    .text:0000000000000232 .Loc.189
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:770    .text:0000000000000232 .Loc.190
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:775    .text:0000000000000238 .Loc.191
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:776    .text:0000000000000238 .Loc.192
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:777    .text:0000000000000238 .Loc.193
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:781    .text:000000000000023c .Loc.194
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:783    .text:000000000000023e .Loc.195
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:786    .text:0000000000000240 .Loc.196
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:787    .text:0000000000000240 .Loc.197
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:788    .text:0000000000000240 .Loc.198
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:793    .text:0000000000000246 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:590    .text:0000000000000188 _ZN5USARTC1Ehhhm
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:800    .text:0000000000000246 _ZN5USART9UsartInitEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:803    .text:0000000000000246 .Loc.199
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:804    .text:0000000000000246 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:810    .text:0000000000000246 .Loc.200
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:812    .text:0000000000000248 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:817    .text:0000000000000248 _ZN5USART9UsartPutcEh
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:819    .text:0000000000000248 .Loc.201
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:820    .text:0000000000000248 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:827    .text:0000000000000248 .Loc.202
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:828    .text:0000000000000248 .Loc.203
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:831    .text:000000000000024c .Loc.204
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:832    .text:000000000000024c .Loc.205
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:835    .text:000000000000024e .Loc.206
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:837    .text:0000000000000250 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:842    .text:0000000000000250 _ZN5USART9UsartPutsEPc
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:845    .text:0000000000000250 .Loc.207
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:846    .text:0000000000000250 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:847    .text:0000000000000250 .Loc.208
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:870    .text:000000000000025c .Loc.209
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:873    .text:000000000000025c .Loc.210
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:874    .text:000000000000025c .Loc.211
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:875    .text:000000000000025c .Loc.212
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:878    .text:000000000000025e .Loc.213
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:881    .text:0000000000000262 .Loc.214
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:882    .text:0000000000000262 .Loc.215
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:886    .text:0000000000000268 .Loc.216
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:887    .text:0000000000000268 .Loc.217
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:892    .text:000000000000026a .Loc.218
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:896    .text:000000000000026e .Loc.219
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:900    .text:0000000000000272 .Loc.220
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:902    .text:0000000000000274 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:907    .text:0000000000000274 _ZN5USART9UsartGetcEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:909    .text:0000000000000274 .Loc.221
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:910    .text:0000000000000274 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:917    .text:0000000000000274 .Loc.222
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:918    .text:0000000000000274 .Loc.223
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:919    .text:0000000000000274 .Loc.224
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:922    .text:0000000000000278 .Loc.225
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:923    .text:0000000000000278 .Loc.226
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:926    .text:000000000000027a .Loc.227
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:928    .text:000000000000027a .Loc.228
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:930    .text:000000000000027c L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:941    .text:000000000000027c L0
                     .debug_frame:0000000000000000 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:110    .text:000000000000004e .L3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:231    .text:00000000000000c4 .L6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:212    .text:00000000000000ae .L4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:307    .text:00000000000000e4 .L9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:418    .text:000000000000010e .L11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:478    .text:0000000000000150 .L15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:490    .text:000000000000015a .L16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:494    .text:000000000000015e .L17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:498    .text:0000000000000162 .L18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:482    .text:0000000000000152 .L13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:740    .text:000000000000021a .L23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:749    .text:0000000000000222 .L26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:768    .text:0000000000000232 .L36
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:760    .text:000000000000022c .L29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:774    .text:0000000000000238 .L30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:785    .text:0000000000000240 .L31
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:686    .text:00000000000001d2 .L12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:653    .text:00000000000001b4 .L25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:667    .text:00000000000001be .L27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:664    .text:00000000000001bc .L34
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:676    .text:00000000000001cc .L32
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:780    .text:000000000000023c .L35
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:826    .text:0000000000000248 .L39
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:890    .text:000000000000026a .L42
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:872    .text:000000000000025c .L44
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:916    .text:0000000000000274 .L46
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:2466   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:8      .text:0000000000000000 .Ltext0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:933    .text:000000000000027c .Letext0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4479   .debug_line:0000000000000000 .Ldebug_line0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:908    .text:0000000000000274 .LFB36
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:931    .text:000000000000027c .LFE36
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3495   .debug_loc:0000000000000004 .LLST34
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3490   .debug_loc:0000000000000000 .LVUS34
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3517   .debug_loc:000000000000002c .LLST35
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3514   .debug_loc:000000000000002a .LVUS35
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:844    .text:0000000000000250 .LFB35
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:903    .text:0000000000000274 .LFE35
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3524   .debug_loc:000000000000003f .LLST30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3564   .debug_loc:000000000000008e .LLST31
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3557   .debug_loc:0000000000000088 .LVUS31
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3597   .debug_loc:00000000000000c8 .LLST32
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3592   .debug_loc:00000000000000c4 .LVUS32
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3625   .debug_loc:00000000000000f6 .LLST33
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3616   .debug_loc:00000000000000ee .LVUS33
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:885    .text:0000000000000268 .LVL53
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:818    .text:0000000000000248 .LFB34
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:838    .text:0000000000000250 .LFE34
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3661   .debug_loc:000000000000013a .LLST28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3658   .debug_loc:0000000000000138 .LVUS28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3676   .debug_loc:0000000000000154 .LLST29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3673   .debug_loc:0000000000000152 .LVUS29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:802    .text:0000000000000246 .LFB33
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:813    .text:0000000000000248 .LFE33
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:592    .text:0000000000000188 .LFB31
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:794    .text:0000000000000246 .LFE31
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3683   .debug_loc:0000000000000167 .LLST22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3751   .debug_loc:00000000000001ee .LLST23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3740   .debug_loc:00000000000001e4 .LVUS23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3804   .debug_loc:000000000000024a .LLST24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3797   .debug_loc:0000000000000244 .LVUS24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3829   .debug_loc:000000000000027c .LLST25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3822   .debug_loc:0000000000000276 .LVUS25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3854   .debug_loc:00000000000002ae .LLST26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3847   .debug_loc:00000000000002a8 .LVUS26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3879   .debug_loc:00000000000002e0 .LLST27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3872   .debug_loc:00000000000002da .LVUS27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:550    .text:0000000000000176 .LFB29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:586    .text:0000000000000188 .LFE29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3924   .debug_loc:0000000000000326 .LLST21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3919   .debug_loc:0000000000000322 .LVUS21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:509    .text:0000000000000166 .LFB28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:544    .text:0000000000000176 .LFE28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3948   .debug_loc:0000000000000350 .LLST20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3943   .debug_loc:000000000000034c .LVUS20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:351    .text:00000000000000f0 .LFB24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:503    .text:0000000000000166 .LFE24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3967   .debug_loc:0000000000000376 .LLST11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4004   .debug_loc:00000000000003c2 .LLST12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:3999   .debug_loc:00000000000003be .LVUS12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4032   .debug_loc:00000000000003f0 .LLST13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4023   .debug_loc:00000000000003e8 .LVUS13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4064   .debug_loc:0000000000000430 .LLST14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4055   .debug_loc:0000000000000428 .LVUS14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:378    .text:00000000000000fa .LBI14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:377    .text:00000000000000fa .LBB14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:391    .text:00000000000000fe .LBE14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4103   .debug_loc:0000000000000478 .LLST15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4100   .debug_loc:0000000000000476 .LVUS15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4114   .debug_loc:000000000000048e .LLST16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4111   .debug_loc:000000000000048c .LVUS16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:405    .text:000000000000010a .LBI17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:404    .text:000000000000010a .LBB17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:425    .text:0000000000000116 .LBE17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4126   .debug_loc:00000000000004a5 .LLST17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4123   .debug_loc:00000000000004a3 .LVUS17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4138   .debug_loc:00000000000004bf .LLST18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4135   .debug_loc:00000000000004bd .LVUS18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4150   .debug_loc:00000000000004d9 .LLST19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4147   .debug_loc:00000000000004d7 .LVUS19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:397    .text:0000000000000106 .LVL26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:328    .text:00000000000000ee .LFB22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:339    .text:00000000000000f0 .LFE22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:268    .text:00000000000000ce .LFB20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:322    .text:00000000000000ee .LFE20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4164   .debug_loc:00000000000004f3 .LLST8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4159   .debug_loc:00000000000004ef .LVUS8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4190   .debug_loc:000000000000051f .LLST9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4185   .debug_loc:000000000000051b .LVUS9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4214   .debug_loc:0000000000000549 .LLST10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4207   .debug_loc:0000000000000543 .LVUS10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:244    .text:00000000000000c8 .LFB18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:260    .text:00000000000000ce .LFE18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:129    .text:0000000000000060 .LFB16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:238    .text:00000000000000c8 .LFE16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4231   .debug_loc:0000000000000574 .LLST5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4279   .debug_loc:00000000000005d9 .LLST6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4274   .debug_loc:00000000000005d5 .LVUS6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4307   .debug_loc:0000000000000607 .LLST7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4298   .debug_loc:00000000000005ff .LVUS7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:174    .text:0000000000000082 .LBB11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:214    .text:00000000000000ae .LBE11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:181    .text:000000000000008a .LVL9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:208    .text:00000000000000ac .LVL10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:170    .text:000000000000007e .LVL8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:41     .text:0000000000000006 .LFB15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:123    .text:0000000000000060 .LFE15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4344   .debug_loc:000000000000064d .LLST2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4380   .debug_loc:0000000000000698 .LLST3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4375   .debug_loc:0000000000000694 .LVUS3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4404   .debug_loc:00000000000006c2 .LLST4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4399   .debug_loc:00000000000006be .LVUS4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:97     .text:000000000000003c .LVL5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:103    .text:0000000000000044 .LVL6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:14     .text:0000000000000000 .LFB13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:33     .text:0000000000000006 .LFE13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4428   .debug_loc:00000000000006ec .LLST0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4423   .debug_loc:00000000000006e8 .LVUS0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4452   .debug_loc:0000000000000716 .LLST1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:4447   .debug_loc:0000000000000712 .LVUS1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:29     .text:0000000000000006 .LVL2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:915    .text:0000000000000274 .LVL57
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:925    .text:000000000000027a .LVL58
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:849    .text:0000000000000252 .LCFI22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:853    .text:0000000000000254 .LCFI23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:857    .text:0000000000000256 .LCFI24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:861    .text:0000000000000258 .LCFI25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:843    .text:0000000000000250 .LVL50
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:871    .text:000000000000025c .LVL51
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:899    .text:0000000000000272 .LVL56
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:877    .text:000000000000025e .LVL52
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:889    .text:000000000000026a .LVL54
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:895    .text:000000000000026e .LVL55
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:825    .text:0000000000000248 .LVL49
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:597    .text:000000000000018a .LCFI14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:601    .text:000000000000018c .LCFI15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:605    .text:000000000000018e .LCFI16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:609    .text:0000000000000190 .LCFI17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:613    .text:0000000000000192 .LCFI18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:617    .text:0000000000000194 .LCFI19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:621    .text:0000000000000196 .LCFI20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:625    .text:0000000000000198 .LCFI21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:591    .text:0000000000000188 .LVL39
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:663    .text:00000000000001bc .LVL40
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:701    .text:00000000000001ea .LVL44
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:739    .text:000000000000021a .LVL46
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:756    .text:0000000000000228 .LVL47
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:698    .text:00000000000001e6 .LVL43
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:680    .text:00000000000001ce .LVL41
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:683    .text:00000000000001d0 .LVL42
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:732    .text:0000000000000210 .LVL45
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:549    .text:0000000000000176 .LVL37
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:563    .text:000000000000017a .LVL38
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:508    .text:0000000000000166 .LVL35
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:525    .text:000000000000016c .LVL36
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:356    .text:00000000000000f2 .LCFI10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:360    .text:00000000000000f4 .LCFI11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:364    .text:00000000000000f6 .LCFI12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:368    .text:00000000000000fa .LCFI13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:350    .text:00000000000000f0 .LVL22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:384    .text:00000000000000fc .LVL24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:375    .text:00000000000000fa .LVL23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:473    .text:000000000000014e .LVL31
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:477    .text:0000000000000150 .LVL32
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:481    .text:0000000000000152 .LVL33
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:489    .text:000000000000015a .LVL34
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:399    .text:0000000000000108 .LVL27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:464    .text:0000000000000144 .LVL30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:387    .text:00000000000000fe .LVL25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:403    .text:000000000000010a .LVL28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:422    .text:0000000000000116 .LVL29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:267    .text:00000000000000ce .LVL14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:289    .text:00000000000000d6 .LVL17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:278    .text:00000000000000d0 .LVL15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:316    .text:00000000000000ec .LVL20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:283    .text:00000000000000d2 .LVL16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:292    .text:00000000000000d8 .LVL18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:299    .text:00000000000000de .LVL19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:134    .text:0000000000000062 .LCFI4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:138    .text:0000000000000064 .LCFI5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:142    .text:0000000000000066 .LCFI6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:146    .text:0000000000000068 .LCFI7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:151    .text:000000000000006c .LCFI8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:154    .text:000000000000006e .LCFI9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:128    .text:0000000000000060 .LVL7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:227    .text:00000000000000c2 .LVL11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:230    .text:00000000000000c4 .LVL12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:46     .text:0000000000000008 .LCFI0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:50     .text:000000000000000a .LCFI1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:55     .text:000000000000000e .LCFI2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:58     .text:0000000000000010 .LCFI3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:40     .text:0000000000000006 .LVL3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:75     .text:0000000000000020 .LVL4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:13     .text:0000000000000000 .LVL0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:24     .text:0000000000000002 .LVL1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccqEy5kk.s:942    .debug_info:0000000000000000 .Ldebug_info0

UNDEFINED SYMBOLS
can_init
strncpy
can_send_message
can_check_message
can_get_message
__udivmodsi4
