{
  "module_name": "navi14_ip_offset.h",
  "hash_id": "f4fef5eaabedb8fb64e4548771e84741847cea288ba799045ec4fa61cf9383b5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/navi14_ip_offset.h",
  "human_readable_source": " \n#ifndef _navi14_ip_offset_HEADER\n#define _navi14_ip_offset_HEADER\n\n#define MAX_INSTANCE                                       7\n#define MAX_SEGMENT                                        5\n\n\nstruct IP_BASE_INSTANCE\n{\n    unsigned int segment[MAX_SEGMENT];\n};\n\nstruct IP_BASE\n{\n    struct IP_BASE_INSTANCE instance[MAX_INSTANCE];\n} __maybe_unused;\n\n\nstatic const struct IP_BASE ATHUB_BASE ={ { { { 0x00000C00, 0x02408C00, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE CLK_BASE ={ { { { 0x00016C00, 0x02401800, 0, 0, 0 } },\n                                        { { 0x00016E00, 0x02401C00, 0, 0, 0 } },\n                                        { { 0x00017000, 0x02402000, 0, 0, 0 } },\n                                        { { 0x00017200, 0x02402400, 0, 0, 0 } },\n                                        { { 0x0001B000, 0x0242D800, 0, 0, 0 } },\n                                        { { 0x00017E00, 0x0240BC00, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE DF_BASE ={ { { { 0x00007000, 0x0240B800, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE DIO_BASE ={ { { { 0x02404000, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE DMU_BASE ={ { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02403C00 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE DPCS_BASE ={ { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02403C00 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE FUSE_BASE ={ { { { 0x00017400, 0x02401400, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE GC_BASE ={ { { { 0x00001260, 0x0000A000, 0x02402C00, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE HDA_BASE ={ { { { 0x004C0000, 0x02404800, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE HDP_BASE ={ { { { 0x00000F20, 0x0240A400, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0x02408800, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE MP0_BASE ={ { { { 0x00016000, 0x00DC0000, 0x00E00000, 0x00E40000, 0x0243FC00 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE MP1_BASE ={ { { { 0x00016000, 0x00DC0000, 0x00E00000, 0x00E40000, 0x0243FC00 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE NBIF0_BASE ={ { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0x0241B000 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE OSSSYS_BASE ={ { { { 0x000010A0, 0x0240A000, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE PCIE0_BASE ={ { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0x0241B000 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SDMA_BASE ={ { { { 0x00001260, 0x0000A000, 0x02402C00, 0, 0 } },\n                                        { { 0x00001260, 0x0000A000, 0x02402C00, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SMUIO_BASE ={ { { { 0x00016800, 0x00016A00, 0x00440000, 0x02401000, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0x02400C00, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE UMC_BASE ={ { { { 0x00014000, 0x02425800, 0, 0, 0 } },\n                                        { { 0x00054000, 0x02425C00, 0, 0, 0 } },\n                                        { { 0x00094000, 0x02426000, 0, 0, 0 } },\n                                        { { 0x000D4000, 0x02426400, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE USB0_BASE ={ { { { 0x0242A800, 0x05B00000, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE UVD0_BASE ={ { { { 0x00007800, 0x00007E00, 0x02403000, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\n\n\n#define ATHUB_BASE__INST0_SEG0                     0x00000C00\n#define ATHUB_BASE__INST0_SEG1                     0x02408C00\n#define ATHUB_BASE__INST0_SEG2                     0\n#define ATHUB_BASE__INST0_SEG3                     0\n#define ATHUB_BASE__INST0_SEG4                     0\n\n#define ATHUB_BASE__INST1_SEG0                     0\n#define ATHUB_BASE__INST1_SEG1                     0\n#define ATHUB_BASE__INST1_SEG2                     0\n#define ATHUB_BASE__INST1_SEG3                     0\n#define ATHUB_BASE__INST1_SEG4                     0\n\n#define ATHUB_BASE__INST2_SEG0                     0\n#define ATHUB_BASE__INST2_SEG1                     0\n#define ATHUB_BASE__INST2_SEG2                     0\n#define ATHUB_BASE__INST2_SEG3                     0\n#define ATHUB_BASE__INST2_SEG4                     0\n\n#define ATHUB_BASE__INST3_SEG0                     0\n#define ATHUB_BASE__INST3_SEG1                     0\n#define ATHUB_BASE__INST3_SEG2                     0\n#define ATHUB_BASE__INST3_SEG3                     0\n#define ATHUB_BASE__INST3_SEG4                     0\n\n#define ATHUB_BASE__INST4_SEG0                     0\n#define ATHUB_BASE__INST4_SEG1                     0\n#define ATHUB_BASE__INST4_SEG2                     0\n#define ATHUB_BASE__INST4_SEG3                     0\n#define ATHUB_BASE__INST4_SEG4                     0\n\n#define ATHUB_BASE__INST5_SEG0                     0\n#define ATHUB_BASE__INST5_SEG1                     0\n#define ATHUB_BASE__INST5_SEG2                     0\n#define ATHUB_BASE__INST5_SEG3                     0\n#define ATHUB_BASE__INST5_SEG4                     0\n\n#define ATHUB_BASE__INST6_SEG0                     0\n#define ATHUB_BASE__INST6_SEG1                     0\n#define ATHUB_BASE__INST6_SEG2                     0\n#define ATHUB_BASE__INST6_SEG3                     0\n#define ATHUB_BASE__INST6_SEG4                     0\n\n#define CLK_BASE__INST0_SEG0                       0x00016C00\n#define CLK_BASE__INST0_SEG1                       0x02401800\n#define CLK_BASE__INST0_SEG2                       0\n#define CLK_BASE__INST0_SEG3                       0\n#define CLK_BASE__INST0_SEG4                       0\n\n#define CLK_BASE__INST1_SEG0                       0x00016E00\n#define CLK_BASE__INST1_SEG1                       0x02401C00\n#define CLK_BASE__INST1_SEG2                       0\n#define CLK_BASE__INST1_SEG3                       0\n#define CLK_BASE__INST1_SEG4                       0\n\n#define CLK_BASE__INST2_SEG0                       0x00017000\n#define CLK_BASE__INST2_SEG1                       0x02402000\n#define CLK_BASE__INST2_SEG2                       0\n#define CLK_BASE__INST2_SEG3                       0\n#define CLK_BASE__INST2_SEG4                       0\n\n#define CLK_BASE__INST3_SEG0                       0x00017200\n#define CLK_BASE__INST3_SEG1                       0x02402400\n#define CLK_BASE__INST3_SEG2                       0\n#define CLK_BASE__INST3_SEG3                       0\n#define CLK_BASE__INST3_SEG4                       0\n\n#define CLK_BASE__INST4_SEG0                       0x0001B000\n#define CLK_BASE__INST4_SEG1                       0x0242D800\n#define CLK_BASE__INST4_SEG2                       0\n#define CLK_BASE__INST4_SEG3                       0\n#define CLK_BASE__INST4_SEG4                       0\n\n#define CLK_BASE__INST5_SEG0                       0x00017E00\n#define CLK_BASE__INST5_SEG1                       0x0240BC00\n#define CLK_BASE__INST5_SEG2                       0\n#define CLK_BASE__INST5_SEG3                       0\n#define CLK_BASE__INST5_SEG4                       0\n\n#define CLK_BASE__INST6_SEG0                       0\n#define CLK_BASE__INST6_SEG1                       0\n#define CLK_BASE__INST6_SEG2                       0\n#define CLK_BASE__INST6_SEG3                       0\n#define CLK_BASE__INST6_SEG4                       0\n\n#define DF_BASE__INST0_SEG0                        0x00007000\n#define DF_BASE__INST0_SEG1                        0x0240B800\n#define DF_BASE__INST0_SEG2                        0\n#define DF_BASE__INST0_SEG3                        0\n#define DF_BASE__INST0_SEG4                        0\n\n#define DF_BASE__INST1_SEG0                        0\n#define DF_BASE__INST1_SEG1                        0\n#define DF_BASE__INST1_SEG2                        0\n#define DF_BASE__INST1_SEG3                        0\n#define DF_BASE__INST1_SEG4                        0\n\n#define DF_BASE__INST2_SEG0                        0\n#define DF_BASE__INST2_SEG1                        0\n#define DF_BASE__INST2_SEG2                        0\n#define DF_BASE__INST2_SEG3                        0\n#define DF_BASE__INST2_SEG4                        0\n\n#define DF_BASE__INST3_SEG0                        0\n#define DF_BASE__INST3_SEG1                        0\n#define DF_BASE__INST3_SEG2                        0\n#define DF_BASE__INST3_SEG3                        0\n#define DF_BASE__INST3_SEG4                        0\n\n#define DF_BASE__INST4_SEG0                        0\n#define DF_BASE__INST4_SEG1                        0\n#define DF_BASE__INST4_SEG2                        0\n#define DF_BASE__INST4_SEG3                        0\n#define DF_BASE__INST4_SEG4                        0\n\n#define DF_BASE__INST5_SEG0                        0\n#define DF_BASE__INST5_SEG1                        0\n#define DF_BASE__INST5_SEG2                        0\n#define DF_BASE__INST5_SEG3                        0\n#define DF_BASE__INST5_SEG4                        0\n\n#define DF_BASE__INST6_SEG0                        0\n#define DF_BASE__INST6_SEG1                        0\n#define DF_BASE__INST6_SEG2                        0\n#define DF_BASE__INST6_SEG3                        0\n#define DF_BASE__INST6_SEG4                        0\n\n#define DIO_BASE__INST0_SEG0                       0x02404000\n#define DIO_BASE__INST0_SEG1                       0\n#define DIO_BASE__INST0_SEG2                       0\n#define DIO_BASE__INST0_SEG3                       0\n#define DIO_BASE__INST0_SEG4                       0\n\n#define DIO_BASE__INST1_SEG0                       0\n#define DIO_BASE__INST1_SEG1                       0\n#define DIO_BASE__INST1_SEG2                       0\n#define DIO_BASE__INST1_SEG3                       0\n#define DIO_BASE__INST1_SEG4                       0\n\n#define DIO_BASE__INST2_SEG0                       0\n#define DIO_BASE__INST2_SEG1                       0\n#define DIO_BASE__INST2_SEG2                       0\n#define DIO_BASE__INST2_SEG3                       0\n#define DIO_BASE__INST2_SEG4                       0\n\n#define DIO_BASE__INST3_SEG0                       0\n#define DIO_BASE__INST3_SEG1                       0\n#define DIO_BASE__INST3_SEG2                       0\n#define DIO_BASE__INST3_SEG3                       0\n#define DIO_BASE__INST3_SEG4                       0\n\n#define DIO_BASE__INST4_SEG0                       0\n#define DIO_BASE__INST4_SEG1                       0\n#define DIO_BASE__INST4_SEG2                       0\n#define DIO_BASE__INST4_SEG3                       0\n#define DIO_BASE__INST4_SEG4                       0\n\n#define DIO_BASE__INST5_SEG0                       0\n#define DIO_BASE__INST5_SEG1                       0\n#define DIO_BASE__INST5_SEG2                       0\n#define DIO_BASE__INST5_SEG3                       0\n#define DIO_BASE__INST5_SEG4                       0\n\n#define DIO_BASE__INST6_SEG0                       0\n#define DIO_BASE__INST6_SEG1                       0\n#define DIO_BASE__INST6_SEG2                       0\n#define DIO_BASE__INST6_SEG3                       0\n#define DIO_BASE__INST6_SEG4                       0\n\n#define DMU_BASE__INST0_SEG0                       0x00000012\n#define DMU_BASE__INST0_SEG1                       0x000000C0\n#define DMU_BASE__INST0_SEG2                       0x000034C0\n#define DMU_BASE__INST0_SEG3                       0x00009000\n#define DMU_BASE__INST0_SEG4                       0x02403C00\n\n#define DMU_BASE__INST1_SEG0                       0\n#define DMU_BASE__INST1_SEG1                       0\n#define DMU_BASE__INST1_SEG2                       0\n#define DMU_BASE__INST1_SEG3                       0\n#define DMU_BASE__INST1_SEG4                       0\n\n#define DMU_BASE__INST2_SEG0                       0\n#define DMU_BASE__INST2_SEG1                       0\n#define DMU_BASE__INST2_SEG2                       0\n#define DMU_BASE__INST2_SEG3                       0\n#define DMU_BASE__INST2_SEG4                       0\n\n#define DMU_BASE__INST3_SEG0                       0\n#define DMU_BASE__INST3_SEG1                       0\n#define DMU_BASE__INST3_SEG2                       0\n#define DMU_BASE__INST3_SEG3                       0\n#define DMU_BASE__INST3_SEG4                       0\n\n#define DMU_BASE__INST4_SEG0                       0\n#define DMU_BASE__INST4_SEG1                       0\n#define DMU_BASE__INST4_SEG2                       0\n#define DMU_BASE__INST4_SEG3                       0\n#define DMU_BASE__INST4_SEG4                       0\n\n#define DMU_BASE__INST5_SEG0                       0\n#define DMU_BASE__INST5_SEG1                       0\n#define DMU_BASE__INST5_SEG2                       0\n#define DMU_BASE__INST5_SEG3                       0\n#define DMU_BASE__INST5_SEG4                       0\n\n#define DMU_BASE__INST6_SEG0                       0\n#define DMU_BASE__INST6_SEG1                       0\n#define DMU_BASE__INST6_SEG2                       0\n#define DMU_BASE__INST6_SEG3                       0\n#define DMU_BASE__INST6_SEG4                       0\n\n#define DPCS_BASE__INST0_SEG0                      0x00000012\n#define DPCS_BASE__INST0_SEG1                      0x000000C0\n#define DPCS_BASE__INST0_SEG2                      0x000034C0\n#define DPCS_BASE__INST0_SEG3                      0x00009000\n#define DPCS_BASE__INST0_SEG4                      0x02403C00\n\n#define DPCS_BASE__INST1_SEG0                      0\n#define DPCS_BASE__INST1_SEG1                      0\n#define DPCS_BASE__INST1_SEG2                      0\n#define DPCS_BASE__INST1_SEG3                      0\n#define DPCS_BASE__INST1_SEG4                      0\n\n#define DPCS_BASE__INST2_SEG0                      0\n#define DPCS_BASE__INST2_SEG1                      0\n#define DPCS_BASE__INST2_SEG2                      0\n#define DPCS_BASE__INST2_SEG3                      0\n#define DPCS_BASE__INST2_SEG4                      0\n\n#define DPCS_BASE__INST3_SEG0                      0\n#define DPCS_BASE__INST3_SEG1                      0\n#define DPCS_BASE__INST3_SEG2                      0\n#define DPCS_BASE__INST3_SEG3                      0\n#define DPCS_BASE__INST3_SEG4                      0\n\n#define DPCS_BASE__INST4_SEG0                      0\n#define DPCS_BASE__INST4_SEG1                      0\n#define DPCS_BASE__INST4_SEG2                      0\n#define DPCS_BASE__INST4_SEG3                      0\n#define DPCS_BASE__INST4_SEG4                      0\n\n#define DPCS_BASE__INST5_SEG0                      0\n#define DPCS_BASE__INST5_SEG1                      0\n#define DPCS_BASE__INST5_SEG2                      0\n#define DPCS_BASE__INST5_SEG3                      0\n#define DPCS_BASE__INST5_SEG4                      0\n\n#define DPCS_BASE__INST6_SEG0                      0\n#define DPCS_BASE__INST6_SEG1                      0\n#define DPCS_BASE__INST6_SEG2                      0\n#define DPCS_BASE__INST6_SEG3                      0\n#define DPCS_BASE__INST6_SEG4                      0\n\n#define FUSE_BASE__INST0_SEG0                      0x00017400\n#define FUSE_BASE__INST0_SEG1                      0x02401400\n#define FUSE_BASE__INST0_SEG2                      0\n#define FUSE_BASE__INST0_SEG3                      0\n#define FUSE_BASE__INST0_SEG4                      0\n\n#define FUSE_BASE__INST1_SEG0                      0\n#define FUSE_BASE__INST1_SEG1                      0\n#define FUSE_BASE__INST1_SEG2                      0\n#define FUSE_BASE__INST1_SEG3                      0\n#define FUSE_BASE__INST1_SEG4                      0\n\n#define FUSE_BASE__INST2_SEG0                      0\n#define FUSE_BASE__INST2_SEG1                      0\n#define FUSE_BASE__INST2_SEG2                      0\n#define FUSE_BASE__INST2_SEG3                      0\n#define FUSE_BASE__INST2_SEG4                      0\n\n#define FUSE_BASE__INST3_SEG0                      0\n#define FUSE_BASE__INST3_SEG1                      0\n#define FUSE_BASE__INST3_SEG2                      0\n#define FUSE_BASE__INST3_SEG3                      0\n#define FUSE_BASE__INST3_SEG4                      0\n\n#define FUSE_BASE__INST4_SEG0                      0\n#define FUSE_BASE__INST4_SEG1                      0\n#define FUSE_BASE__INST4_SEG2                      0\n#define FUSE_BASE__INST4_SEG3                      0\n#define FUSE_BASE__INST4_SEG4                      0\n\n#define FUSE_BASE__INST5_SEG0                      0\n#define FUSE_BASE__INST5_SEG1                      0\n#define FUSE_BASE__INST5_SEG2                      0\n#define FUSE_BASE__INST5_SEG3                      0\n#define FUSE_BASE__INST5_SEG4                      0\n\n#define FUSE_BASE__INST6_SEG0                      0\n#define FUSE_BASE__INST6_SEG1                      0\n#define FUSE_BASE__INST6_SEG2                      0\n#define FUSE_BASE__INST6_SEG3                      0\n#define FUSE_BASE__INST6_SEG4                      0\n\n#define GC_BASE__INST0_SEG0                        0x00001260\n#define GC_BASE__INST0_SEG1                        0x0000A000\n#define GC_BASE__INST0_SEG2                        0x02402C00\n#define GC_BASE__INST0_SEG3                        0\n#define GC_BASE__INST0_SEG4                        0\n\n#define GC_BASE__INST1_SEG0                        0\n#define GC_BASE__INST1_SEG1                        0\n#define GC_BASE__INST1_SEG2                        0\n#define GC_BASE__INST1_SEG3                        0\n#define GC_BASE__INST1_SEG4                        0\n\n#define GC_BASE__INST2_SEG0                        0\n#define GC_BASE__INST2_SEG1                        0\n#define GC_BASE__INST2_SEG2                        0\n#define GC_BASE__INST2_SEG3                        0\n#define GC_BASE__INST2_SEG4                        0\n\n#define GC_BASE__INST3_SEG0                        0\n#define GC_BASE__INST3_SEG1                        0\n#define GC_BASE__INST3_SEG2                        0\n#define GC_BASE__INST3_SEG3                        0\n#define GC_BASE__INST3_SEG4                        0\n\n#define GC_BASE__INST4_SEG0                        0\n#define GC_BASE__INST4_SEG1                        0\n#define GC_BASE__INST4_SEG2                        0\n#define GC_BASE__INST4_SEG3                        0\n#define GC_BASE__INST4_SEG4                        0\n\n#define GC_BASE__INST5_SEG0                        0\n#define GC_BASE__INST5_SEG1                        0\n#define GC_BASE__INST5_SEG2                        0\n#define GC_BASE__INST5_SEG3                        0\n#define GC_BASE__INST5_SEG4                        0\n\n#define GC_BASE__INST6_SEG0                        0\n#define GC_BASE__INST6_SEG1                        0\n#define GC_BASE__INST6_SEG2                        0\n#define GC_BASE__INST6_SEG3                        0\n#define GC_BASE__INST6_SEG4                        0\n\n#define HDA_BASE__INST0_SEG0                       0x004C0000\n#define HDA_BASE__INST0_SEG1                       0x02404800\n#define HDA_BASE__INST0_SEG2                       0\n#define HDA_BASE__INST0_SEG3                       0\n#define HDA_BASE__INST0_SEG4                       0\n\n#define HDA_BASE__INST1_SEG0                       0\n#define HDA_BASE__INST1_SEG1                       0\n#define HDA_BASE__INST1_SEG2                       0\n#define HDA_BASE__INST1_SEG3                       0\n#define HDA_BASE__INST1_SEG4                       0\n\n#define HDA_BASE__INST2_SEG0                       0\n#define HDA_BASE__INST2_SEG1                       0\n#define HDA_BASE__INST2_SEG2                       0\n#define HDA_BASE__INST2_SEG3                       0\n#define HDA_BASE__INST2_SEG4                       0\n\n#define HDA_BASE__INST3_SEG0                       0\n#define HDA_BASE__INST3_SEG1                       0\n#define HDA_BASE__INST3_SEG2                       0\n#define HDA_BASE__INST3_SEG3                       0\n#define HDA_BASE__INST3_SEG4                       0\n\n#define HDA_BASE__INST4_SEG0                       0\n#define HDA_BASE__INST4_SEG1                       0\n#define HDA_BASE__INST4_SEG2                       0\n#define HDA_BASE__INST4_SEG3                       0\n#define HDA_BASE__INST4_SEG4                       0\n\n#define HDA_BASE__INST5_SEG0                       0\n#define HDA_BASE__INST5_SEG1                       0\n#define HDA_BASE__INST5_SEG2                       0\n#define HDA_BASE__INST5_SEG3                       0\n#define HDA_BASE__INST5_SEG4                       0\n\n#define HDA_BASE__INST6_SEG0                       0\n#define HDA_BASE__INST6_SEG1                       0\n#define HDA_BASE__INST6_SEG2                       0\n#define HDA_BASE__INST6_SEG3                       0\n#define HDA_BASE__INST6_SEG4                       0\n\n#define HDP_BASE__INST0_SEG0                       0x00000F20\n#define HDP_BASE__INST0_SEG1                       0x0240A400\n#define HDP_BASE__INST0_SEG2                       0\n#define HDP_BASE__INST0_SEG3                       0\n#define HDP_BASE__INST0_SEG4                       0\n\n#define HDP_BASE__INST1_SEG0                       0\n#define HDP_BASE__INST1_SEG1                       0\n#define HDP_BASE__INST1_SEG2                       0\n#define HDP_BASE__INST1_SEG3                       0\n#define HDP_BASE__INST1_SEG4                       0\n\n#define HDP_BASE__INST2_SEG0                       0\n#define HDP_BASE__INST2_SEG1                       0\n#define HDP_BASE__INST2_SEG2                       0\n#define HDP_BASE__INST2_SEG3                       0\n#define HDP_BASE__INST2_SEG4                       0\n\n#define HDP_BASE__INST3_SEG0                       0\n#define HDP_BASE__INST3_SEG1                       0\n#define HDP_BASE__INST3_SEG2                       0\n#define HDP_BASE__INST3_SEG3                       0\n#define HDP_BASE__INST3_SEG4                       0\n\n#define HDP_BASE__INST4_SEG0                       0\n#define HDP_BASE__INST4_SEG1                       0\n#define HDP_BASE__INST4_SEG2                       0\n#define HDP_BASE__INST4_SEG3                       0\n#define HDP_BASE__INST4_SEG4                       0\n\n#define HDP_BASE__INST5_SEG0                       0\n#define HDP_BASE__INST5_SEG1                       0\n#define HDP_BASE__INST5_SEG2                       0\n#define HDP_BASE__INST5_SEG3                       0\n#define HDP_BASE__INST5_SEG4                       0\n\n#define HDP_BASE__INST6_SEG0                       0\n#define HDP_BASE__INST6_SEG1                       0\n#define HDP_BASE__INST6_SEG2                       0\n#define HDP_BASE__INST6_SEG3                       0\n#define HDP_BASE__INST6_SEG4                       0\n\n#define MMHUB_BASE__INST0_SEG0                     0x0001A000\n#define MMHUB_BASE__INST0_SEG1                     0x02408800\n#define MMHUB_BASE__INST0_SEG2                     0\n#define MMHUB_BASE__INST0_SEG3                     0\n#define MMHUB_BASE__INST0_SEG4                     0\n\n#define MMHUB_BASE__INST1_SEG0                     0\n#define MMHUB_BASE__INST1_SEG1                     0\n#define MMHUB_BASE__INST1_SEG2                     0\n#define MMHUB_BASE__INST1_SEG3                     0\n#define MMHUB_BASE__INST1_SEG4                     0\n\n#define MMHUB_BASE__INST2_SEG0                     0\n#define MMHUB_BASE__INST2_SEG1                     0\n#define MMHUB_BASE__INST2_SEG2                     0\n#define MMHUB_BASE__INST2_SEG3                     0\n#define MMHUB_BASE__INST2_SEG4                     0\n\n#define MMHUB_BASE__INST3_SEG0                     0\n#define MMHUB_BASE__INST3_SEG1                     0\n#define MMHUB_BASE__INST3_SEG2                     0\n#define MMHUB_BASE__INST3_SEG3                     0\n#define MMHUB_BASE__INST3_SEG4                     0\n\n#define MMHUB_BASE__INST4_SEG0                     0\n#define MMHUB_BASE__INST4_SEG1                     0\n#define MMHUB_BASE__INST4_SEG2                     0\n#define MMHUB_BASE__INST4_SEG3                     0\n#define MMHUB_BASE__INST4_SEG4                     0\n\n#define MMHUB_BASE__INST5_SEG0                     0\n#define MMHUB_BASE__INST5_SEG1                     0\n#define MMHUB_BASE__INST5_SEG2                     0\n#define MMHUB_BASE__INST5_SEG3                     0\n#define MMHUB_BASE__INST5_SEG4                     0\n\n#define MMHUB_BASE__INST6_SEG0                     0\n#define MMHUB_BASE__INST6_SEG1                     0\n#define MMHUB_BASE__INST6_SEG2                     0\n#define MMHUB_BASE__INST6_SEG3                     0\n#define MMHUB_BASE__INST6_SEG4                     0\n\n#define MP0_BASE__INST0_SEG0                       0x00016000\n#define MP0_BASE__INST0_SEG1                       0x00DC0000\n#define MP0_BASE__INST0_SEG2                       0x00E00000\n#define MP0_BASE__INST0_SEG3                       0x00E40000\n#define MP0_BASE__INST0_SEG4                       0x0243FC00\n\n#define MP0_BASE__INST1_SEG0                       0\n#define MP0_BASE__INST1_SEG1                       0\n#define MP0_BASE__INST1_SEG2                       0\n#define MP0_BASE__INST1_SEG3                       0\n#define MP0_BASE__INST1_SEG4                       0\n\n#define MP0_BASE__INST2_SEG0                       0\n#define MP0_BASE__INST2_SEG1                       0\n#define MP0_BASE__INST2_SEG2                       0\n#define MP0_BASE__INST2_SEG3                       0\n#define MP0_BASE__INST2_SEG4                       0\n\n#define MP0_BASE__INST3_SEG0                       0\n#define MP0_BASE__INST3_SEG1                       0\n#define MP0_BASE__INST3_SEG2                       0\n#define MP0_BASE__INST3_SEG3                       0\n#define MP0_BASE__INST3_SEG4                       0\n\n#define MP0_BASE__INST4_SEG0                       0\n#define MP0_BASE__INST4_SEG1                       0\n#define MP0_BASE__INST4_SEG2                       0\n#define MP0_BASE__INST4_SEG3                       0\n#define MP0_BASE__INST4_SEG4                       0\n\n#define MP0_BASE__INST5_SEG0                       0\n#define MP0_BASE__INST5_SEG1                       0\n#define MP0_BASE__INST5_SEG2                       0\n#define MP0_BASE__INST5_SEG3                       0\n#define MP0_BASE__INST5_SEG4                       0\n\n#define MP0_BASE__INST6_SEG0                       0\n#define MP0_BASE__INST6_SEG1                       0\n#define MP0_BASE__INST6_SEG2                       0\n#define MP0_BASE__INST6_SEG3                       0\n#define MP0_BASE__INST6_SEG4                       0\n\n#define MP1_BASE__INST0_SEG0                       0x00016000\n#define MP1_BASE__INST0_SEG1                       0x00DC0000\n#define MP1_BASE__INST0_SEG2                       0x00E00000\n#define MP1_BASE__INST0_SEG3                       0x00E40000\n#define MP1_BASE__INST0_SEG4                       0x0243FC00\n\n#define MP1_BASE__INST1_SEG0                       0\n#define MP1_BASE__INST1_SEG1                       0\n#define MP1_BASE__INST1_SEG2                       0\n#define MP1_BASE__INST1_SEG3                       0\n#define MP1_BASE__INST1_SEG4                       0\n\n#define MP1_BASE__INST2_SEG0                       0\n#define MP1_BASE__INST2_SEG1                       0\n#define MP1_BASE__INST2_SEG2                       0\n#define MP1_BASE__INST2_SEG3                       0\n#define MP1_BASE__INST2_SEG4                       0\n\n#define MP1_BASE__INST3_SEG0                       0\n#define MP1_BASE__INST3_SEG1                       0\n#define MP1_BASE__INST3_SEG2                       0\n#define MP1_BASE__INST3_SEG3                       0\n#define MP1_BASE__INST3_SEG4                       0\n\n#define MP1_BASE__INST4_SEG0                       0\n#define MP1_BASE__INST4_SEG1                       0\n#define MP1_BASE__INST4_SEG2                       0\n#define MP1_BASE__INST4_SEG3                       0\n#define MP1_BASE__INST4_SEG4                       0\n\n#define MP1_BASE__INST5_SEG0                       0\n#define MP1_BASE__INST5_SEG1                       0\n#define MP1_BASE__INST5_SEG2                       0\n#define MP1_BASE__INST5_SEG3                       0\n#define MP1_BASE__INST5_SEG4                       0\n\n#define MP1_BASE__INST6_SEG0                       0\n#define MP1_BASE__INST6_SEG1                       0\n#define MP1_BASE__INST6_SEG2                       0\n#define MP1_BASE__INST6_SEG3                       0\n#define MP1_BASE__INST6_SEG4                       0\n\n#define NBIF0_BASE__INST0_SEG0                     0x00000000\n#define NBIF0_BASE__INST0_SEG1                     0x00000014\n#define NBIF0_BASE__INST0_SEG2                     0x00000D20\n#define NBIF0_BASE__INST0_SEG3                     0x00010400\n#define NBIF0_BASE__INST0_SEG4                     0x0241B000\n\n#define NBIF0_BASE__INST1_SEG0                     0\n#define NBIF0_BASE__INST1_SEG1                     0\n#define NBIF0_BASE__INST1_SEG2                     0\n#define NBIF0_BASE__INST1_SEG3                     0\n#define NBIF0_BASE__INST1_SEG4                     0\n\n#define NBIF0_BASE__INST2_SEG0                     0\n#define NBIF0_BASE__INST2_SEG1                     0\n#define NBIF0_BASE__INST2_SEG2                     0\n#define NBIF0_BASE__INST2_SEG3                     0\n#define NBIF0_BASE__INST2_SEG4                     0\n\n#define NBIF0_BASE__INST3_SEG0                     0\n#define NBIF0_BASE__INST3_SEG1                     0\n#define NBIF0_BASE__INST3_SEG2                     0\n#define NBIF0_BASE__INST3_SEG3                     0\n#define NBIF0_BASE__INST3_SEG4                     0\n\n#define NBIF0_BASE__INST4_SEG0                     0\n#define NBIF0_BASE__INST4_SEG1                     0\n#define NBIF0_BASE__INST4_SEG2                     0\n#define NBIF0_BASE__INST4_SEG3                     0\n#define NBIF0_BASE__INST4_SEG4                     0\n\n#define NBIF0_BASE__INST5_SEG0                     0\n#define NBIF0_BASE__INST5_SEG1                     0\n#define NBIF0_BASE__INST5_SEG2                     0\n#define NBIF0_BASE__INST5_SEG3                     0\n#define NBIF0_BASE__INST5_SEG4                     0\n\n#define NBIF0_BASE__INST6_SEG0                     0\n#define NBIF0_BASE__INST6_SEG1                     0\n#define NBIF0_BASE__INST6_SEG2                     0\n#define NBIF0_BASE__INST6_SEG3                     0\n#define NBIF0_BASE__INST6_SEG4                     0\n\n#define OSSSYS_BASE__INST0_SEG0                    0x000010A0\n#define OSSSYS_BASE__INST0_SEG1                    0x0240A000\n#define OSSSYS_BASE__INST0_SEG2                    0\n#define OSSSYS_BASE__INST0_SEG3                    0\n#define OSSSYS_BASE__INST0_SEG4                    0\n\n#define OSSSYS_BASE__INST1_SEG0                    0\n#define OSSSYS_BASE__INST1_SEG1                    0\n#define OSSSYS_BASE__INST1_SEG2                    0\n#define OSSSYS_BASE__INST1_SEG3                    0\n#define OSSSYS_BASE__INST1_SEG4                    0\n\n#define OSSSYS_BASE__INST2_SEG0                    0\n#define OSSSYS_BASE__INST2_SEG1                    0\n#define OSSSYS_BASE__INST2_SEG2                    0\n#define OSSSYS_BASE__INST2_SEG3                    0\n#define OSSSYS_BASE__INST2_SEG4                    0\n\n#define OSSSYS_BASE__INST3_SEG0                    0\n#define OSSSYS_BASE__INST3_SEG1                    0\n#define OSSSYS_BASE__INST3_SEG2                    0\n#define OSSSYS_BASE__INST3_SEG3                    0\n#define OSSSYS_BASE__INST3_SEG4                    0\n\n#define OSSSYS_BASE__INST4_SEG0                    0\n#define OSSSYS_BASE__INST4_SEG1                    0\n#define OSSSYS_BASE__INST4_SEG2                    0\n#define OSSSYS_BASE__INST4_SEG3                    0\n#define OSSSYS_BASE__INST4_SEG4                    0\n\n#define OSSSYS_BASE__INST5_SEG0                    0\n#define OSSSYS_BASE__INST5_SEG1                    0\n#define OSSSYS_BASE__INST5_SEG2                    0\n#define OSSSYS_BASE__INST5_SEG3                    0\n#define OSSSYS_BASE__INST5_SEG4                    0\n\n#define OSSSYS_BASE__INST6_SEG0                    0\n#define OSSSYS_BASE__INST6_SEG1                    0\n#define OSSSYS_BASE__INST6_SEG2                    0\n#define OSSSYS_BASE__INST6_SEG3                    0\n#define OSSSYS_BASE__INST6_SEG4                    0\n\n#define PCIE0_BASE__INST0_SEG0                     0x00000000\n#define PCIE0_BASE__INST0_SEG1                     0x00000014\n#define PCIE0_BASE__INST0_SEG2                     0x00000D20\n#define PCIE0_BASE__INST0_SEG3                     0x00010400\n#define PCIE0_BASE__INST0_SEG4                     0x0241B000\n\n#define PCIE0_BASE__INST1_SEG0                     0\n#define PCIE0_BASE__INST1_SEG1                     0\n#define PCIE0_BASE__INST1_SEG2                     0\n#define PCIE0_BASE__INST1_SEG3                     0\n#define PCIE0_BASE__INST1_SEG4                     0\n\n#define PCIE0_BASE__INST2_SEG0                     0\n#define PCIE0_BASE__INST2_SEG1                     0\n#define PCIE0_BASE__INST2_SEG2                     0\n#define PCIE0_BASE__INST2_SEG3                     0\n#define PCIE0_BASE__INST2_SEG4                     0\n\n#define PCIE0_BASE__INST3_SEG0                     0\n#define PCIE0_BASE__INST3_SEG1                     0\n#define PCIE0_BASE__INST3_SEG2                     0\n#define PCIE0_BASE__INST3_SEG3                     0\n#define PCIE0_BASE__INST3_SEG4                     0\n\n#define PCIE0_BASE__INST4_SEG0                     0\n#define PCIE0_BASE__INST4_SEG1                     0\n#define PCIE0_BASE__INST4_SEG2                     0\n#define PCIE0_BASE__INST4_SEG3                     0\n#define PCIE0_BASE__INST4_SEG4                     0\n\n#define PCIE0_BASE__INST5_SEG0                     0\n#define PCIE0_BASE__INST5_SEG1                     0\n#define PCIE0_BASE__INST5_SEG2                     0\n#define PCIE0_BASE__INST5_SEG3                     0\n#define PCIE0_BASE__INST5_SEG4                     0\n\n#define PCIE0_BASE__INST6_SEG0                     0\n#define PCIE0_BASE__INST6_SEG1                     0\n#define PCIE0_BASE__INST6_SEG2                     0\n#define PCIE0_BASE__INST6_SEG3                     0\n#define PCIE0_BASE__INST6_SEG4                     0\n\n#define SDMA_BASE__INST0_SEG0                      0x00001260\n#define SDMA_BASE__INST0_SEG1                      0x0000A000\n#define SDMA_BASE__INST0_SEG2                      0x02402C00\n#define SDMA_BASE__INST0_SEG3                      0\n#define SDMA_BASE__INST0_SEG4                      0\n\n#define SDMA_BASE__INST1_SEG0                      0x00001260\n#define SDMA_BASE__INST1_SEG1                      0x0000A000\n#define SDMA_BASE__INST1_SEG2                      0x02402C00\n#define SDMA_BASE__INST1_SEG3                      0\n#define SDMA_BASE__INST1_SEG4                      0\n\n#define SDMA_BASE__INST2_SEG0                      0\n#define SDMA_BASE__INST2_SEG1                      0\n#define SDMA_BASE__INST2_SEG2                      0\n#define SDMA_BASE__INST2_SEG3                      0\n#define SDMA_BASE__INST2_SEG4                      0\n\n#define SDMA_BASE__INST3_SEG0                      0\n#define SDMA_BASE__INST3_SEG1                      0\n#define SDMA_BASE__INST3_SEG2                      0\n#define SDMA_BASE__INST3_SEG3                      0\n#define SDMA_BASE__INST3_SEG4                      0\n\n#define SDMA_BASE__INST4_SEG0                      0\n#define SDMA_BASE__INST4_SEG1                      0\n#define SDMA_BASE__INST4_SEG2                      0\n#define SDMA_BASE__INST4_SEG3                      0\n#define SDMA_BASE__INST4_SEG4                      0\n\n#define SDMA_BASE__INST5_SEG0                      0\n#define SDMA_BASE__INST5_SEG1                      0\n#define SDMA_BASE__INST5_SEG2                      0\n#define SDMA_BASE__INST5_SEG3                      0\n#define SDMA_BASE__INST5_SEG4                      0\n\n#define SDMA_BASE__INST6_SEG0                      0\n#define SDMA_BASE__INST6_SEG1                      0\n#define SDMA_BASE__INST6_SEG2                      0\n#define SDMA_BASE__INST6_SEG3                      0\n#define SDMA_BASE__INST6_SEG4                      0\n\n#define SMUIO_BASE__INST0_SEG0                     0x00016800\n#define SMUIO_BASE__INST0_SEG1                     0x00016A00\n#define SMUIO_BASE__INST0_SEG2                     0x00440000\n#define SMUIO_BASE__INST0_SEG3                     0x02401000\n#define SMUIO_BASE__INST0_SEG4                     0\n\n#define SMUIO_BASE__INST1_SEG0                     0\n#define SMUIO_BASE__INST1_SEG1                     0\n#define SMUIO_BASE__INST1_SEG2                     0\n#define SMUIO_BASE__INST1_SEG3                     0\n#define SMUIO_BASE__INST1_SEG4                     0\n\n#define SMUIO_BASE__INST2_SEG0                     0\n#define SMUIO_BASE__INST2_SEG1                     0\n#define SMUIO_BASE__INST2_SEG2                     0\n#define SMUIO_BASE__INST2_SEG3                     0\n#define SMUIO_BASE__INST2_SEG4                     0\n\n#define SMUIO_BASE__INST3_SEG0                     0\n#define SMUIO_BASE__INST3_SEG1                     0\n#define SMUIO_BASE__INST3_SEG2                     0\n#define SMUIO_BASE__INST3_SEG3                     0\n#define SMUIO_BASE__INST3_SEG4                     0\n\n#define SMUIO_BASE__INST4_SEG0                     0\n#define SMUIO_BASE__INST4_SEG1                     0\n#define SMUIO_BASE__INST4_SEG2                     0\n#define SMUIO_BASE__INST4_SEG3                     0\n#define SMUIO_BASE__INST4_SEG4                     0\n\n#define SMUIO_BASE__INST5_SEG0                     0\n#define SMUIO_BASE__INST5_SEG1                     0\n#define SMUIO_BASE__INST5_SEG2                     0\n#define SMUIO_BASE__INST5_SEG3                     0\n#define SMUIO_BASE__INST5_SEG4                     0\n\n#define SMUIO_BASE__INST6_SEG0                     0\n#define SMUIO_BASE__INST6_SEG1                     0\n#define SMUIO_BASE__INST6_SEG2                     0\n#define SMUIO_BASE__INST6_SEG3                     0\n#define SMUIO_BASE__INST6_SEG4                     0\n\n#define THM_BASE__INST0_SEG0                       0x00016600\n#define THM_BASE__INST0_SEG1                       0x02400C00\n#define THM_BASE__INST0_SEG2                       0\n#define THM_BASE__INST0_SEG3                       0\n#define THM_BASE__INST0_SEG4                       0\n\n#define THM_BASE__INST1_SEG0                       0\n#define THM_BASE__INST1_SEG1                       0\n#define THM_BASE__INST1_SEG2                       0\n#define THM_BASE__INST1_SEG3                       0\n#define THM_BASE__INST1_SEG4                       0\n\n#define THM_BASE__INST2_SEG0                       0\n#define THM_BASE__INST2_SEG1                       0\n#define THM_BASE__INST2_SEG2                       0\n#define THM_BASE__INST2_SEG3                       0\n#define THM_BASE__INST2_SEG4                       0\n\n#define THM_BASE__INST3_SEG0                       0\n#define THM_BASE__INST3_SEG1                       0\n#define THM_BASE__INST3_SEG2                       0\n#define THM_BASE__INST3_SEG3                       0\n#define THM_BASE__INST3_SEG4                       0\n\n#define THM_BASE__INST4_SEG0                       0\n#define THM_BASE__INST4_SEG1                       0\n#define THM_BASE__INST4_SEG2                       0\n#define THM_BASE__INST4_SEG3                       0\n#define THM_BASE__INST4_SEG4                       0\n\n#define THM_BASE__INST5_SEG0                       0\n#define THM_BASE__INST5_SEG1                       0\n#define THM_BASE__INST5_SEG2                       0\n#define THM_BASE__INST5_SEG3                       0\n#define THM_BASE__INST5_SEG4                       0\n\n#define THM_BASE__INST6_SEG0                       0\n#define THM_BASE__INST6_SEG1                       0\n#define THM_BASE__INST6_SEG2                       0\n#define THM_BASE__INST6_SEG3                       0\n#define THM_BASE__INST6_SEG4                       0\n\n#define UMC_BASE__INST0_SEG0                       0x00014000\n#define UMC_BASE__INST0_SEG1                       0x02425800\n#define UMC_BASE__INST0_SEG2                       0\n#define UMC_BASE__INST0_SEG3                       0\n#define UMC_BASE__INST0_SEG4                       0\n\n#define UMC_BASE__INST1_SEG0                       0x00054000\n#define UMC_BASE__INST1_SEG1                       0x02425C00\n#define UMC_BASE__INST1_SEG2                       0\n#define UMC_BASE__INST1_SEG3                       0\n#define UMC_BASE__INST1_SEG4                       0\n\n#define UMC_BASE__INST2_SEG0                       0x00094000\n#define UMC_BASE__INST2_SEG1                       0x02426000\n#define UMC_BASE__INST2_SEG2                       0\n#define UMC_BASE__INST2_SEG3                       0\n#define UMC_BASE__INST2_SEG4                       0\n\n#define UMC_BASE__INST3_SEG0                       0x000D4000\n#define UMC_BASE__INST3_SEG1                       0x02426400\n#define UMC_BASE__INST3_SEG2                       0\n#define UMC_BASE__INST3_SEG3                       0\n#define UMC_BASE__INST3_SEG4                       0\n\n#define UMC_BASE__INST4_SEG0                       0\n#define UMC_BASE__INST4_SEG1                       0\n#define UMC_BASE__INST4_SEG2                       0\n#define UMC_BASE__INST4_SEG3                       0\n#define UMC_BASE__INST4_SEG4                       0\n\n#define UMC_BASE__INST5_SEG0                       0\n#define UMC_BASE__INST5_SEG1                       0\n#define UMC_BASE__INST5_SEG2                       0\n#define UMC_BASE__INST5_SEG3                       0\n#define UMC_BASE__INST5_SEG4                       0\n\n#define UMC_BASE__INST6_SEG0                       0\n#define UMC_BASE__INST6_SEG1                       0\n#define UMC_BASE__INST6_SEG2                       0\n#define UMC_BASE__INST6_SEG3                       0\n#define UMC_BASE__INST6_SEG4                       0\n\n#define USB0_BASE__INST0_SEG0                      0x0242A800\n#define USB0_BASE__INST0_SEG1                      0x05B00000\n#define USB0_BASE__INST0_SEG2                      0\n#define USB0_BASE__INST0_SEG3                      0\n#define USB0_BASE__INST0_SEG4                      0\n\n#define USB0_BASE__INST1_SEG0                      0\n#define USB0_BASE__INST1_SEG1                      0\n#define USB0_BASE__INST1_SEG2                      0\n#define USB0_BASE__INST1_SEG3                      0\n#define USB0_BASE__INST1_SEG4                      0\n\n#define USB0_BASE__INST2_SEG0                      0\n#define USB0_BASE__INST2_SEG1                      0\n#define USB0_BASE__INST2_SEG2                      0\n#define USB0_BASE__INST2_SEG3                      0\n#define USB0_BASE__INST2_SEG4                      0\n\n#define USB0_BASE__INST3_SEG0                      0\n#define USB0_BASE__INST3_SEG1                      0\n#define USB0_BASE__INST3_SEG2                      0\n#define USB0_BASE__INST3_SEG3                      0\n#define USB0_BASE__INST3_SEG4                      0\n\n#define USB0_BASE__INST4_SEG0                      0\n#define USB0_BASE__INST4_SEG1                      0\n#define USB0_BASE__INST4_SEG2                      0\n#define USB0_BASE__INST4_SEG3                      0\n#define USB0_BASE__INST4_SEG4                      0\n\n#define USB0_BASE__INST5_SEG0                      0\n#define USB0_BASE__INST5_SEG1                      0\n#define USB0_BASE__INST5_SEG2                      0\n#define USB0_BASE__INST5_SEG3                      0\n#define USB0_BASE__INST5_SEG4                      0\n\n#define USB0_BASE__INST6_SEG0                      0\n#define USB0_BASE__INST6_SEG1                      0\n#define USB0_BASE__INST6_SEG2                      0\n#define USB0_BASE__INST6_SEG3                      0\n#define USB0_BASE__INST6_SEG4                      0\n\n#define UVD0_BASE__INST0_SEG0                      0x00007800\n#define UVD0_BASE__INST0_SEG1                      0x00007E00\n#define UVD0_BASE__INST0_SEG2                      0x02403000\n#define UVD0_BASE__INST0_SEG3                      0\n#define UVD0_BASE__INST0_SEG4                      0\n\n#define UVD0_BASE__INST1_SEG0                      0\n#define UVD0_BASE__INST1_SEG1                      0\n#define UVD0_BASE__INST1_SEG2                      0\n#define UVD0_BASE__INST1_SEG3                      0\n#define UVD0_BASE__INST1_SEG4                      0\n\n#define UVD0_BASE__INST2_SEG0                      0\n#define UVD0_BASE__INST2_SEG1                      0\n#define UVD0_BASE__INST2_SEG2                      0\n#define UVD0_BASE__INST2_SEG3                      0\n#define UVD0_BASE__INST2_SEG4                      0\n\n#define UVD0_BASE__INST3_SEG0                      0\n#define UVD0_BASE__INST3_SEG1                      0\n#define UVD0_BASE__INST3_SEG2                      0\n#define UVD0_BASE__INST3_SEG3                      0\n#define UVD0_BASE__INST3_SEG4                      0\n\n#define UVD0_BASE__INST4_SEG0                      0\n#define UVD0_BASE__INST4_SEG1                      0\n#define UVD0_BASE__INST4_SEG2                      0\n#define UVD0_BASE__INST4_SEG3                      0\n#define UVD0_BASE__INST4_SEG4                      0\n\n#define UVD0_BASE__INST5_SEG0                      0\n#define UVD0_BASE__INST5_SEG1                      0\n#define UVD0_BASE__INST5_SEG2                      0\n#define UVD0_BASE__INST5_SEG3                      0\n#define UVD0_BASE__INST5_SEG4                      0\n\n#define UVD0_BASE__INST6_SEG0                      0\n#define UVD0_BASE__INST6_SEG1                      0\n#define UVD0_BASE__INST6_SEG2                      0\n#define UVD0_BASE__INST6_SEG3                      0\n#define UVD0_BASE__INST6_SEG4                      0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}