
WordClock_Rev_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000859c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000630  0800873c  0800873c  0000973c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d6c  08008d6c  0000a0cc  2**0
                  CONTENTS
  4 .ARM          00000008  08008d6c  08008d6c  00009d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d74  08008d74  0000a0cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d74  08008d74  00009d74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d78  08008d78  00009d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  08008d7c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000024d8  200000cc  08008e48  0000a0cc  2**2
                  ALLOC
 10 ._user_heap_stack 00010404  200025a4  08008e48  0000a5a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fde8  00000000  00000000  0000a0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003770  00000000  00000000  00019ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb8  00000000  00000000  0001d658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc4  00000000  00000000  0001e610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb75  00000000  00000000  0001f1d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001791b  00000000  00000000  0003ad49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095c29  00000000  00000000  00052664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e828d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004948  00000000  00000000  000e82d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000ecc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000cc 	.word	0x200000cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008724 	.word	0x08008724

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000d0 	.word	0x200000d0
 80001dc:	08008724 	.word	0x08008724

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b96a 	b.w	8000d48 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	460c      	mov	r4, r1
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d14e      	bne.n	8000b36 <__udivmoddi4+0xaa>
 8000a98:	4694      	mov	ip, r2
 8000a9a:	458c      	cmp	ip, r1
 8000a9c:	4686      	mov	lr, r0
 8000a9e:	fab2 f282 	clz	r2, r2
 8000aa2:	d962      	bls.n	8000b6a <__udivmoddi4+0xde>
 8000aa4:	b14a      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa6:	f1c2 0320 	rsb	r3, r2, #32
 8000aaa:	4091      	lsls	r1, r2
 8000aac:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ab4:	4319      	orrs	r1, r3
 8000ab6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000abe:	fa1f f68c 	uxth.w	r6, ip
 8000ac2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ac6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000aca:	fb07 1114 	mls	r1, r7, r4, r1
 8000ace:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ad2:	fb04 f106 	mul.w	r1, r4, r6
 8000ad6:	4299      	cmp	r1, r3
 8000ad8:	d90a      	bls.n	8000af0 <__udivmoddi4+0x64>
 8000ada:	eb1c 0303 	adds.w	r3, ip, r3
 8000ade:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ae2:	f080 8112 	bcs.w	8000d0a <__udivmoddi4+0x27e>
 8000ae6:	4299      	cmp	r1, r3
 8000ae8:	f240 810f 	bls.w	8000d0a <__udivmoddi4+0x27e>
 8000aec:	3c02      	subs	r4, #2
 8000aee:	4463      	add	r3, ip
 8000af0:	1a59      	subs	r1, r3, r1
 8000af2:	fa1f f38e 	uxth.w	r3, lr
 8000af6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000afa:	fb07 1110 	mls	r1, r7, r0, r1
 8000afe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b02:	fb00 f606 	mul.w	r6, r0, r6
 8000b06:	429e      	cmp	r6, r3
 8000b08:	d90a      	bls.n	8000b20 <__udivmoddi4+0x94>
 8000b0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b12:	f080 80fc 	bcs.w	8000d0e <__udivmoddi4+0x282>
 8000b16:	429e      	cmp	r6, r3
 8000b18:	f240 80f9 	bls.w	8000d0e <__udivmoddi4+0x282>
 8000b1c:	4463      	add	r3, ip
 8000b1e:	3802      	subs	r0, #2
 8000b20:	1b9b      	subs	r3, r3, r6
 8000b22:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b26:	2100      	movs	r1, #0
 8000b28:	b11d      	cbz	r5, 8000b32 <__udivmoddi4+0xa6>
 8000b2a:	40d3      	lsrs	r3, r2
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b36:	428b      	cmp	r3, r1
 8000b38:	d905      	bls.n	8000b46 <__udivmoddi4+0xba>
 8000b3a:	b10d      	cbz	r5, 8000b40 <__udivmoddi4+0xb4>
 8000b3c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b40:	2100      	movs	r1, #0
 8000b42:	4608      	mov	r0, r1
 8000b44:	e7f5      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000b46:	fab3 f183 	clz	r1, r3
 8000b4a:	2900      	cmp	r1, #0
 8000b4c:	d146      	bne.n	8000bdc <__udivmoddi4+0x150>
 8000b4e:	42a3      	cmp	r3, r4
 8000b50:	d302      	bcc.n	8000b58 <__udivmoddi4+0xcc>
 8000b52:	4290      	cmp	r0, r2
 8000b54:	f0c0 80f0 	bcc.w	8000d38 <__udivmoddi4+0x2ac>
 8000b58:	1a86      	subs	r6, r0, r2
 8000b5a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b5e:	2001      	movs	r0, #1
 8000b60:	2d00      	cmp	r5, #0
 8000b62:	d0e6      	beq.n	8000b32 <__udivmoddi4+0xa6>
 8000b64:	e9c5 6300 	strd	r6, r3, [r5]
 8000b68:	e7e3      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000b6a:	2a00      	cmp	r2, #0
 8000b6c:	f040 8090 	bne.w	8000c90 <__udivmoddi4+0x204>
 8000b70:	eba1 040c 	sub.w	r4, r1, ip
 8000b74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b78:	fa1f f78c 	uxth.w	r7, ip
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b82:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b86:	fb08 4416 	mls	r4, r8, r6, r4
 8000b8a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b8e:	fb07 f006 	mul.w	r0, r7, r6
 8000b92:	4298      	cmp	r0, r3
 8000b94:	d908      	bls.n	8000ba8 <__udivmoddi4+0x11c>
 8000b96:	eb1c 0303 	adds.w	r3, ip, r3
 8000b9a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x11a>
 8000ba0:	4298      	cmp	r0, r3
 8000ba2:	f200 80cd 	bhi.w	8000d40 <__udivmoddi4+0x2b4>
 8000ba6:	4626      	mov	r6, r4
 8000ba8:	1a1c      	subs	r4, r3, r0
 8000baa:	fa1f f38e 	uxth.w	r3, lr
 8000bae:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bb2:	fb08 4410 	mls	r4, r8, r0, r4
 8000bb6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bba:	fb00 f707 	mul.w	r7, r0, r7
 8000bbe:	429f      	cmp	r7, r3
 8000bc0:	d908      	bls.n	8000bd4 <__udivmoddi4+0x148>
 8000bc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bc6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bca:	d202      	bcs.n	8000bd2 <__udivmoddi4+0x146>
 8000bcc:	429f      	cmp	r7, r3
 8000bce:	f200 80b0 	bhi.w	8000d32 <__udivmoddi4+0x2a6>
 8000bd2:	4620      	mov	r0, r4
 8000bd4:	1bdb      	subs	r3, r3, r7
 8000bd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bda:	e7a5      	b.n	8000b28 <__udivmoddi4+0x9c>
 8000bdc:	f1c1 0620 	rsb	r6, r1, #32
 8000be0:	408b      	lsls	r3, r1
 8000be2:	fa22 f706 	lsr.w	r7, r2, r6
 8000be6:	431f      	orrs	r7, r3
 8000be8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000bec:	fa04 f301 	lsl.w	r3, r4, r1
 8000bf0:	ea43 030c 	orr.w	r3, r3, ip
 8000bf4:	40f4      	lsrs	r4, r6
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	0c38      	lsrs	r0, r7, #16
 8000bfc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c00:	fbb4 fef0 	udiv	lr, r4, r0
 8000c04:	fa1f fc87 	uxth.w	ip, r7
 8000c08:	fb00 441e 	mls	r4, r0, lr, r4
 8000c0c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c10:	fb0e f90c 	mul.w	r9, lr, ip
 8000c14:	45a1      	cmp	r9, r4
 8000c16:	fa02 f201 	lsl.w	r2, r2, r1
 8000c1a:	d90a      	bls.n	8000c32 <__udivmoddi4+0x1a6>
 8000c1c:	193c      	adds	r4, r7, r4
 8000c1e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c22:	f080 8084 	bcs.w	8000d2e <__udivmoddi4+0x2a2>
 8000c26:	45a1      	cmp	r9, r4
 8000c28:	f240 8081 	bls.w	8000d2e <__udivmoddi4+0x2a2>
 8000c2c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c30:	443c      	add	r4, r7
 8000c32:	eba4 0409 	sub.w	r4, r4, r9
 8000c36:	fa1f f983 	uxth.w	r9, r3
 8000c3a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c3e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c42:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c46:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	d907      	bls.n	8000c5e <__udivmoddi4+0x1d2>
 8000c4e:	193c      	adds	r4, r7, r4
 8000c50:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c54:	d267      	bcs.n	8000d26 <__udivmoddi4+0x29a>
 8000c56:	45a4      	cmp	ip, r4
 8000c58:	d965      	bls.n	8000d26 <__udivmoddi4+0x29a>
 8000c5a:	3b02      	subs	r3, #2
 8000c5c:	443c      	add	r4, r7
 8000c5e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c62:	fba0 9302 	umull	r9, r3, r0, r2
 8000c66:	eba4 040c 	sub.w	r4, r4, ip
 8000c6a:	429c      	cmp	r4, r3
 8000c6c:	46ce      	mov	lr, r9
 8000c6e:	469c      	mov	ip, r3
 8000c70:	d351      	bcc.n	8000d16 <__udivmoddi4+0x28a>
 8000c72:	d04e      	beq.n	8000d12 <__udivmoddi4+0x286>
 8000c74:	b155      	cbz	r5, 8000c8c <__udivmoddi4+0x200>
 8000c76:	ebb8 030e 	subs.w	r3, r8, lr
 8000c7a:	eb64 040c 	sbc.w	r4, r4, ip
 8000c7e:	fa04 f606 	lsl.w	r6, r4, r6
 8000c82:	40cb      	lsrs	r3, r1
 8000c84:	431e      	orrs	r6, r3
 8000c86:	40cc      	lsrs	r4, r1
 8000c88:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e750      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000c90:	f1c2 0320 	rsb	r3, r2, #32
 8000c94:	fa20 f103 	lsr.w	r1, r0, r3
 8000c98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c9c:	fa24 f303 	lsr.w	r3, r4, r3
 8000ca0:	4094      	lsls	r4, r2
 8000ca2:	430c      	orrs	r4, r1
 8000ca4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ca8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cac:	fa1f f78c 	uxth.w	r7, ip
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3110 	mls	r1, r8, r0, r3
 8000cb8:	0c23      	lsrs	r3, r4, #16
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb00 f107 	mul.w	r1, r0, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d908      	bls.n	8000cd8 <__udivmoddi4+0x24c>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cce:	d22c      	bcs.n	8000d2a <__udivmoddi4+0x29e>
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d92a      	bls.n	8000d2a <__udivmoddi4+0x29e>
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	4463      	add	r3, ip
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ce0:	fb08 3311 	mls	r3, r8, r1, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb01 f307 	mul.w	r3, r1, r7
 8000cec:	42a3      	cmp	r3, r4
 8000cee:	d908      	bls.n	8000d02 <__udivmoddi4+0x276>
 8000cf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000cf8:	d213      	bcs.n	8000d22 <__udivmoddi4+0x296>
 8000cfa:	42a3      	cmp	r3, r4
 8000cfc:	d911      	bls.n	8000d22 <__udivmoddi4+0x296>
 8000cfe:	3902      	subs	r1, #2
 8000d00:	4464      	add	r4, ip
 8000d02:	1ae4      	subs	r4, r4, r3
 8000d04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d08:	e739      	b.n	8000b7e <__udivmoddi4+0xf2>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	e6f0      	b.n	8000af0 <__udivmoddi4+0x64>
 8000d0e:	4608      	mov	r0, r1
 8000d10:	e706      	b.n	8000b20 <__udivmoddi4+0x94>
 8000d12:	45c8      	cmp	r8, r9
 8000d14:	d2ae      	bcs.n	8000c74 <__udivmoddi4+0x1e8>
 8000d16:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d1a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d1e:	3801      	subs	r0, #1
 8000d20:	e7a8      	b.n	8000c74 <__udivmoddi4+0x1e8>
 8000d22:	4631      	mov	r1, r6
 8000d24:	e7ed      	b.n	8000d02 <__udivmoddi4+0x276>
 8000d26:	4603      	mov	r3, r0
 8000d28:	e799      	b.n	8000c5e <__udivmoddi4+0x1d2>
 8000d2a:	4630      	mov	r0, r6
 8000d2c:	e7d4      	b.n	8000cd8 <__udivmoddi4+0x24c>
 8000d2e:	46d6      	mov	lr, sl
 8000d30:	e77f      	b.n	8000c32 <__udivmoddi4+0x1a6>
 8000d32:	4463      	add	r3, ip
 8000d34:	3802      	subs	r0, #2
 8000d36:	e74d      	b.n	8000bd4 <__udivmoddi4+0x148>
 8000d38:	4606      	mov	r6, r0
 8000d3a:	4623      	mov	r3, r4
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	e70f      	b.n	8000b60 <__udivmoddi4+0xd4>
 8000d40:	3e02      	subs	r6, #2
 8000d42:	4463      	add	r3, ip
 8000d44:	e730      	b.n	8000ba8 <__udivmoddi4+0x11c>
 8000d46:	bf00      	nop

08000d48 <__aeabi_idiv0>:
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop

08000d4c <setSegments>:

char outputBuffer[CHAR_TO_DISPLAY_MAX] = {0};


// Set the segments for the current digit
void setSegments(uint8_t segments) {
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOA, SEG_A_K_Pin, (segments & (1 << 0)) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	bf0c      	ite	eq
 8000d60:	2301      	moveq	r3, #1
 8000d62:	2300      	movne	r3, #0
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	461a      	mov	r2, r3
 8000d68:	2104      	movs	r1, #4
 8000d6a:	4830      	ldr	r0, [pc, #192]	@ (8000e2c <setSegments+0xe0>)
 8000d6c:	f003 ff3c 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SEG_B_K_Pin, (segments & (1 << 1)) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	f003 0302 	and.w	r3, r3, #2
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	bf0c      	ite	eq
 8000d7a:	2301      	moveq	r3, #1
 8000d7c:	2300      	movne	r3, #0
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	461a      	mov	r2, r3
 8000d82:	2101      	movs	r1, #1
 8000d84:	4829      	ldr	r0, [pc, #164]	@ (8000e2c <setSegments+0xe0>)
 8000d86:	f003 ff2f 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SEG_C_K_Pin, (segments & (1 << 2)) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	f003 0304 	and.w	r3, r3, #4
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	bf0c      	ite	eq
 8000d94:	2301      	moveq	r3, #1
 8000d96:	2300      	movne	r3, #0
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	2108      	movs	r1, #8
 8000d9e:	4823      	ldr	r0, [pc, #140]	@ (8000e2c <setSegments+0xe0>)
 8000da0:	f003 ff22 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, SEG_D_K_Pin, (segments & (1 << 3)) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	f003 0308 	and.w	r3, r3, #8
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	bf0c      	ite	eq
 8000dae:	2301      	moveq	r3, #1
 8000db0:	2300      	movne	r3, #0
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	461a      	mov	r2, r3
 8000db6:	2104      	movs	r1, #4
 8000db8:	481d      	ldr	r0, [pc, #116]	@ (8000e30 <setSegments+0xe4>)
 8000dba:	f003 ff15 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, SEG_E_K_Pin, (segments & (1 << 4)) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	f003 0310 	and.w	r3, r3, #16
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	bf0c      	ite	eq
 8000dc8:	2301      	moveq	r3, #1
 8000dca:	2300      	movne	r3, #0
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	461a      	mov	r2, r3
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	4817      	ldr	r0, [pc, #92]	@ (8000e30 <setSegments+0xe4>)
 8000dd4:	f003 ff08 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SEG_F_K_Pin, (segments & (1 << 5)) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	f003 0320 	and.w	r3, r3, #32
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	bf0c      	ite	eq
 8000de2:	2301      	moveq	r3, #1
 8000de4:	2300      	movne	r3, #0
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	461a      	mov	r2, r3
 8000dea:	2110      	movs	r1, #16
 8000dec:	480f      	ldr	r0, [pc, #60]	@ (8000e2c <setSegments+0xe0>)
 8000dee:	f003 fefb 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SEG_G_K_Pin, (segments & (1 << 6)) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	bf0c      	ite	eq
 8000dfc:	2301      	moveq	r3, #1
 8000dfe:	2300      	movne	r3, #0
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	461a      	mov	r2, r3
 8000e04:	2102      	movs	r1, #2
 8000e06:	4809      	ldr	r0, [pc, #36]	@ (8000e2c <setSegments+0xe0>)
 8000e08:	f003 feee 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, DP_K_Pin, 	(segments & (1 << 7)) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e10:	43db      	mvns	r3, r3
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	09db      	lsrs	r3, r3, #7
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	461a      	mov	r2, r3
 8000e1a:	2140      	movs	r1, #64	@ 0x40
 8000e1c:	4803      	ldr	r0, [pc, #12]	@ (8000e2c <setSegments+0xe0>)
 8000e1e:	f003 fee3 	bl	8004be8 <HAL_GPIO_WritePin>
}
 8000e22:	bf00      	nop
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40020000 	.word	0x40020000
 8000e30:	40020400 	.word	0x40020400

08000e34 <wipeSegments>:

void wipeSegments(void) {
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, SEG_A_K_Pin, GPIO_PIN_SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	2104      	movs	r1, #4
 8000e3c:	4813      	ldr	r0, [pc, #76]	@ (8000e8c <wipeSegments+0x58>)
 8000e3e:	f003 fed3 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SEG_B_K_Pin, GPIO_PIN_SET);
 8000e42:	2201      	movs	r2, #1
 8000e44:	2101      	movs	r1, #1
 8000e46:	4811      	ldr	r0, [pc, #68]	@ (8000e8c <wipeSegments+0x58>)
 8000e48:	f003 fece 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SEG_C_K_Pin, GPIO_PIN_SET);
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	2108      	movs	r1, #8
 8000e50:	480e      	ldr	r0, [pc, #56]	@ (8000e8c <wipeSegments+0x58>)
 8000e52:	f003 fec9 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, SEG_D_K_Pin, GPIO_PIN_SET);
 8000e56:	2201      	movs	r2, #1
 8000e58:	2104      	movs	r1, #4
 8000e5a:	480d      	ldr	r0, [pc, #52]	@ (8000e90 <wipeSegments+0x5c>)
 8000e5c:	f003 fec4 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, SEG_E_K_Pin, GPIO_PIN_SET);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2101      	movs	r1, #1
 8000e64:	480a      	ldr	r0, [pc, #40]	@ (8000e90 <wipeSegments+0x5c>)
 8000e66:	f003 febf 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SEG_F_K_Pin, GPIO_PIN_SET);
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	2110      	movs	r1, #16
 8000e6e:	4807      	ldr	r0, [pc, #28]	@ (8000e8c <wipeSegments+0x58>)
 8000e70:	f003 feba 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SEG_G_K_Pin, GPIO_PIN_SET);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2102      	movs	r1, #2
 8000e78:	4804      	ldr	r0, [pc, #16]	@ (8000e8c <wipeSegments+0x58>)
 8000e7a:	f003 feb5 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, DP_K_Pin, 	GPIO_PIN_SET);
 8000e7e:	2201      	movs	r2, #1
 8000e80:	2140      	movs	r1, #64	@ 0x40
 8000e82:	4802      	ldr	r0, [pc, #8]	@ (8000e8c <wipeSegments+0x58>)
 8000e84:	f003 feb0 	bl	8004be8 <HAL_GPIO_WritePin>
}
 8000e88:	bf00      	nop
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	40020000 	.word	0x40020000
 8000e90:	40020400 	.word	0x40020400

08000e94 <activateDigit>:

// Activate a single digit
void activateDigit(uint8_t digit) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71fb      	strb	r3, [r7, #7]

  HAL_GPIO_WritePin(GPIOB, DIG_1_A_Pin, digit == 1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	bf0c      	ite	eq
 8000ea4:	2301      	moveq	r3, #1
 8000ea6:	2300      	movne	r3, #0
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	461a      	mov	r2, r3
 8000eac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000eb0:	4819      	ldr	r0, [pc, #100]	@ (8000f18 <activateDigit+0x84>)
 8000eb2:	f003 fe99 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIG_2_A_Pin, digit == 2 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	bf0c      	ite	eq
 8000ebc:	2301      	moveq	r3, #1
 8000ebe:	2300      	movne	r3, #0
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ec8:	4813      	ldr	r0, [pc, #76]	@ (8000f18 <activateDigit+0x84>)
 8000eca:	f003 fe8d 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, DIG_3_A_Pin, digit == 3 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	2b03      	cmp	r3, #3
 8000ed2:	bf0c      	ite	eq
 8000ed4:	2301      	moveq	r3, #1
 8000ed6:	2300      	movne	r3, #0
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	461a      	mov	r2, r3
 8000edc:	2180      	movs	r1, #128	@ 0x80
 8000ede:	480f      	ldr	r0, [pc, #60]	@ (8000f1c <activateDigit+0x88>)
 8000ee0:	f003 fe82 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, DIG_4_A_Pin, digit == 4 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	2b04      	cmp	r3, #4
 8000ee8:	bf0c      	ite	eq
 8000eea:	2301      	moveq	r3, #1
 8000eec:	2300      	movne	r3, #0
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	2120      	movs	r1, #32
 8000ef4:	4809      	ldr	r0, [pc, #36]	@ (8000f1c <activateDigit+0x88>)
 8000ef6:	f003 fe77 	bl	8004be8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DEC_A_Pin,   digit == 5 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	2b05      	cmp	r3, #5
 8000efe:	bf0c      	ite	eq
 8000f00:	2301      	moveq	r3, #1
 8000f02:	2300      	movne	r3, #0
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	461a      	mov	r2, r3
 8000f08:	2102      	movs	r1, #2
 8000f0a:	4803      	ldr	r0, [pc, #12]	@ (8000f18 <activateDigit+0x84>)
 8000f0c:	f003 fe6c 	bl	8004be8 <HAL_GPIO_WritePin>
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40020400 	.word	0x40020400
 8000f1c:	40020000 	.word	0x40020000

08000f20 <Segment_Display>:

// Display up to four characters on the 7-segment displays
void Segment_Display(const char *input) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]

    // Truncate the input to 4 characters
    char truncatedInput[5];
    strncpy(truncatedInput, input, 4);
 8000f28:	f107 0308 	add.w	r3, r7, #8
 8000f2c:	2204      	movs	r2, #4
 8000f2e:	6879      	ldr	r1, [r7, #4]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f006 fb9b 	bl	800766c <strncpy>
    truncatedInput[4] = '\0';
 8000f36:	2300      	movs	r3, #0
 8000f38:	733b      	strb	r3, [r7, #12]

    for(uint8_t i = 0; i < 4; i++) {
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	73fb      	strb	r3, [r7, #15]
 8000f3e:	e1af      	b.n	80012a0 <Segment_Display+0x380>
        activateDigit(i + 1);
 8000f40:	7bfb      	ldrb	r3, [r7, #15]
 8000f42:	3301      	adds	r3, #1
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff ffa4 	bl	8000e94 <activateDigit>

		char ch = truncatedInput[i];
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	3310      	adds	r3, #16
 8000f50:	443b      	add	r3, r7
 8000f52:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8000f56:	73bb      	strb	r3, [r7, #14]
        switch(ch) {
 8000f58:	7bbb      	ldrb	r3, [r7, #14]
 8000f5a:	2b7a      	cmp	r3, #122	@ 0x7a
 8000f5c:	f200 8195 	bhi.w	800128a <Segment_Display+0x36a>
 8000f60:	a201      	add	r2, pc, #4	@ (adr r2, 8000f68 <Segment_Display+0x48>)
 8000f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f66:	bf00      	nop
 8000f68:	08001155 	.word	0x08001155
 8000f6c:	0800128b 	.word	0x0800128b
 8000f70:	0800128b 	.word	0x0800128b
 8000f74:	0800128b 	.word	0x0800128b
 8000f78:	0800128b 	.word	0x0800128b
 8000f7c:	0800128b 	.word	0x0800128b
 8000f80:	0800128b 	.word	0x0800128b
 8000f84:	0800128b 	.word	0x0800128b
 8000f88:	0800128b 	.word	0x0800128b
 8000f8c:	0800128b 	.word	0x0800128b
 8000f90:	0800128b 	.word	0x0800128b
 8000f94:	0800128b 	.word	0x0800128b
 8000f98:	0800128b 	.word	0x0800128b
 8000f9c:	0800128b 	.word	0x0800128b
 8000fa0:	0800128b 	.word	0x0800128b
 8000fa4:	0800128b 	.word	0x0800128b
 8000fa8:	0800128b 	.word	0x0800128b
 8000fac:	0800128b 	.word	0x0800128b
 8000fb0:	0800128b 	.word	0x0800128b
 8000fb4:	0800128b 	.word	0x0800128b
 8000fb8:	0800128b 	.word	0x0800128b
 8000fbc:	0800128b 	.word	0x0800128b
 8000fc0:	0800128b 	.word	0x0800128b
 8000fc4:	0800128b 	.word	0x0800128b
 8000fc8:	0800128b 	.word	0x0800128b
 8000fcc:	0800128b 	.word	0x0800128b
 8000fd0:	0800128b 	.word	0x0800128b
 8000fd4:	0800128b 	.word	0x0800128b
 8000fd8:	0800128b 	.word	0x0800128b
 8000fdc:	0800128b 	.word	0x0800128b
 8000fe0:	0800128b 	.word	0x0800128b
 8000fe4:	0800128b 	.word	0x0800128b
 8000fe8:	0800127b 	.word	0x0800127b
 8000fec:	0800128b 	.word	0x0800128b
 8000ff0:	0800128b 	.word	0x0800128b
 8000ff4:	0800128b 	.word	0x0800128b
 8000ff8:	0800128b 	.word	0x0800128b
 8000ffc:	0800128b 	.word	0x0800128b
 8001000:	0800128b 	.word	0x0800128b
 8001004:	0800128b 	.word	0x0800128b
 8001008:	0800128b 	.word	0x0800128b
 800100c:	0800128b 	.word	0x0800128b
 8001010:	0800128b 	.word	0x0800128b
 8001014:	0800128b 	.word	0x0800128b
 8001018:	0800128b 	.word	0x0800128b
 800101c:	08001283 	.word	0x08001283
 8001020:	0800128b 	.word	0x0800128b
 8001024:	0800128b 	.word	0x0800128b
 8001028:	0800115b 	.word	0x0800115b
 800102c:	08001163 	.word	0x08001163
 8001030:	0800116b 	.word	0x0800116b
 8001034:	08001173 	.word	0x08001173
 8001038:	0800117b 	.word	0x0800117b
 800103c:	08001183 	.word	0x08001183
 8001040:	0800118b 	.word	0x0800118b
 8001044:	08001193 	.word	0x08001193
 8001048:	0800119b 	.word	0x0800119b
 800104c:	080011a3 	.word	0x080011a3
 8001050:	0800128b 	.word	0x0800128b
 8001054:	0800128b 	.word	0x0800128b
 8001058:	0800128b 	.word	0x0800128b
 800105c:	0800128b 	.word	0x0800128b
 8001060:	0800128b 	.word	0x0800128b
 8001064:	0800128b 	.word	0x0800128b
 8001068:	0800128b 	.word	0x0800128b
 800106c:	080011ab 	.word	0x080011ab
 8001070:	080011b3 	.word	0x080011b3
 8001074:	080011bb 	.word	0x080011bb
 8001078:	080011c3 	.word	0x080011c3
 800107c:	080011cb 	.word	0x080011cb
 8001080:	080011d3 	.word	0x080011d3
 8001084:	080011db 	.word	0x080011db
 8001088:	080011e3 	.word	0x080011e3
 800108c:	080011eb 	.word	0x080011eb
 8001090:	080011f3 	.word	0x080011f3
 8001094:	080011fb 	.word	0x080011fb
 8001098:	08001203 	.word	0x08001203
 800109c:	0800120b 	.word	0x0800120b
 80010a0:	08001213 	.word	0x08001213
 80010a4:	0800121b 	.word	0x0800121b
 80010a8:	08001223 	.word	0x08001223
 80010ac:	0800122b 	.word	0x0800122b
 80010b0:	08001233 	.word	0x08001233
 80010b4:	0800123b 	.word	0x0800123b
 80010b8:	08001243 	.word	0x08001243
 80010bc:	0800124b 	.word	0x0800124b
 80010c0:	08001253 	.word	0x08001253
 80010c4:	0800125b 	.word	0x0800125b
 80010c8:	08001263 	.word	0x08001263
 80010cc:	0800126b 	.word	0x0800126b
 80010d0:	08001273 	.word	0x08001273
 80010d4:	0800128b 	.word	0x0800128b
 80010d8:	0800128b 	.word	0x0800128b
 80010dc:	0800128b 	.word	0x0800128b
 80010e0:	0800128b 	.word	0x0800128b
 80010e4:	0800128b 	.word	0x0800128b
 80010e8:	0800128b 	.word	0x0800128b
 80010ec:	080011ab 	.word	0x080011ab
 80010f0:	080011b3 	.word	0x080011b3
 80010f4:	080011bb 	.word	0x080011bb
 80010f8:	080011c3 	.word	0x080011c3
 80010fc:	080011cb 	.word	0x080011cb
 8001100:	080011d3 	.word	0x080011d3
 8001104:	080011db 	.word	0x080011db
 8001108:	080011e3 	.word	0x080011e3
 800110c:	080011eb 	.word	0x080011eb
 8001110:	080011f3 	.word	0x080011f3
 8001114:	080011fb 	.word	0x080011fb
 8001118:	08001203 	.word	0x08001203
 800111c:	0800120b 	.word	0x0800120b
 8001120:	08001213 	.word	0x08001213
 8001124:	0800121b 	.word	0x0800121b
 8001128:	08001223 	.word	0x08001223
 800112c:	0800122b 	.word	0x0800122b
 8001130:	08001233 	.word	0x08001233
 8001134:	0800123b 	.word	0x0800123b
 8001138:	08001243 	.word	0x08001243
 800113c:	0800124b 	.word	0x0800124b
 8001140:	08001253 	.word	0x08001253
 8001144:	0800125b 	.word	0x0800125b
 8001148:	08001263 	.word	0x08001263
 800114c:	0800126b 	.word	0x0800126b
 8001150:	08001273 	.word	0x08001273
        	case '\0':
        		wipeSegments();
 8001154:	f7ff fe6e 	bl	8000e34 <wipeSegments>
        		return;
 8001158:	e0a6      	b.n	80012a8 <Segment_Display+0x388>
            case '0':
                setSegments(0x3F);
 800115a:	203f      	movs	r0, #63	@ 0x3f
 800115c:	f7ff fdf6 	bl	8000d4c <setSegments>
                break;
 8001160:	e096      	b.n	8001290 <Segment_Display+0x370>
            case '1':
                setSegments(0x06);
 8001162:	2006      	movs	r0, #6
 8001164:	f7ff fdf2 	bl	8000d4c <setSegments>
                break;
 8001168:	e092      	b.n	8001290 <Segment_Display+0x370>
            case '2':
                setSegments(0x5B);
 800116a:	205b      	movs	r0, #91	@ 0x5b
 800116c:	f7ff fdee 	bl	8000d4c <setSegments>
                break;
 8001170:	e08e      	b.n	8001290 <Segment_Display+0x370>
            case '3':
                setSegments(0x4F);
 8001172:	204f      	movs	r0, #79	@ 0x4f
 8001174:	f7ff fdea 	bl	8000d4c <setSegments>
                break;
 8001178:	e08a      	b.n	8001290 <Segment_Display+0x370>
            case '4':
                setSegments(0x66);
 800117a:	2066      	movs	r0, #102	@ 0x66
 800117c:	f7ff fde6 	bl	8000d4c <setSegments>
                break;
 8001180:	e086      	b.n	8001290 <Segment_Display+0x370>
            case '5':
                setSegments(0x6D);
 8001182:	206d      	movs	r0, #109	@ 0x6d
 8001184:	f7ff fde2 	bl	8000d4c <setSegments>
                break;
 8001188:	e082      	b.n	8001290 <Segment_Display+0x370>
            case '6':
                setSegments(0x7D);
 800118a:	207d      	movs	r0, #125	@ 0x7d
 800118c:	f7ff fdde 	bl	8000d4c <setSegments>
                break;
 8001190:	e07e      	b.n	8001290 <Segment_Display+0x370>
            case '7':
                setSegments(0x07);
 8001192:	2007      	movs	r0, #7
 8001194:	f7ff fdda 	bl	8000d4c <setSegments>
                break;
 8001198:	e07a      	b.n	8001290 <Segment_Display+0x370>
            case '8':
                setSegments(0x7F);
 800119a:	207f      	movs	r0, #127	@ 0x7f
 800119c:	f7ff fdd6 	bl	8000d4c <setSegments>
                break;
 80011a0:	e076      	b.n	8001290 <Segment_Display+0x370>
            case '9':
                setSegments(0x6F);
 80011a2:	206f      	movs	r0, #111	@ 0x6f
 80011a4:	f7ff fdd2 	bl	8000d4c <setSegments>
                break;
 80011a8:	e072      	b.n	8001290 <Segment_Display+0x370>
            case 'a':
            case 'A':
                setSegments(0x77);
 80011aa:	2077      	movs	r0, #119	@ 0x77
 80011ac:	f7ff fdce 	bl	8000d4c <setSegments>
                break;
 80011b0:	e06e      	b.n	8001290 <Segment_Display+0x370>
            case 'b':
            case 'B':
                setSegments(0x7C);
 80011b2:	207c      	movs	r0, #124	@ 0x7c
 80011b4:	f7ff fdca 	bl	8000d4c <setSegments>
                break;
 80011b8:	e06a      	b.n	8001290 <Segment_Display+0x370>
            case 'c':
            case 'C':
                setSegments(0x39);
 80011ba:	2039      	movs	r0, #57	@ 0x39
 80011bc:	f7ff fdc6 	bl	8000d4c <setSegments>
                break;
 80011c0:	e066      	b.n	8001290 <Segment_Display+0x370>
            case 'd':
            case 'D':
                setSegments(0x5E);
 80011c2:	205e      	movs	r0, #94	@ 0x5e
 80011c4:	f7ff fdc2 	bl	8000d4c <setSegments>
                break;
 80011c8:	e062      	b.n	8001290 <Segment_Display+0x370>
            case 'e':
            case 'E':
                setSegments(0x79);
 80011ca:	2079      	movs	r0, #121	@ 0x79
 80011cc:	f7ff fdbe 	bl	8000d4c <setSegments>
                break;
 80011d0:	e05e      	b.n	8001290 <Segment_Display+0x370>
            case 'f':
            case 'F':
                setSegments(0x71);
 80011d2:	2071      	movs	r0, #113	@ 0x71
 80011d4:	f7ff fdba 	bl	8000d4c <setSegments>
                break;
 80011d8:	e05a      	b.n	8001290 <Segment_Display+0x370>
            case 'g':
            case 'G':
                setSegments(0x3D);
 80011da:	203d      	movs	r0, #61	@ 0x3d
 80011dc:	f7ff fdb6 	bl	8000d4c <setSegments>
                break;
 80011e0:	e056      	b.n	8001290 <Segment_Display+0x370>
            case 'h':
            case 'H':
                setSegments(0x76);
 80011e2:	2076      	movs	r0, #118	@ 0x76
 80011e4:	f7ff fdb2 	bl	8000d4c <setSegments>
                break;
 80011e8:	e052      	b.n	8001290 <Segment_Display+0x370>
            case 'i':
            case 'I':
                setSegments(0x30);
 80011ea:	2030      	movs	r0, #48	@ 0x30
 80011ec:	f7ff fdae 	bl	8000d4c <setSegments>
                break;
 80011f0:	e04e      	b.n	8001290 <Segment_Display+0x370>
            case 'j':
            case 'J':
                setSegments(0x1E);
 80011f2:	201e      	movs	r0, #30
 80011f4:	f7ff fdaa 	bl	8000d4c <setSegments>
                break;
 80011f8:	e04a      	b.n	8001290 <Segment_Display+0x370>
            case 'k':
            case 'K':
                // Using same as 'H', no unique representation for 'K'
                setSegments(0x76);
 80011fa:	2076      	movs	r0, #118	@ 0x76
 80011fc:	f7ff fda6 	bl	8000d4c <setSegments>
                break;
 8001200:	e046      	b.n	8001290 <Segment_Display+0x370>
            case 'l':
            case 'L':
                setSegments(0x38);
 8001202:	2038      	movs	r0, #56	@ 0x38
 8001204:	f7ff fda2 	bl	8000d4c <setSegments>
                break;
 8001208:	e042      	b.n	8001290 <Segment_Display+0x370>
            case 'm':
            case 'M':
                // 'M' uses same as 'n', no unique representation
                setSegments(0x37);
 800120a:	2037      	movs	r0, #55	@ 0x37
 800120c:	f7ff fd9e 	bl	8000d4c <setSegments>
                break;
 8001210:	e03e      	b.n	8001290 <Segment_Display+0x370>
            case 'n':
            case 'N':
                setSegments(0x54);
 8001212:	2054      	movs	r0, #84	@ 0x54
 8001214:	f7ff fd9a 	bl	8000d4c <setSegments>
                break;
 8001218:	e03a      	b.n	8001290 <Segment_Display+0x370>
            case 'o':
            case 'O':
                setSegments(0x3F);
 800121a:	203f      	movs	r0, #63	@ 0x3f
 800121c:	f7ff fd96 	bl	8000d4c <setSegments>
                break;
 8001220:	e036      	b.n	8001290 <Segment_Display+0x370>
            case 'p':
            case 'P':
                setSegments(0x73);
 8001222:	2073      	movs	r0, #115	@ 0x73
 8001224:	f7ff fd92 	bl	8000d4c <setSegments>
                break;
 8001228:	e032      	b.n	8001290 <Segment_Display+0x370>
            case 'q':
            case 'Q':
                setSegments(0x67);
 800122a:	2067      	movs	r0, #103	@ 0x67
 800122c:	f7ff fd8e 	bl	8000d4c <setSegments>
                break;
 8001230:	e02e      	b.n	8001290 <Segment_Display+0x370>
            case 'r':
            case 'R':
                setSegments(0x50);
 8001232:	2050      	movs	r0, #80	@ 0x50
 8001234:	f7ff fd8a 	bl	8000d4c <setSegments>
                break;
 8001238:	e02a      	b.n	8001290 <Segment_Display+0x370>
            case 's':
            case 'S':
                setSegments(0x6D);
 800123a:	206d      	movs	r0, #109	@ 0x6d
 800123c:	f7ff fd86 	bl	8000d4c <setSegments>
                break;
 8001240:	e026      	b.n	8001290 <Segment_Display+0x370>
            case 't':
            case 'T':
                setSegments(0x78);
 8001242:	2078      	movs	r0, #120	@ 0x78
 8001244:	f7ff fd82 	bl	8000d4c <setSegments>
                break;
 8001248:	e022      	b.n	8001290 <Segment_Display+0x370>
            case 'u':
            case 'U':
                setSegments(0x3E);
 800124a:	203e      	movs	r0, #62	@ 0x3e
 800124c:	f7ff fd7e 	bl	8000d4c <setSegments>
                break;
 8001250:	e01e      	b.n	8001290 <Segment_Display+0x370>
            case 'v':
            case 'V':
                // Using same as 'U', no unique representation for 'V'
                setSegments(0x3E);
 8001252:	203e      	movs	r0, #62	@ 0x3e
 8001254:	f7ff fd7a 	bl	8000d4c <setSegments>
                break;
 8001258:	e01a      	b.n	8001290 <Segment_Display+0x370>
            case 'w':
            case 'W':
                // Representation of 'W' is not possible, so using compromise
                setSegments(0x2A);
 800125a:	202a      	movs	r0, #42	@ 0x2a
 800125c:	f7ff fd76 	bl	8000d4c <setSegments>
                break;
 8001260:	e016      	b.n	8001290 <Segment_Display+0x370>
            case 'x':
            case 'X':
                // Using same as 'H', no unique representation for 'X'
                setSegments(0x76);
 8001262:	2076      	movs	r0, #118	@ 0x76
 8001264:	f7ff fd72 	bl	8000d4c <setSegments>
                break;
 8001268:	e012      	b.n	8001290 <Segment_Display+0x370>
            case 'y':
            case 'Y':
                setSegments(0x6E);
 800126a:	206e      	movs	r0, #110	@ 0x6e
 800126c:	f7ff fd6e 	bl	8000d4c <setSegments>
                break;
 8001270:	e00e      	b.n	8001290 <Segment_Display+0x370>
            case 'z':
            case 'Z':
                // 'Z' uses same as '2'
                setSegments(0x5B);
 8001272:	205b      	movs	r0, #91	@ 0x5b
 8001274:	f7ff fd6a 	bl	8000d4c <setSegments>
                break;
 8001278:	e00a      	b.n	8001290 <Segment_Display+0x370>
            case ' ':
                // Blank character
                setSegments(0x00);
 800127a:	2000      	movs	r0, #0
 800127c:	f7ff fd66 	bl	8000d4c <setSegments>
                break;
 8001280:	e006      	b.n	8001290 <Segment_Display+0x370>
            case '-':
            	setSegments(0x04);
 8001282:	2004      	movs	r0, #4
 8001284:	f7ff fd62 	bl	8000d4c <setSegments>
            	break;
 8001288:	e002      	b.n	8001290 <Segment_Display+0x370>
            default:
            	wipeSegments();
 800128a:	f7ff fdd3 	bl	8000e34 <wipeSegments>
                break;
 800128e:	bf00      	nop
        }
        HAL_Delay(2);
 8001290:	2002      	movs	r0, #2
 8001292:	f002 fe45 	bl	8003f20 <HAL_Delay>
        wipeSegments();
 8001296:	f7ff fdcd 	bl	8000e34 <wipeSegments>
    for(uint8_t i = 0; i < 4; i++) {
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	3301      	adds	r3, #1
 800129e:	73fb      	strb	r3, [r7, #15]
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	2b03      	cmp	r3, #3
 80012a4:	f67f ae4c 	bls.w	8000f40 <Segment_Display+0x20>
    }
}
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop

080012b0 <turnOnLED>:
/**
 * @brief   Turns on an LED by setting its 'draw' flag to false.
 *
 * @param   number The number of the LED to turn on.
 */
void turnOnLED(LED *frame, uint8_t index) {
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	70fb      	strb	r3, [r7, #3]
	frame[index].on = true;
 80012bc:	78fa      	ldrb	r2, [r7, #3]
 80012be:	4613      	mov	r3, r2
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	4413      	add	r3, r2
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	4413      	add	r3, r2
 80012c8:	2201      	movs	r2, #1
 80012ca:	711a      	strb	r2, [r3, #4]
}
 80012cc:	bf00      	nop
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <turnOffLED>:
/**
 * @brief   Turns off an LED by setting its 'draw' flag to false.
 *
 * @param   number The number of the LED to turn off.
 */
void turnOffLED(LED *frame, uint8_t index) {
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	460b      	mov	r3, r1
 80012e2:	70fb      	strb	r3, [r7, #3]
	frame[index].on = false;
 80012e4:	78fa      	ldrb	r2, [r7, #3]
 80012e6:	4613      	mov	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	4413      	add	r3, r2
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	4413      	add	r3, r2
 80012f0:	2200      	movs	r2, #0
 80012f2:	711a      	strb	r2, [r3, #4]
}
 80012f4:	bf00      	nop
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <toggleLED>:

void toggleLED(LED *frame, uint8_t index) {
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	460b      	mov	r3, r1
 800130a:	70fb      	strb	r3, [r7, #3]
	frame[index].on = !frame[index].on;
 800130c:	78fa      	ldrb	r2, [r7, #3]
 800130e:	4613      	mov	r3, r2
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	4413      	add	r3, r2
 8001314:	687a      	ldr	r2, [r7, #4]
 8001316:	4413      	add	r3, r2
 8001318:	791b      	ldrb	r3, [r3, #4]
 800131a:	2b00      	cmp	r3, #0
 800131c:	bf14      	ite	ne
 800131e:	2301      	movne	r3, #1
 8001320:	2300      	moveq	r3, #0
 8001322:	b2db      	uxtb	r3, r3
 8001324:	f083 0301 	eor.w	r3, r3, #1
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4619      	mov	r1, r3
 800132c:	78fa      	ldrb	r2, [r7, #3]
 800132e:	4613      	mov	r3, r2
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4413      	add	r3, r2
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	4413      	add	r3, r2
 8001338:	460a      	mov	r2, r1
 800133a:	f002 0201 	and.w	r2, r2, #1
 800133e:	b2d2      	uxtb	r2, r2
 8001340:	711a      	strb	r2, [r3, #4]
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr

0800134e <getLEDsWithEffect>:
 * @param   arr Pointer to an array for storing indices of lit LEDs.
 *            This array should be preallocated by the caller.
 *
 * @return  Number of lit LEDs found. This value represents the size of the updated array.
 */
uint8_t getLEDsWithEffect(uint8_t *result, LED *display, Effect effect) {
 800134e:	b480      	push	{r7}
 8001350:	b087      	sub	sp, #28
 8001352:	af00      	add	r7, sp, #0
 8001354:	60f8      	str	r0, [r7, #12]
 8001356:	60b9      	str	r1, [r7, #8]
 8001358:	4613      	mov	r3, r2
 800135a:	71fb      	strb	r3, [r7, #7]

    uint32_t index = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	617b      	str	r3, [r7, #20]

    for(int i = 0; i < MATRIX_SIZE; i++) {
 8001360:	2300      	movs	r3, #0
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	e015      	b.n	8001392 <getLEDsWithEffect+0x44>
    	if(display[i].effect == effect) {
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	4613      	mov	r3, r2
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	68ba      	ldr	r2, [r7, #8]
 8001370:	4413      	add	r3, r2
 8001372:	78db      	ldrb	r3, [r3, #3]
 8001374:	79fa      	ldrb	r2, [r7, #7]
 8001376:	429a      	cmp	r2, r3
 8001378:	d108      	bne.n	800138c <getLEDsWithEffect+0x3e>
    		result[index] = i;
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	4413      	add	r3, r2
 8001380:	693a      	ldr	r2, [r7, #16]
 8001382:	b2d2      	uxtb	r2, r2
 8001384:	701a      	strb	r2, [r3, #0]
            index++;
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	3301      	adds	r3, #1
 800138a:	617b      	str	r3, [r7, #20]
    for(int i = 0; i < MATRIX_SIZE; i++) {
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	3301      	adds	r3, #1
 8001390:	613b      	str	r3, [r7, #16]
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	2b8e      	cmp	r3, #142	@ 0x8e
 8001396:	dde6      	ble.n	8001366 <getLEDsWithEffect+0x18>
    	}
    }

    return index++;
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	617a      	str	r2, [r7, #20]
 800139e:	b2db      	uxtb	r3, r3
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	371c      	adds	r7, #28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <removeLED>:

void removeLED(LED *frame, uint8_t index) {
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	460b      	mov	r3, r1
 80013b6:	70fb      	strb	r3, [r7, #3]
	frame[index].blue = 0;
 80013b8:	78fa      	ldrb	r2, [r7, #3]
 80013ba:	4613      	mov	r3, r2
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	4413      	add	r3, r2
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	4413      	add	r3, r2
 80013c4:	2200      	movs	r2, #0
 80013c6:	709a      	strb	r2, [r3, #2]
	frame[index].red = 0;
 80013c8:	78fa      	ldrb	r2, [r7, #3]
 80013ca:	4613      	mov	r3, r2
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	4413      	add	r3, r2
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	4413      	add	r3, r2
 80013d4:	2200      	movs	r2, #0
 80013d6:	701a      	strb	r2, [r3, #0]
	frame[index].green = 0;
 80013d8:	78fa      	ldrb	r2, [r7, #3]
 80013da:	4613      	mov	r3, r2
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	4413      	add	r3, r2
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	4413      	add	r3, r2
 80013e4:	2200      	movs	r2, #0
 80013e6:	705a      	strb	r2, [r3, #1]
	frame[index].effect = NONE;
 80013e8:	78fa      	ldrb	r2, [r7, #3]
 80013ea:	4613      	mov	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	4413      	add	r3, r2
 80013f4:	2200      	movs	r2, #0
 80013f6:	70da      	strb	r2, [r3, #3]
	frame[index].on = false;
 80013f8:	78fa      	ldrb	r2, [r7, #3]
 80013fa:	4613      	mov	r3, r2
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	4413      	add	r3, r2
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	4413      	add	r3, r2
 8001404:	2200      	movs	r2, #0
 8001406:	711a      	strb	r2, [r3, #4]
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <wipePWMBuffer>:
 * @brief Converts a bitmap to PWM data for WS2812B LEDs.
 *
 * Wipes PWM Buffer by filling it with user defined ZERO PWM values.
 *
 */
void wipePWMBuffer(void) {
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
    for(int i = 0; i < PWM_ARRAY_SIZE; i++) {
 800141a:	2300      	movs	r3, #0
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	e007      	b.n	8001430 <wipePWMBuffer+0x1c>
        pwmBuffer[i] = ZERO;
 8001420:	4a09      	ldr	r2, [pc, #36]	@ (8001448 <wipePWMBuffer+0x34>)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	211b      	movs	r1, #27
 8001426:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i = 0; i < PWM_ARRAY_SIZE; i++) {
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	3301      	adds	r3, #1
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	f640 5299 	movw	r2, #3481	@ 0xd99
 8001436:	4293      	cmp	r3, r2
 8001438:	ddf2      	ble.n	8001420 <wipePWMBuffer+0xc>
    }
}
 800143a:	bf00      	nop
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	200000ec 	.word	0x200000ec

0800144c <updatePwmBuffer>:
 * (green, red, blue) order.
 *
 * @note    The PWM buffer must be appropriately sized to accommodate the
 *          LED data. Each LED requires 24 bits in the PWM buffer.
 */
void updatePwmBuffer(LED *currentFrame) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]

    wipePWMBuffer();
 8001454:	f7ff ffde 	bl	8001414 <wipePWMBuffer>

    for(int ledNumber = 0; ledNumber < MATRIX_SIZE; ledNumber++) {
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	e067      	b.n	800152e <updatePwmBuffer+0xe2>

        if(!currentFrame[ledNumber].on) {
 800145e:	697a      	ldr	r2, [r7, #20]
 8001460:	4613      	mov	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4413      	add	r3, r2
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	791b      	ldrb	r3, [r3, #4]
 800146c:	f083 0301 	eor.w	r3, r3, #1
 8001470:	b2db      	uxtb	r3, r3
 8001472:	2b00      	cmp	r3, #0
 8001474:	d157      	bne.n	8001526 <updatePwmBuffer+0xda>
            continue;
        }


        uint8_t red     = currentFrame[ledNumber].red;
 8001476:	697a      	ldr	r2, [r7, #20]
 8001478:	4613      	mov	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	4413      	add	r3, r2
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	4413      	add	r3, r2
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	73fb      	strb	r3, [r7, #15]
        uint8_t green   = currentFrame[ledNumber].green;
 8001486:	697a      	ldr	r2, [r7, #20]
 8001488:	4613      	mov	r3, r2
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	4413      	add	r3, r2
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	785b      	ldrb	r3, [r3, #1]
 8001494:	73bb      	strb	r3, [r7, #14]
        uint8_t blue    = currentFrame[ledNumber].blue;
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	4613      	mov	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	4413      	add	r3, r2
 80014a2:	789b      	ldrb	r3, [r3, #2]
 80014a4:	737b      	strb	r3, [r7, #13]
        uint32_t arrayIndex = ledNumber * 24;
 80014a6:	697a      	ldr	r2, [r7, #20]
 80014a8:	4613      	mov	r3, r2
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	4413      	add	r3, r2
 80014ae:	00db      	lsls	r3, r3, #3
 80014b0:	60bb      	str	r3, [r7, #8]

        // ws2812b is GRB, so we swap the positions of red and green
        for(int bit = 0; bit < 8; bit++) {
 80014b2:	2300      	movs	r3, #0
 80014b4:	613b      	str	r3, [r7, #16]
 80014b6:	e032      	b.n	800151e <updatePwmBuffer+0xd2>

            if(green & (1 << bit)) {
 80014b8:	7bba      	ldrb	r2, [r7, #14]
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	fa42 f303 	asr.w	r3, r2, r3
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d007      	beq.n	80014d8 <updatePwmBuffer+0x8c>
                pwmBuffer[arrayIndex + 16 + (7 - bit)] = ONE;
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	68ba      	ldr	r2, [r7, #8]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	3317      	adds	r3, #23
 80014d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001540 <updatePwmBuffer+0xf4>)
 80014d2:	2136      	movs	r1, #54	@ 0x36
 80014d4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            }

            if(red & (1 << bit)) {
 80014d8:	7bfa      	ldrb	r2, [r7, #15]
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	fa42 f303 	asr.w	r3, r2, r3
 80014e0:	f003 0301 	and.w	r3, r3, #1
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d007      	beq.n	80014f8 <updatePwmBuffer+0xac>
                pwmBuffer[arrayIndex + 8 + (7 - bit)] = ONE;
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	330f      	adds	r3, #15
 80014f0:	4a13      	ldr	r2, [pc, #76]	@ (8001540 <updatePwmBuffer+0xf4>)
 80014f2:	2136      	movs	r1, #54	@ 0x36
 80014f4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            }

            if(blue & (1 << bit)) {
 80014f8:	7b7a      	ldrb	r2, [r7, #13]
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	fa42 f303 	asr.w	r3, r2, r3
 8001500:	f003 0301 	and.w	r3, r3, #1
 8001504:	2b00      	cmp	r3, #0
 8001506:	d007      	beq.n	8001518 <updatePwmBuffer+0xcc>
                pwmBuffer[arrayIndex + (7 - bit)] = ONE;
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	3307      	adds	r3, #7
 8001510:	4a0b      	ldr	r2, [pc, #44]	@ (8001540 <updatePwmBuffer+0xf4>)
 8001512:	2136      	movs	r1, #54	@ 0x36
 8001514:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(int bit = 0; bit < 8; bit++) {
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	3301      	adds	r3, #1
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	2b07      	cmp	r3, #7
 8001522:	ddc9      	ble.n	80014b8 <updatePwmBuffer+0x6c>
 8001524:	e000      	b.n	8001528 <updatePwmBuffer+0xdc>
            continue;
 8001526:	bf00      	nop
    for(int ledNumber = 0; ledNumber < MATRIX_SIZE; ledNumber++) {
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	3301      	adds	r3, #1
 800152c:	617b      	str	r3, [r7, #20]
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	2b8e      	cmp	r3, #142	@ 0x8e
 8001532:	dd94      	ble.n	800145e <updatePwmBuffer+0x12>
            }
        }

    }
}
 8001534:	bf00      	nop
 8001536:	bf00      	nop
 8001538:	3718      	adds	r7, #24
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	200000ec 	.word	0x200000ec

08001544 <DMA_Send>:


void DMA_Send() {
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0

    HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*)pwmBuffer, PWM_ARRAY_SIZE);
 8001548:	f640 539a 	movw	r3, #3482	@ 0xd9a
 800154c:	4a07      	ldr	r2, [pc, #28]	@ (800156c <DMA_Send+0x28>)
 800154e:	2100      	movs	r1, #0
 8001550:	4807      	ldr	r0, [pc, #28]	@ (8001570 <DMA_Send+0x2c>)
 8001552:	f004 fc2b 	bl	8005dac <HAL_TIM_PWM_Start_DMA>
	while (!datasentflag) {}
 8001556:	bf00      	nop
 8001558:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <DMA_Send+0x30>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d0fb      	beq.n	8001558 <DMA_Send+0x14>
	datasentflag = 0;
 8001560:	4b04      	ldr	r3, [pc, #16]	@ (8001574 <DMA_Send+0x30>)
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]

}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	200000ec 	.word	0x200000ec
 8001570:	2000234c 	.word	0x2000234c
 8001574:	200000e8 	.word	0x200000e8

08001578 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]

    HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 8001580:	2100      	movs	r1, #0
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f004 fdc2 	bl	800610c <HAL_TIM_PWM_Stop_DMA>
    datasentflag = 1;
 8001588:	4b03      	ldr	r3, [pc, #12]	@ (8001598 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 800158a:	2201      	movs	r2, #1
 800158c:	601a      	str	r2, [r3, #0]

}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	200000e8 	.word	0x200000e8

0800159c <blink>:
extern LED currentDisplay[MATRIX_SIZE];

uint32_t lastTickBlink = 0;
uint16_t blinkDelay = 375;

void blink(void) {
 800159c:	b580      	push	{r7, lr}
 800159e:	b0a6      	sub	sp, #152	@ 0x98
 80015a0:	af00      	add	r7, sp, #0

	uint8_t leds[MATRIX_SIZE];
	uint32_t size = getLEDsWithEffect((uint8_t *) leds, (LED *) currentDisplay, BLINK);
 80015a2:	463b      	mov	r3, r7
 80015a4:	2204      	movs	r2, #4
 80015a6:	4919      	ldr	r1, [pc, #100]	@ (800160c <blink+0x70>)
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff fed0 	bl	800134e <getLEDsWithEffect>
 80015ae:	4603      	mov	r3, r0
 80015b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	if(HAL_GetTick() - lastTickBlink > blinkDelay) {
 80015b4:	f002 fca8 	bl	8003f08 <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	4b15      	ldr	r3, [pc, #84]	@ (8001610 <blink+0x74>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	4a14      	ldr	r2, [pc, #80]	@ (8001614 <blink+0x78>)
 80015c2:	8812      	ldrh	r2, [r2, #0]
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d91c      	bls.n	8001602 <blink+0x66>
		for(int i = 0; i < size; i++) {
 80015c8:	2300      	movs	r3, #0
 80015ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80015ce:	e00d      	b.n	80015ec <blink+0x50>
			toggleLED(currentDisplay, leds[i]);
 80015d0:	463a      	mov	r2, r7
 80015d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80015d6:	4413      	add	r3, r2
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	4619      	mov	r1, r3
 80015dc:	480b      	ldr	r0, [pc, #44]	@ (800160c <blink+0x70>)
 80015de:	f7ff fe8f 	bl	8001300 <toggleLED>
		for(int i = 0; i < size; i++) {
 80015e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80015e6:	3301      	adds	r3, #1
 80015e8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80015ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80015f0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d8eb      	bhi.n	80015d0 <blink+0x34>
		}
		lastTickBlink = HAL_GetTick();
 80015f8:	f002 fc86 	bl	8003f08 <HAL_GetTick>
 80015fc:	4603      	mov	r3, r0
 80015fe:	4a04      	ldr	r2, [pc, #16]	@ (8001610 <blink+0x74>)
 8001600:	6013      	str	r3, [r2, #0]
	}

}
 8001602:	bf00      	nop
 8001604:	3798      	adds	r7, #152	@ 0x98
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20002044 	.word	0x20002044
 8001610:	20001c20 	.word	0x20001c20
 8001614:	20000000 	.word	0x20000000

08001618 <constant>:
 *  Created on: Apr 4, 2024
 *      Author: dsava
 */
#include "constant.h"

void constant(void) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b0a6      	sub	sp, #152	@ 0x98
 800161c:	af00      	add	r7, sp, #0

	uint8_t leds[MATRIX_SIZE];
	uint32_t size = getLEDsWithEffect((uint8_t *) leds, (LED *) currentDisplay, CONSTANT);
 800161e:	463b      	mov	r3, r7
 8001620:	2205      	movs	r2, #5
 8001622:	4912      	ldr	r1, [pc, #72]	@ (800166c <constant+0x54>)
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff fe92 	bl	800134e <getLEDsWithEffect>
 800162a:	4603      	mov	r3, r0
 800162c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	for(int i = 0; i < size; i++) {
 8001630:	2300      	movs	r3, #0
 8001632:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001636:	e00d      	b.n	8001654 <constant+0x3c>
		turnOnLED(currentDisplay, leds[i]);
 8001638:	463a      	mov	r2, r7
 800163a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800163e:	4413      	add	r3, r2
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	4619      	mov	r1, r3
 8001644:	4809      	ldr	r0, [pc, #36]	@ (800166c <constant+0x54>)
 8001646:	f7ff fe33 	bl	80012b0 <turnOnLED>
	for(int i = 0; i < size; i++) {
 800164a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800164e:	3301      	adds	r3, #1
 8001650:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001654:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001658:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800165c:	429a      	cmp	r2, r3
 800165e:	d8eb      	bhi.n	8001638 <constant+0x20>
	}

}
 8001660:	bf00      	nop
 8001662:	bf00      	nop
 8001664:	3798      	adds	r7, #152	@ 0x98
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20002044 	.word	0x20002044

08001670 <flicker>:
FlickerState currentFlickerState = STATE_IDLE;
static RTC_TimeTypeDef previousDisplayedTime = {0}; // Initialize to some value
bool needToUpdateDisplay = true;
bool isFlickering = false;

void flicker(RTC_TimeTypeDef currentTime) {
 8001670:	b084      	sub	sp, #16
 8001672:	b5b0      	push	{r4, r5, r7, lr}
 8001674:	af00      	add	r7, sp, #0
 8001676:	f107 0410 	add.w	r4, r7, #16
 800167a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	display_time(currentTime.Hours, currentTime.Minutes);
 800167e:	7c3b      	ldrb	r3, [r7, #16]
 8001680:	7c7a      	ldrb	r2, [r7, #17]
 8001682:	4611      	mov	r1, r2
 8001684:	4618      	mov	r0, r3
 8001686:	f000 fddb 	bl	8002240 <display_time>

	if(displaysAreDifferent(FLICKER) && currentFlickerState != STATE_FLICKER_IN) {
 800168a:	2002      	movs	r0, #2
 800168c:	f000 fbe8 	bl	8001e60 <displaysAreDifferent>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d006      	beq.n	80016a4 <flicker+0x34>
 8001696:	4b24      	ldr	r3, [pc, #144]	@ (8001728 <flicker+0xb8>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	2b02      	cmp	r3, #2
 800169c:	d002      	beq.n	80016a4 <flicker+0x34>
		currentFlickerState = STATE_FLICKER_OUT;
 800169e:	4b22      	ldr	r3, [pc, #136]	@ (8001728 <flicker+0xb8>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	701a      	strb	r2, [r3, #0]
	}

    switch (currentFlickerState) {
 80016a4:	4b20      	ldr	r3, [pc, #128]	@ (8001728 <flicker+0xb8>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d017      	beq.n	80016dc <flicker+0x6c>
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	dc2e      	bgt.n	800170e <flicker+0x9e>
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d02e      	beq.n	8001712 <flicker+0xa2>
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d000      	beq.n	80016ba <flicker+0x4a>
                currentFlickerState = STATE_IDLE;
                previousDisplayedTime = currentTime;
            }
            break;
        default:
        	break;
 80016b8:	e029      	b.n	800170e <flicker+0x9e>
            isFlickering = flickerOut();
 80016ba:	f000 f83b 	bl	8001734 <flickerOut>
 80016be:	4603      	mov	r3, r0
 80016c0:	461a      	mov	r2, r3
 80016c2:	4b1a      	ldr	r3, [pc, #104]	@ (800172c <flicker+0xbc>)
 80016c4:	701a      	strb	r2, [r3, #0]
            if (!isFlickering) {
 80016c6:	4b19      	ldr	r3, [pc, #100]	@ (800172c <flicker+0xbc>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	f083 0301 	eor.w	r3, r3, #1
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d020      	beq.n	8001716 <flicker+0xa6>
                currentFlickerState = STATE_FLICKER_IN;
 80016d4:	4b14      	ldr	r3, [pc, #80]	@ (8001728 <flicker+0xb8>)
 80016d6:	2202      	movs	r2, #2
 80016d8:	701a      	strb	r2, [r3, #0]
            break;
 80016da:	e01c      	b.n	8001716 <flicker+0xa6>
        	isFlickering = flickerIn();
 80016dc:	f000 f8c0 	bl	8001860 <flickerIn>
 80016e0:	4603      	mov	r3, r0
 80016e2:	461a      	mov	r2, r3
 80016e4:	4b11      	ldr	r3, [pc, #68]	@ (800172c <flicker+0xbc>)
 80016e6:	701a      	strb	r2, [r3, #0]
            if (!isFlickering) {
 80016e8:	4b10      	ldr	r3, [pc, #64]	@ (800172c <flicker+0xbc>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	f083 0301 	eor.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d011      	beq.n	800171a <flicker+0xaa>
                currentFlickerState = STATE_IDLE;
 80016f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <flicker+0xb8>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	701a      	strb	r2, [r3, #0]
                previousDisplayedTime = currentTime;
 80016fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001730 <flicker+0xc0>)
 80016fe:	461d      	mov	r5, r3
 8001700:	f107 0410 	add.w	r4, r7, #16
 8001704:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001706:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001708:	6823      	ldr	r3, [r4, #0]
 800170a:	602b      	str	r3, [r5, #0]
            break;
 800170c:	e005      	b.n	800171a <flicker+0xaa>
        	break;
 800170e:	bf00      	nop
 8001710:	e004      	b.n	800171c <flicker+0xac>
            break;
 8001712:	bf00      	nop
 8001714:	e002      	b.n	800171c <flicker+0xac>
            break;
 8001716:	bf00      	nop
 8001718:	e000      	b.n	800171c <flicker+0xac>
            break;
 800171a:	bf00      	nop
    }
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001724:	b004      	add	sp, #16
 8001726:	4770      	bx	lr
 8001728:	20001c24 	.word	0x20001c24
 800172c:	20001c3c 	.word	0x20001c3c
 8001730:	20001c28 	.word	0x20001c28

08001734 <flickerOut>:

uint32_t lastTickFlicker;

bool flickerOut(void) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
    static uint8_t ledsToFlickerOff[MATRIX_SIZE] = {0};
    static uint8_t numLit = 0;
    static uint32_t lastTickEffect = 0;
    static uint8_t loop = 0;
    static bool isInitialized = false;
    const uint8_t flickerLoops = 10;
 800173a:	230a      	movs	r3, #10
 800173c:	717b      	strb	r3, [r7, #5]
    const uint32_t delayIntervalMs = 50;
 800173e:	2332      	movs	r3, #50	@ 0x32
 8001740:	603b      	str	r3, [r7, #0]

    if (!isInitialized) {
 8001742:	4b41      	ldr	r3, [pc, #260]	@ (8001848 <flickerOut+0x114>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	f083 0301 	eor.w	r3, r3, #1
 800174a:	b2db      	uxtb	r3, r3
 800174c:	2b00      	cmp	r3, #0
 800174e:	d018      	beq.n	8001782 <flickerOut+0x4e>
    	numLit = getChangedPixels(ledsToFlickerOff, FLICKER);
 8001750:	2102      	movs	r1, #2
 8001752:	483e      	ldr	r0, [pc, #248]	@ (800184c <flickerOut+0x118>)
 8001754:	f000 fc0e 	bl	8001f74 <getChangedPixels>
 8001758:	4603      	mov	r3, r0
 800175a:	b2da      	uxtb	r2, r3
 800175c:	4b3c      	ldr	r3, [pc, #240]	@ (8001850 <flickerOut+0x11c>)
 800175e:	701a      	strb	r2, [r3, #0]
        if (numLit == 0) {
 8001760:	4b3b      	ldr	r3, [pc, #236]	@ (8001850 <flickerOut+0x11c>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <flickerOut+0x38>
            return false; // Function did not start flickering, return false
 8001768:	2300      	movs	r3, #0
 800176a:	e069      	b.n	8001840 <flickerOut+0x10c>
        }
        loop = 0;
 800176c:	4b39      	ldr	r3, [pc, #228]	@ (8001854 <flickerOut+0x120>)
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
        lastTickEffect = HAL_GetTick();
 8001772:	f002 fbc9 	bl	8003f08 <HAL_GetTick>
 8001776:	4603      	mov	r3, r0
 8001778:	4a37      	ldr	r2, [pc, #220]	@ (8001858 <flickerOut+0x124>)
 800177a:	6013      	str	r3, [r2, #0]
        isInitialized = true;
 800177c:	4b32      	ldr	r3, [pc, #200]	@ (8001848 <flickerOut+0x114>)
 800177e:	2201      	movs	r2, #1
 8001780:	701a      	strb	r2, [r3, #0]
    }

    if ((HAL_GetTick() - lastTickEffect) >= delayIntervalMs) {
 8001782:	f002 fbc1 	bl	8003f08 <HAL_GetTick>
 8001786:	4602      	mov	r2, r0
 8001788:	4b33      	ldr	r3, [pc, #204]	@ (8001858 <flickerOut+0x124>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	d854      	bhi.n	800183e <flickerOut+0x10a>
        if (loop >= flickerLoops) {
 8001794:	4b2f      	ldr	r3, [pc, #188]	@ (8001854 <flickerOut+0x120>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	797a      	ldrb	r2, [r7, #5]
 800179a:	429a      	cmp	r2, r3
 800179c:	d816      	bhi.n	80017cc <flickerOut+0x98>
            // Ensure all LEDs are turned off at the end
            for (uint8_t i = 0; i < numLit; ++i) {
 800179e:	2300      	movs	r3, #0
 80017a0:	71fb      	strb	r3, [r7, #7]
 80017a2:	e009      	b.n	80017b8 <flickerOut+0x84>
                removeLED((LED *) currentDisplay, ledsToFlickerOff[i]);
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	4a29      	ldr	r2, [pc, #164]	@ (800184c <flickerOut+0x118>)
 80017a8:	5cd3      	ldrb	r3, [r2, r3]
 80017aa:	4619      	mov	r1, r3
 80017ac:	482b      	ldr	r0, [pc, #172]	@ (800185c <flickerOut+0x128>)
 80017ae:	f7ff fdfd 	bl	80013ac <removeLED>
            for (uint8_t i = 0; i < numLit; ++i) {
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	3301      	adds	r3, #1
 80017b6:	71fb      	strb	r3, [r7, #7]
 80017b8:	4b25      	ldr	r3, [pc, #148]	@ (8001850 <flickerOut+0x11c>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	79fa      	ldrb	r2, [r7, #7]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d3f0      	bcc.n	80017a4 <flickerOut+0x70>
            }
            // Reset for next call or trigger completion
            isInitialized = false; // Reset the state
 80017c2:	4b21      	ldr	r3, [pc, #132]	@ (8001848 <flickerOut+0x114>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	701a      	strb	r2, [r3, #0]
            return false; // Finish the effect
 80017c8:	2300      	movs	r3, #0
 80017ca:	e039      	b.n	8001840 <flickerOut+0x10c>
        }

        shuffleArray(ledsToFlickerOff, numLit);
 80017cc:	4b20      	ldr	r3, [pc, #128]	@ (8001850 <flickerOut+0x11c>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	4619      	mov	r1, r3
 80017d2:	481e      	ldr	r0, [pc, #120]	@ (800184c <flickerOut+0x118>)
 80017d4:	f000 fcfa 	bl	80021cc <shuffleArray>
        for (uint8_t i = 0; i < numLit; ++i) {
 80017d8:	2300      	movs	r3, #0
 80017da:	71bb      	strb	r3, [r7, #6]
 80017dc:	e01f      	b.n	800181e <flickerOut+0xea>
            if (RANDOM_IN_RANGE(0, flickerLoops) < loop) {
 80017de:	f005 fdc1 	bl	8007364 <rand>
 80017e2:	4602      	mov	r2, r0
 80017e4:	797b      	ldrb	r3, [r7, #5]
 80017e6:	3301      	adds	r3, #1
 80017e8:	fb92 f1f3 	sdiv	r1, r2, r3
 80017ec:	fb01 f303 	mul.w	r3, r1, r3
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	4a18      	ldr	r2, [pc, #96]	@ (8001854 <flickerOut+0x120>)
 80017f4:	7812      	ldrb	r2, [r2, #0]
 80017f6:	4293      	cmp	r3, r2
 80017f8:	da07      	bge.n	800180a <flickerOut+0xd6>
                turnOffLED((LED *) currentDisplay, ledsToFlickerOff[i]);
 80017fa:	79bb      	ldrb	r3, [r7, #6]
 80017fc:	4a13      	ldr	r2, [pc, #76]	@ (800184c <flickerOut+0x118>)
 80017fe:	5cd3      	ldrb	r3, [r2, r3]
 8001800:	4619      	mov	r1, r3
 8001802:	4816      	ldr	r0, [pc, #88]	@ (800185c <flickerOut+0x128>)
 8001804:	f7ff fd68 	bl	80012d8 <turnOffLED>
 8001808:	e006      	b.n	8001818 <flickerOut+0xe4>
            } else {
                turnOnLED((LED *) currentDisplay, ledsToFlickerOff[i]);
 800180a:	79bb      	ldrb	r3, [r7, #6]
 800180c:	4a0f      	ldr	r2, [pc, #60]	@ (800184c <flickerOut+0x118>)
 800180e:	5cd3      	ldrb	r3, [r2, r3]
 8001810:	4619      	mov	r1, r3
 8001812:	4812      	ldr	r0, [pc, #72]	@ (800185c <flickerOut+0x128>)
 8001814:	f7ff fd4c 	bl	80012b0 <turnOnLED>
        for (uint8_t i = 0; i < numLit; ++i) {
 8001818:	79bb      	ldrb	r3, [r7, #6]
 800181a:	3301      	adds	r3, #1
 800181c:	71bb      	strb	r3, [r7, #6]
 800181e:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <flickerOut+0x11c>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	79ba      	ldrb	r2, [r7, #6]
 8001824:	429a      	cmp	r2, r3
 8001826:	d3da      	bcc.n	80017de <flickerOut+0xaa>
            }
        }
        lastTickEffect = HAL_GetTick();
 8001828:	f002 fb6e 	bl	8003f08 <HAL_GetTick>
 800182c:	4603      	mov	r3, r0
 800182e:	4a0a      	ldr	r2, [pc, #40]	@ (8001858 <flickerOut+0x124>)
 8001830:	6013      	str	r3, [r2, #0]
        loop++;
 8001832:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <flickerOut+0x120>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	3301      	adds	r3, #1
 8001838:	b2da      	uxtb	r2, r3
 800183a:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <flickerOut+0x120>)
 800183c:	701a      	strb	r2, [r3, #0]
    }
    return true;
 800183e:	2301      	movs	r3, #1
}
 8001840:	4618      	mov	r0, r3
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20001c3d 	.word	0x20001c3d
 800184c:	20001c40 	.word	0x20001c40
 8001850:	20001ccf 	.word	0x20001ccf
 8001854:	20001cd0 	.word	0x20001cd0
 8001858:	20001cd4 	.word	0x20001cd4
 800185c:	20002044 	.word	0x20002044

08001860 <flickerIn>:

bool flickerIn(void) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
    static uint8_t ledsToFlickerIn[MATRIX_SIZE] = {0};
    static uint8_t numLit = 0;
    static uint32_t lastTickEffect = 0;
    static uint8_t loop = 0;
    static bool isInitialized = false;
    const uint8_t flickerLoops = 10;
 8001866:	230a      	movs	r3, #10
 8001868:	717b      	strb	r3, [r7, #5]
    const uint32_t delayInterval = 50; // milliseconds
 800186a:	2332      	movs	r3, #50	@ 0x32
 800186c:	603b      	str	r3, [r7, #0]

    if (!isInitialized) {
 800186e:	4b59      	ldr	r3, [pc, #356]	@ (80019d4 <flickerIn+0x174>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	f083 0301 	eor.w	r3, r3, #1
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b00      	cmp	r3, #0
 800187a:	d018      	beq.n	80018ae <flickerIn+0x4e>
        numLit = getChangedPixels(ledsToFlickerIn, FLICKER);
 800187c:	2102      	movs	r1, #2
 800187e:	4856      	ldr	r0, [pc, #344]	@ (80019d8 <flickerIn+0x178>)
 8001880:	f000 fb78 	bl	8001f74 <getChangedPixels>
 8001884:	4603      	mov	r3, r0
 8001886:	b2da      	uxtb	r2, r3
 8001888:	4b54      	ldr	r3, [pc, #336]	@ (80019dc <flickerIn+0x17c>)
 800188a:	701a      	strb	r2, [r3, #0]
        if (numLit == 0) {
 800188c:	4b53      	ldr	r3, [pc, #332]	@ (80019dc <flickerIn+0x17c>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d101      	bne.n	8001898 <flickerIn+0x38>
            return false;
 8001894:	2300      	movs	r3, #0
 8001896:	e098      	b.n	80019ca <flickerIn+0x16a>
        }
        loop = 0;
 8001898:	4b51      	ldr	r3, [pc, #324]	@ (80019e0 <flickerIn+0x180>)
 800189a:	2200      	movs	r2, #0
 800189c:	701a      	strb	r2, [r3, #0]
        lastTickEffect = HAL_GetTick();
 800189e:	f002 fb33 	bl	8003f08 <HAL_GetTick>
 80018a2:	4603      	mov	r3, r0
 80018a4:	4a4f      	ldr	r2, [pc, #316]	@ (80019e4 <flickerIn+0x184>)
 80018a6:	6013      	str	r3, [r2, #0]
        isInitialized = true;
 80018a8:	4b4a      	ldr	r3, [pc, #296]	@ (80019d4 <flickerIn+0x174>)
 80018aa:	2201      	movs	r2, #1
 80018ac:	701a      	strb	r2, [r3, #0]
    }

    if ((HAL_GetTick() - lastTickEffect) >= delayInterval) {
 80018ae:	f002 fb2b 	bl	8003f08 <HAL_GetTick>
 80018b2:	4602      	mov	r2, r0
 80018b4:	4b4b      	ldr	r3, [pc, #300]	@ (80019e4 <flickerIn+0x184>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	683a      	ldr	r2, [r7, #0]
 80018bc:	429a      	cmp	r2, r3
 80018be:	f200 8083 	bhi.w	80019c8 <flickerIn+0x168>
        if (loop >= flickerLoops) {
 80018c2:	4b47      	ldr	r3, [pc, #284]	@ (80019e0 <flickerIn+0x180>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	797a      	ldrb	r2, [r7, #5]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d82d      	bhi.n	8001928 <flickerIn+0xc8>
            // Ensure all LEDs are turned on at the end
            for (uint8_t i = 0; i < numLit; ++i) {
 80018cc:	2300      	movs	r3, #0
 80018ce:	71fb      	strb	r3, [r7, #7]
 80018d0:	e020      	b.n	8001914 <flickerIn+0xb4>
            	currentDisplay[ledsToFlickerIn[i]] = targetDisplay[ledsToFlickerIn[i]];
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	4a40      	ldr	r2, [pc, #256]	@ (80019d8 <flickerIn+0x178>)
 80018d6:	5cd3      	ldrb	r3, [r2, r3]
 80018d8:	4619      	mov	r1, r3
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	4a3e      	ldr	r2, [pc, #248]	@ (80019d8 <flickerIn+0x178>)
 80018de:	5cd3      	ldrb	r3, [r2, r3]
 80018e0:	4618      	mov	r0, r3
 80018e2:	4a41      	ldr	r2, [pc, #260]	@ (80019e8 <flickerIn+0x188>)
 80018e4:	4603      	mov	r3, r0
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	4403      	add	r3, r0
 80018ea:	18d0      	adds	r0, r2, r3
 80018ec:	4a3f      	ldr	r2, [pc, #252]	@ (80019ec <flickerIn+0x18c>)
 80018ee:	460b      	mov	r3, r1
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	440b      	add	r3, r1
 80018f4:	441a      	add	r2, r3
 80018f6:	4603      	mov	r3, r0
 80018f8:	6811      	ldr	r1, [r2, #0]
 80018fa:	6019      	str	r1, [r3, #0]
 80018fc:	7912      	ldrb	r2, [r2, #4]
 80018fe:	711a      	strb	r2, [r3, #4]
                turnOnLED((LED *) currentDisplay, ledsToFlickerIn[i]);
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	4a35      	ldr	r2, [pc, #212]	@ (80019d8 <flickerIn+0x178>)
 8001904:	5cd3      	ldrb	r3, [r2, r3]
 8001906:	4619      	mov	r1, r3
 8001908:	4837      	ldr	r0, [pc, #220]	@ (80019e8 <flickerIn+0x188>)
 800190a:	f7ff fcd1 	bl	80012b0 <turnOnLED>
            for (uint8_t i = 0; i < numLit; ++i) {
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	3301      	adds	r3, #1
 8001912:	71fb      	strb	r3, [r7, #7]
 8001914:	4b31      	ldr	r3, [pc, #196]	@ (80019dc <flickerIn+0x17c>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	79fa      	ldrb	r2, [r7, #7]
 800191a:	429a      	cmp	r2, r3
 800191c:	d3d9      	bcc.n	80018d2 <flickerIn+0x72>
            }
            // Reset for next call or trigger completion
            isInitialized = false; // Reset the state
 800191e:	4b2d      	ldr	r3, [pc, #180]	@ (80019d4 <flickerIn+0x174>)
 8001920:	2200      	movs	r2, #0
 8001922:	701a      	strb	r2, [r3, #0]
            return false; // Finish the effect
 8001924:	2300      	movs	r3, #0
 8001926:	e050      	b.n	80019ca <flickerIn+0x16a>
        }

        shuffleArray(ledsToFlickerIn, numLit);
 8001928:	4b2c      	ldr	r3, [pc, #176]	@ (80019dc <flickerIn+0x17c>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	4619      	mov	r1, r3
 800192e:	482a      	ldr	r0, [pc, #168]	@ (80019d8 <flickerIn+0x178>)
 8001930:	f000 fc4c 	bl	80021cc <shuffleArray>
        for (uint8_t i = 0; i < numLit; ++i) {
 8001934:	2300      	movs	r3, #0
 8001936:	71bb      	strb	r3, [r7, #6]
 8001938:	e036      	b.n	80019a8 <flickerIn+0x148>
        	currentDisplay[ledsToFlickerIn[i]] = targetDisplay[ledsToFlickerIn[i]];
 800193a:	79bb      	ldrb	r3, [r7, #6]
 800193c:	4a26      	ldr	r2, [pc, #152]	@ (80019d8 <flickerIn+0x178>)
 800193e:	5cd3      	ldrb	r3, [r2, r3]
 8001940:	4619      	mov	r1, r3
 8001942:	79bb      	ldrb	r3, [r7, #6]
 8001944:	4a24      	ldr	r2, [pc, #144]	@ (80019d8 <flickerIn+0x178>)
 8001946:	5cd3      	ldrb	r3, [r2, r3]
 8001948:	4618      	mov	r0, r3
 800194a:	4a27      	ldr	r2, [pc, #156]	@ (80019e8 <flickerIn+0x188>)
 800194c:	4603      	mov	r3, r0
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4403      	add	r3, r0
 8001952:	18d0      	adds	r0, r2, r3
 8001954:	4a25      	ldr	r2, [pc, #148]	@ (80019ec <flickerIn+0x18c>)
 8001956:	460b      	mov	r3, r1
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	440b      	add	r3, r1
 800195c:	441a      	add	r2, r3
 800195e:	4603      	mov	r3, r0
 8001960:	6811      	ldr	r1, [r2, #0]
 8001962:	6019      	str	r1, [r3, #0]
 8001964:	7912      	ldrb	r2, [r2, #4]
 8001966:	711a      	strb	r2, [r3, #4]
            if (RANDOM_IN_RANGE(0, flickerLoops) > loop) {
 8001968:	f005 fcfc 	bl	8007364 <rand>
 800196c:	4602      	mov	r2, r0
 800196e:	797b      	ldrb	r3, [r7, #5]
 8001970:	3301      	adds	r3, #1
 8001972:	fb92 f1f3 	sdiv	r1, r2, r3
 8001976:	fb01 f303 	mul.w	r3, r1, r3
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	4a18      	ldr	r2, [pc, #96]	@ (80019e0 <flickerIn+0x180>)
 800197e:	7812      	ldrb	r2, [r2, #0]
 8001980:	4293      	cmp	r3, r2
 8001982:	dd07      	ble.n	8001994 <flickerIn+0x134>
                turnOffLED((LED *) currentDisplay, ledsToFlickerIn[i]);
 8001984:	79bb      	ldrb	r3, [r7, #6]
 8001986:	4a14      	ldr	r2, [pc, #80]	@ (80019d8 <flickerIn+0x178>)
 8001988:	5cd3      	ldrb	r3, [r2, r3]
 800198a:	4619      	mov	r1, r3
 800198c:	4816      	ldr	r0, [pc, #88]	@ (80019e8 <flickerIn+0x188>)
 800198e:	f7ff fca3 	bl	80012d8 <turnOffLED>
 8001992:	e006      	b.n	80019a2 <flickerIn+0x142>
            } else {
                turnOnLED((LED *) currentDisplay, ledsToFlickerIn[i]);
 8001994:	79bb      	ldrb	r3, [r7, #6]
 8001996:	4a10      	ldr	r2, [pc, #64]	@ (80019d8 <flickerIn+0x178>)
 8001998:	5cd3      	ldrb	r3, [r2, r3]
 800199a:	4619      	mov	r1, r3
 800199c:	4812      	ldr	r0, [pc, #72]	@ (80019e8 <flickerIn+0x188>)
 800199e:	f7ff fc87 	bl	80012b0 <turnOnLED>
        for (uint8_t i = 0; i < numLit; ++i) {
 80019a2:	79bb      	ldrb	r3, [r7, #6]
 80019a4:	3301      	adds	r3, #1
 80019a6:	71bb      	strb	r3, [r7, #6]
 80019a8:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <flickerIn+0x17c>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	79ba      	ldrb	r2, [r7, #6]
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d3c3      	bcc.n	800193a <flickerIn+0xda>
            }
        }
        lastTickEffect = HAL_GetTick();
 80019b2:	f002 faa9 	bl	8003f08 <HAL_GetTick>
 80019b6:	4603      	mov	r3, r0
 80019b8:	4a0a      	ldr	r2, [pc, #40]	@ (80019e4 <flickerIn+0x184>)
 80019ba:	6013      	str	r3, [r2, #0]
        loop++;
 80019bc:	4b08      	ldr	r3, [pc, #32]	@ (80019e0 <flickerIn+0x180>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	3301      	adds	r3, #1
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	4b06      	ldr	r3, [pc, #24]	@ (80019e0 <flickerIn+0x180>)
 80019c6:	701a      	strb	r2, [r3, #0]
    }


    return true;
 80019c8:	2301      	movs	r3, #1
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20001cd8 	.word	0x20001cd8
 80019d8:	20001cdc 	.word	0x20001cdc
 80019dc:	20001d6b 	.word	0x20001d6b
 80019e0:	20001d6c 	.word	0x20001d6c
 80019e4:	20001d70 	.word	0x20001d70
 80019e8:	20002044 	.word	0x20002044
 80019ec:	20001d78 	.word	0x20001d78

080019f0 <setupRainbow>:


static HsvColor lastColor = {0};
bool init = false;

void setupRainbow(void) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b0a8      	sub	sp, #160	@ 0xa0
 80019f4:	af00      	add	r7, sp, #0
	uint8_t rainbow[MATRIX_SIZE];
	uint32_t size = getLEDsWithEffect(rainbow, (LED *) currentDisplay, RAINBOW);
 80019f6:	f107 0308 	add.w	r3, r7, #8
 80019fa:	2201      	movs	r2, #1
 80019fc:	492e      	ldr	r1, [pc, #184]	@ (8001ab8 <setupRainbow+0xc8>)
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff fca5 	bl	800134e <getLEDsWithEffect>
 8001a04:	4603      	mov	r3, r0
 8001a06:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

	for(uint8_t i = 0; i < size; i++) {
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8001a10:	e046      	b.n	8001aa0 <setupRainbow+0xb0>
		lastColor.h++;
 8001a12:	4b2a      	ldr	r3, [pc, #168]	@ (8001abc <setupRainbow+0xcc>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	3301      	adds	r3, #1
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	4b28      	ldr	r3, [pc, #160]	@ (8001abc <setupRainbow+0xcc>)
 8001a1c:	701a      	strb	r2, [r3, #0]
		RgbColor rgb = hsvToRgb(lastColor);
 8001a1e:	4b27      	ldr	r3, [pc, #156]	@ (8001abc <setupRainbow+0xcc>)
 8001a20:	6818      	ldr	r0, [r3, #0]
 8001a22:	f000 f8a1 	bl	8001b68 <hsvToRgb>
 8001a26:	4603      	mov	r3, r0
 8001a28:	461a      	mov	r2, r3
 8001a2a:	713a      	strb	r2, [r7, #4]
 8001a2c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001a30:	717a      	strb	r2, [r7, #5]
 8001a32:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8001a36:	71bb      	strb	r3, [r7, #6]
		currentDisplay[rainbow[i]].red = rgb.r;
 8001a38:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001a3c:	33a0      	adds	r3, #160	@ 0xa0
 8001a3e:	443b      	add	r3, r7
 8001a40:	f813 3c98 	ldrb.w	r3, [r3, #-152]
 8001a44:	4619      	mov	r1, r3
 8001a46:	7938      	ldrb	r0, [r7, #4]
 8001a48:	4a1b      	ldr	r2, [pc, #108]	@ (8001ab8 <setupRainbow+0xc8>)
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	440b      	add	r3, r1
 8001a50:	4413      	add	r3, r2
 8001a52:	4602      	mov	r2, r0
 8001a54:	701a      	strb	r2, [r3, #0]
		currentDisplay[rainbow[i]].blue = rgb.g;
 8001a56:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001a5a:	33a0      	adds	r3, #160	@ 0xa0
 8001a5c:	443b      	add	r3, r7
 8001a5e:	f813 3c98 	ldrb.w	r3, [r3, #-152]
 8001a62:	4619      	mov	r1, r3
 8001a64:	7978      	ldrb	r0, [r7, #5]
 8001a66:	4a14      	ldr	r2, [pc, #80]	@ (8001ab8 <setupRainbow+0xc8>)
 8001a68:	460b      	mov	r3, r1
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	440b      	add	r3, r1
 8001a6e:	4413      	add	r3, r2
 8001a70:	3302      	adds	r3, #2
 8001a72:	4602      	mov	r2, r0
 8001a74:	701a      	strb	r2, [r3, #0]
		currentDisplay[rainbow[i]].green = rgb.b;
 8001a76:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001a7a:	33a0      	adds	r3, #160	@ 0xa0
 8001a7c:	443b      	add	r3, r7
 8001a7e:	f813 3c98 	ldrb.w	r3, [r3, #-152]
 8001a82:	4619      	mov	r1, r3
 8001a84:	79b8      	ldrb	r0, [r7, #6]
 8001a86:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab8 <setupRainbow+0xc8>)
 8001a88:	460b      	mov	r3, r1
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	4413      	add	r3, r2
 8001a90:	3301      	adds	r3, #1
 8001a92:	4602      	mov	r2, r0
 8001a94:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < size; i++) {
 8001a96:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8001aa0:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001aa4:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d8b2      	bhi.n	8001a12 <setupRainbow+0x22>
	}

}
 8001aac:	bf00      	nop
 8001aae:	bf00      	nop
 8001ab0:	37a0      	adds	r7, #160	@ 0xa0
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20002044 	.word	0x20002044
 8001abc:	20001d74 	.word	0x20001d74

08001ac0 <rainbow>:
		currentDisplay[rainbow[i]].green = rgb.g;

	}
}

void rainbow(uint8_t brightness) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	71fb      	strb	r3, [r7, #7]

	if(!init) {
 8001aca:	4b14      	ldr	r3, [pc, #80]	@ (8001b1c <rainbow+0x5c>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	f083 0301 	eor.w	r3, r3, #1
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d017      	beq.n	8001b08 <rainbow+0x48>
		lastColor.s = 255;
 8001ad8:	4b11      	ldr	r3, [pc, #68]	@ (8001b20 <rainbow+0x60>)
 8001ada:	22ff      	movs	r2, #255	@ 0xff
 8001adc:	705a      	strb	r2, [r3, #1]
		lastColor.v = brightness;
 8001ade:	4a10      	ldr	r2, [pc, #64]	@ (8001b20 <rainbow+0x60>)
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	7093      	strb	r3, [r2, #2]
		setupRainbow();
 8001ae4:	f7ff ff84 	bl	80019f0 <setupRainbow>
		init = !init;
 8001ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b1c <rainbow+0x5c>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	bf14      	ite	ne
 8001af0:	2301      	movne	r3, #1
 8001af2:	2300      	moveq	r3, #0
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	f083 0301 	eor.w	r3, r3, #1
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	f003 0301 	and.w	r3, r3, #1
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <rainbow+0x5c>)
 8001b04:	701a      	strb	r2, [r3, #0]
		return;
 8001b06:	e006      	b.n	8001b16 <rainbow+0x56>
	}

	setupRainbow();
 8001b08:	f7ff ff72 	bl	80019f0 <setupRainbow>
//	advanceRainbow(brightness);

	updatePwmBuffer((LED *) currentDisplay);
 8001b0c:	4805      	ldr	r0, [pc, #20]	@ (8001b24 <rainbow+0x64>)
 8001b0e:	f7ff fc9d 	bl	800144c <updatePwmBuffer>
	DMA_Send();
 8001b12:	f7ff fd17 	bl	8001544 <DMA_Send>
}
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	20001d77 	.word	0x20001d77
 8001b20:	20001d74 	.word	0x20001d74
 8001b24:	20002044 	.word	0x20002044

08001b28 <twinkle>:
	DMA_Send();

    return newColor;
}

void twinkle() {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b0a6      	sub	sp, #152	@ 0x98
 8001b2c:	af00      	add	r7, sp, #0

	uint8_t userBrightness = getBrightness();
 8001b2e:	f001 fa95 	bl	800305c <getBrightness>
 8001b32:	4603      	mov	r3, r0
 8001b34:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

	uint8_t twinkleLEDs[MATRIX_SIZE];

	uint32_t numTwinleLEDs = getLEDsWithEffect((uint8_t *) twinkleLEDs, currentDisplay, TWINKLE);
 8001b38:	463b      	mov	r3, r7
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	4909      	ldr	r1, [pc, #36]	@ (8001b64 <twinkle+0x3c>)
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff fc05 	bl	800134e <getLEDsWithEffect>
 8001b44:	4603      	mov	r3, r0
 8001b46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	shuffleArray(twinkleLEDs, numTwinleLEDs);
 8001b4a:	463b      	mov	r3, r7
 8001b4c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001b50:	4618      	mov	r0, r3
 8001b52:	f000 fb3b 	bl	80021cc <shuffleArray>

	//if arrays are not equal, copy elements to other array

	if(HAL_GetTick() - lastTickTwinkle <= twinkleDelay) {
 8001b56:	f002 f9d7 	bl	8003f08 <HAL_GetTick>
//			//keep a limit
//		}
	}


}
 8001b5a:	bf00      	nop
 8001b5c:	3798      	adds	r7, #152	@ 0x98
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20002044 	.word	0x20002044

08001b68 <hsvToRgb>:
 */

#include "color.h"

RgbColor hsvToRgb(HsvColor hsv)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b087      	sub	sp, #28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
    RgbColor rgb;
    unsigned char region, remainder, p, q, t;

    if (hsv.s == 0)
 8001b70:	797b      	ldrb	r3, [r7, #5]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d110      	bne.n	8001b98 <hsvToRgb+0x30>
    {
        rgb.r = hsv.v;
 8001b76:	79bb      	ldrb	r3, [r7, #6]
 8001b78:	733b      	strb	r3, [r7, #12]
        rgb.g = hsv.v;
 8001b7a:	79bb      	ldrb	r3, [r7, #6]
 8001b7c:	737b      	strb	r3, [r7, #13]
        rgb.b = hsv.v;
 8001b7e:	79bb      	ldrb	r3, [r7, #6]
 8001b80:	73bb      	strb	r3, [r7, #14]
        return rgb;
 8001b82:	f107 0310 	add.w	r3, r7, #16
 8001b86:	f107 020c 	add.w	r2, r7, #12
 8001b8a:	6812      	ldr	r2, [r2, #0]
 8001b8c:	4611      	mov	r1, r2
 8001b8e:	8019      	strh	r1, [r3, #0]
 8001b90:	3302      	adds	r3, #2
 8001b92:	0c12      	lsrs	r2, r2, #16
 8001b94:	701a      	strb	r2, [r3, #0]
 8001b96:	e07f      	b.n	8001c98 <hsvToRgb+0x130>
    }

    region = hsv.h / 43;
 8001b98:	793b      	ldrb	r3, [r7, #4]
 8001b9a:	4a47      	ldr	r2, [pc, #284]	@ (8001cb8 <hsvToRgb+0x150>)
 8001b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba0:	08db      	lsrs	r3, r3, #3
 8001ba2:	75fb      	strb	r3, [r7, #23]
    remainder = (hsv.h - (region * 43)) * 6;
 8001ba4:	793b      	ldrb	r3, [r7, #4]
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	7dfb      	ldrb	r3, [r7, #23]
 8001baa:	f06f 022a 	mvn.w	r2, #42	@ 0x2a
 8001bae:	fb02 f303 	mul.w	r3, r2, r3
 8001bb2:	440b      	add	r3, r1
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	0052      	lsls	r2, r2, #1
 8001bba:	4413      	add	r3, r2
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	75bb      	strb	r3, [r7, #22]

    p = (hsv.v * (255 - hsv.s)) >> 8;
 8001bc0:	79bb      	ldrb	r3, [r7, #6]
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	797b      	ldrb	r3, [r7, #5]
 8001bc6:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001bca:	fb02 f303 	mul.w	r3, r2, r3
 8001bce:	121b      	asrs	r3, r3, #8
 8001bd0:	757b      	strb	r3, [r7, #21]
    q = (hsv.v * (255 - ((hsv.s * remainder) >> 8))) >> 8;
 8001bd2:	79bb      	ldrb	r3, [r7, #6]
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	797b      	ldrb	r3, [r7, #5]
 8001bd8:	4619      	mov	r1, r3
 8001bda:	7dbb      	ldrb	r3, [r7, #22]
 8001bdc:	fb01 f303 	mul.w	r3, r1, r3
 8001be0:	121b      	asrs	r3, r3, #8
 8001be2:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001be6:	fb02 f303 	mul.w	r3, r2, r3
 8001bea:	121b      	asrs	r3, r3, #8
 8001bec:	753b      	strb	r3, [r7, #20]
    t = (hsv.v * (255 - ((hsv.s * (255 - remainder)) >> 8))) >> 8;
 8001bee:	79bb      	ldrb	r3, [r7, #6]
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	797b      	ldrb	r3, [r7, #5]
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	7dbb      	ldrb	r3, [r7, #22]
 8001bf8:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001bfc:	fb01 f303 	mul.w	r3, r1, r3
 8001c00:	121b      	asrs	r3, r3, #8
 8001c02:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001c06:	fb02 f303 	mul.w	r3, r2, r3
 8001c0a:	121b      	asrs	r3, r3, #8
 8001c0c:	74fb      	strb	r3, [r7, #19]

    switch (region)
 8001c0e:	7dfb      	ldrb	r3, [r7, #23]
 8001c10:	2b04      	cmp	r3, #4
 8001c12:	d830      	bhi.n	8001c76 <hsvToRgb+0x10e>
 8001c14:	a201      	add	r2, pc, #4	@ (adr r2, 8001c1c <hsvToRgb+0xb4>)
 8001c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c1a:	bf00      	nop
 8001c1c:	08001c31 	.word	0x08001c31
 8001c20:	08001c3f 	.word	0x08001c3f
 8001c24:	08001c4d 	.word	0x08001c4d
 8001c28:	08001c5b 	.word	0x08001c5b
 8001c2c:	08001c69 	.word	0x08001c69
    {
        case 0:
            rgb.r = hsv.v; rgb.g = t; rgb.b = p;
 8001c30:	79bb      	ldrb	r3, [r7, #6]
 8001c32:	733b      	strb	r3, [r7, #12]
 8001c34:	7cfb      	ldrb	r3, [r7, #19]
 8001c36:	737b      	strb	r3, [r7, #13]
 8001c38:	7d7b      	ldrb	r3, [r7, #21]
 8001c3a:	73bb      	strb	r3, [r7, #14]
            break;
 8001c3c:	e022      	b.n	8001c84 <hsvToRgb+0x11c>
        case 1:
            rgb.r = q; rgb.g = hsv.v; rgb.b = p;
 8001c3e:	7d3b      	ldrb	r3, [r7, #20]
 8001c40:	733b      	strb	r3, [r7, #12]
 8001c42:	79bb      	ldrb	r3, [r7, #6]
 8001c44:	737b      	strb	r3, [r7, #13]
 8001c46:	7d7b      	ldrb	r3, [r7, #21]
 8001c48:	73bb      	strb	r3, [r7, #14]
            break;
 8001c4a:	e01b      	b.n	8001c84 <hsvToRgb+0x11c>
        case 2:
            rgb.r = p; rgb.g = hsv.v; rgb.b = t;
 8001c4c:	7d7b      	ldrb	r3, [r7, #21]
 8001c4e:	733b      	strb	r3, [r7, #12]
 8001c50:	79bb      	ldrb	r3, [r7, #6]
 8001c52:	737b      	strb	r3, [r7, #13]
 8001c54:	7cfb      	ldrb	r3, [r7, #19]
 8001c56:	73bb      	strb	r3, [r7, #14]
            break;
 8001c58:	e014      	b.n	8001c84 <hsvToRgb+0x11c>
        case 3:
            rgb.r = p; rgb.g = q; rgb.b = hsv.v;
 8001c5a:	7d7b      	ldrb	r3, [r7, #21]
 8001c5c:	733b      	strb	r3, [r7, #12]
 8001c5e:	7d3b      	ldrb	r3, [r7, #20]
 8001c60:	737b      	strb	r3, [r7, #13]
 8001c62:	79bb      	ldrb	r3, [r7, #6]
 8001c64:	73bb      	strb	r3, [r7, #14]
            break;
 8001c66:	e00d      	b.n	8001c84 <hsvToRgb+0x11c>
        case 4:
            rgb.r = t; rgb.g = p; rgb.b = hsv.v;
 8001c68:	7cfb      	ldrb	r3, [r7, #19]
 8001c6a:	733b      	strb	r3, [r7, #12]
 8001c6c:	7d7b      	ldrb	r3, [r7, #21]
 8001c6e:	737b      	strb	r3, [r7, #13]
 8001c70:	79bb      	ldrb	r3, [r7, #6]
 8001c72:	73bb      	strb	r3, [r7, #14]
            break;
 8001c74:	e006      	b.n	8001c84 <hsvToRgb+0x11c>
        default:
            rgb.r = hsv.v; rgb.g = p; rgb.b = q;
 8001c76:	79bb      	ldrb	r3, [r7, #6]
 8001c78:	733b      	strb	r3, [r7, #12]
 8001c7a:	7d7b      	ldrb	r3, [r7, #21]
 8001c7c:	737b      	strb	r3, [r7, #13]
 8001c7e:	7d3b      	ldrb	r3, [r7, #20]
 8001c80:	73bb      	strb	r3, [r7, #14]
            break;
 8001c82:	bf00      	nop
    }

    return rgb;
 8001c84:	f107 0310 	add.w	r3, r7, #16
 8001c88:	f107 020c 	add.w	r2, r7, #12
 8001c8c:	6812      	ldr	r2, [r2, #0]
 8001c8e:	4611      	mov	r1, r2
 8001c90:	8019      	strh	r1, [r3, #0]
 8001c92:	3302      	adds	r3, #2
 8001c94:	0c12      	lsrs	r2, r2, #16
 8001c96:	701a      	strb	r2, [r3, #0]
}
 8001c98:	2300      	movs	r3, #0
 8001c9a:	7c3a      	ldrb	r2, [r7, #16]
 8001c9c:	f362 0307 	bfi	r3, r2, #0, #8
 8001ca0:	7c7a      	ldrb	r2, [r7, #17]
 8001ca2:	f362 230f 	bfi	r3, r2, #8, #8
 8001ca6:	7cba      	ldrb	r2, [r7, #18]
 8001ca8:	f362 4317 	bfi	r3, r2, #16, #8
 8001cac:	4618      	mov	r0, r3
 8001cae:	371c      	adds	r7, #28
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	2fa0be83 	.word	0x2fa0be83

08001cbc <addBitmapToDisplay>:
#include "display.h"

LED targetDisplay[MATRIX_SIZE];
LED currentDisplay[MATRIX_SIZE];

void addBitmapToDisplay(const uint16_t matrix[MATRIX_HEIGHT], LED *display, Effect effect) {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b088      	sub	sp, #32
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	71fb      	strb	r3, [r7, #7]

	RgbColor color = getColor();
 8001cca:	f001 f8e9 	bl	8002ea0 <getColor>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	753a      	strb	r2, [r7, #20]
 8001cd4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001cd8:	757a      	strb	r2, [r7, #21]
 8001cda:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8001cde:	75bb      	strb	r3, [r7, #22]

    for(int i = 0; i < MATRIX_HEIGHT; i++) {
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61fb      	str	r3, [r7, #28]
 8001ce4:	e04c      	b.n	8001d80 <addBitmapToDisplay+0xc4>
        for(int j = 0; j < MATRIX_WIDTH; j++) {
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	61bb      	str	r3, [r7, #24]
 8001cea:	e043      	b.n	8001d74 <addBitmapToDisplay+0xb8>

            uint8_t ledNumber = (MATRIX_WIDTH * i) + j;
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	0092      	lsls	r2, r2, #2
 8001cf4:	441a      	add	r2, r3
 8001cf6:	0052      	lsls	r2, r2, #1
 8001cf8:	4413      	add	r3, r2
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	4413      	add	r3, r2
 8001d02:	75fb      	strb	r3, [r7, #23]

            if(matrix[i] & (1 << j)) {
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	fa42 f303 	asr.w	r3, r2, r3
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d027      	beq.n	8001d6e <addBitmapToDisplay+0xb2>
            	display[ledNumber].red = color.r;
 8001d1e:	7dfa      	ldrb	r2, [r7, #23]
 8001d20:	4613      	mov	r3, r2
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	4413      	add	r3, r2
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	4413      	add	r3, r2
 8001d2a:	7d3a      	ldrb	r2, [r7, #20]
 8001d2c:	701a      	strb	r2, [r3, #0]
            	display[ledNumber].green = color.g;
 8001d2e:	7dfa      	ldrb	r2, [r7, #23]
 8001d30:	4613      	mov	r3, r2
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	4413      	add	r3, r2
 8001d36:	68ba      	ldr	r2, [r7, #8]
 8001d38:	4413      	add	r3, r2
 8001d3a:	7d7a      	ldrb	r2, [r7, #21]
 8001d3c:	705a      	strb	r2, [r3, #1]
            	display[ledNumber].blue = color.b;
 8001d3e:	7dfa      	ldrb	r2, [r7, #23]
 8001d40:	4613      	mov	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	4413      	add	r3, r2
 8001d46:	68ba      	ldr	r2, [r7, #8]
 8001d48:	4413      	add	r3, r2
 8001d4a:	7dba      	ldrb	r2, [r7, #22]
 8001d4c:	709a      	strb	r2, [r3, #2]
            	display[ledNumber].effect = effect;
 8001d4e:	7dfa      	ldrb	r2, [r7, #23]
 8001d50:	4613      	mov	r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	4413      	add	r3, r2
 8001d56:	68ba      	ldr	r2, [r7, #8]
 8001d58:	4413      	add	r3, r2
 8001d5a:	79fa      	ldrb	r2, [r7, #7]
 8001d5c:	70da      	strb	r2, [r3, #3]
            	display[ledNumber].on = true;
 8001d5e:	7dfa      	ldrb	r2, [r7, #23]
 8001d60:	4613      	mov	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	4413      	add	r3, r2
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	711a      	strb	r2, [r3, #4]
        for(int j = 0; j < MATRIX_WIDTH; j++) {
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	3301      	adds	r3, #1
 8001d72:	61bb      	str	r3, [r7, #24]
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	2b0a      	cmp	r3, #10
 8001d78:	ddb8      	ble.n	8001cec <addBitmapToDisplay+0x30>
    for(int i = 0; i < MATRIX_HEIGHT; i++) {
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	61fb      	str	r3, [r7, #28]
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	2b0c      	cmp	r3, #12
 8001d84:	ddaf      	ble.n	8001ce6 <addBitmapToDisplay+0x2a>
            }

        }
    }
}
 8001d86:	bf00      	nop
 8001d88:	bf00      	nop
 8001d8a:	3720      	adds	r7, #32
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}

08001d90 <removeBitmapFromDisplay>:

void removeBitmapFromDisplay(const uint16_t matrix[MATRIX_HEIGHT], LED *display) {
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]

	RgbColor color = getColor();
 8001d9a:	f001 f881 	bl	8002ea0 <getColor>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	461a      	mov	r2, r3
 8001da2:	733a      	strb	r2, [r7, #12]
 8001da4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001da8:	737a      	strb	r2, [r7, #13]
 8001daa:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8001dae:	73bb      	strb	r3, [r7, #14]
    //TODO: create function
    // applyBrightness((uint8_t*) red, (uint8_t*) green, (uint8_t*) blue, brightness);

    for(int i = 0; i < MATRIX_HEIGHT; i++) {
 8001db0:	2300      	movs	r3, #0
 8001db2:	617b      	str	r3, [r7, #20]
 8001db4:	e04c      	b.n	8001e50 <removeBitmapFromDisplay+0xc0>
        for(int j = 0; j < MATRIX_WIDTH; j++) {
 8001db6:	2300      	movs	r3, #0
 8001db8:	613b      	str	r3, [r7, #16]
 8001dba:	e043      	b.n	8001e44 <removeBitmapFromDisplay+0xb4>

            uint8_t ledNumber = (MATRIX_WIDTH * i) + j;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	0092      	lsls	r2, r2, #2
 8001dc4:	441a      	add	r2, r3
 8001dc6:	0052      	lsls	r2, r2, #1
 8001dc8:	4413      	add	r3, r2
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	4413      	add	r3, r2
 8001dd2:	73fb      	strb	r3, [r7, #15]

            if(matrix[i] & (1 << j)) {
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	4413      	add	r3, r2
 8001ddc:	881b      	ldrh	r3, [r3, #0]
 8001dde:	461a      	mov	r2, r3
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	fa42 f303 	asr.w	r3, r2, r3
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d027      	beq.n	8001e3e <removeBitmapFromDisplay+0xae>
            	display[ledNumber].red = color.r;
 8001dee:	7bfa      	ldrb	r2, [r7, #15]
 8001df0:	4613      	mov	r3, r2
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	4413      	add	r3, r2
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	4413      	add	r3, r2
 8001dfa:	7b3a      	ldrb	r2, [r7, #12]
 8001dfc:	701a      	strb	r2, [r3, #0]
            	display[ledNumber].green = color.g;
 8001dfe:	7bfa      	ldrb	r2, [r7, #15]
 8001e00:	4613      	mov	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	4413      	add	r3, r2
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	4413      	add	r3, r2
 8001e0a:	7b7a      	ldrb	r2, [r7, #13]
 8001e0c:	705a      	strb	r2, [r3, #1]
            	display[ledNumber].blue = color.b;
 8001e0e:	7bfa      	ldrb	r2, [r7, #15]
 8001e10:	4613      	mov	r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	4413      	add	r3, r2
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	4413      	add	r3, r2
 8001e1a:	7bba      	ldrb	r2, [r7, #14]
 8001e1c:	709a      	strb	r2, [r3, #2]
            	display[ledNumber].on = false;
 8001e1e:	7bfa      	ldrb	r2, [r7, #15]
 8001e20:	4613      	mov	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	683a      	ldr	r2, [r7, #0]
 8001e28:	4413      	add	r3, r2
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	711a      	strb	r2, [r3, #4]
            	display[ledNumber].effect = NONE;
 8001e2e:	7bfa      	ldrb	r2, [r7, #15]
 8001e30:	4613      	mov	r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	4413      	add	r3, r2
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	4413      	add	r3, r2
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	70da      	strb	r2, [r3, #3]
        for(int j = 0; j < MATRIX_WIDTH; j++) {
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	3301      	adds	r3, #1
 8001e42:	613b      	str	r3, [r7, #16]
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	2b0a      	cmp	r3, #10
 8001e48:	ddb8      	ble.n	8001dbc <removeBitmapFromDisplay+0x2c>
    for(int i = 0; i < MATRIX_HEIGHT; i++) {
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	617b      	str	r3, [r7, #20]
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	2b0c      	cmp	r3, #12
 8001e54:	ddaf      	ble.n	8001db6 <removeBitmapFromDisplay+0x26>
            }

        }
    }
}
 8001e56:	bf00      	nop
 8001e58:	bf00      	nop
 8001e5a:	3718      	adds	r7, #24
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <displaysAreDifferent>:

bool displaysAreDifferent(Effect effect) {
 8001e60:	b480      	push	{r7}
 8001e62:	b085      	sub	sp, #20
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]

    for(int i = 0; i < MATRIX_SIZE; i++) {
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	e073      	b.n	8001f58 <displaysAreDifferent+0xf8>
    	if(targetDisplay[i].effect != effect && currentDisplay[i].effect != effect) {
 8001e70:	493e      	ldr	r1, [pc, #248]	@ (8001f6c <displaysAreDifferent+0x10c>)
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	4613      	mov	r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	4413      	add	r3, r2
 8001e7a:	440b      	add	r3, r1
 8001e7c:	3303      	adds	r3, #3
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	79fa      	ldrb	r2, [r7, #7]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d00a      	beq.n	8001e9c <displaysAreDifferent+0x3c>
 8001e86:	493a      	ldr	r1, [pc, #232]	@ (8001f70 <displaysAreDifferent+0x110>)
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	4413      	add	r3, r2
 8001e90:	440b      	add	r3, r1
 8001e92:	3303      	adds	r3, #3
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	79fa      	ldrb	r2, [r7, #7]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d159      	bne.n	8001f50 <displaysAreDifferent+0xf0>
    		continue;
    	}

		if(currentDisplay[i].red != targetDisplay[i].red
 8001e9c:	4934      	ldr	r1, [pc, #208]	@ (8001f70 <displaysAreDifferent+0x110>)
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	4413      	add	r3, r2
 8001ea6:	440b      	add	r3, r1
 8001ea8:	7819      	ldrb	r1, [r3, #0]
 8001eaa:	4830      	ldr	r0, [pc, #192]	@ (8001f6c <displaysAreDifferent+0x10c>)
 8001eac:	68fa      	ldr	r2, [r7, #12]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	4413      	add	r3, r2
 8001eb4:	4403      	add	r3, r0
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	4299      	cmp	r1, r3
 8001eba:	d147      	bne.n	8001f4c <displaysAreDifferent+0xec>
				|| currentDisplay[i].green != targetDisplay[i].green
 8001ebc:	492c      	ldr	r1, [pc, #176]	@ (8001f70 <displaysAreDifferent+0x110>)
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	4413      	add	r3, r2
 8001ec6:	440b      	add	r3, r1
 8001ec8:	3301      	adds	r3, #1
 8001eca:	7819      	ldrb	r1, [r3, #0]
 8001ecc:	4827      	ldr	r0, [pc, #156]	@ (8001f6c <displaysAreDifferent+0x10c>)
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4413      	add	r3, r2
 8001ed6:	4403      	add	r3, r0
 8001ed8:	3301      	adds	r3, #1
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	4299      	cmp	r1, r3
 8001ede:	d135      	bne.n	8001f4c <displaysAreDifferent+0xec>
				|| currentDisplay[i].blue != targetDisplay[i].blue
 8001ee0:	4923      	ldr	r1, [pc, #140]	@ (8001f70 <displaysAreDifferent+0x110>)
 8001ee2:	68fa      	ldr	r2, [r7, #12]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	4413      	add	r3, r2
 8001eea:	440b      	add	r3, r1
 8001eec:	3302      	adds	r3, #2
 8001eee:	7819      	ldrb	r1, [r3, #0]
 8001ef0:	481e      	ldr	r0, [pc, #120]	@ (8001f6c <displaysAreDifferent+0x10c>)
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4413      	add	r3, r2
 8001efa:	4403      	add	r3, r0
 8001efc:	3302      	adds	r3, #2
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	4299      	cmp	r1, r3
 8001f02:	d123      	bne.n	8001f4c <displaysAreDifferent+0xec>
				|| currentDisplay[i].effect != targetDisplay[i].effect
 8001f04:	491a      	ldr	r1, [pc, #104]	@ (8001f70 <displaysAreDifferent+0x110>)
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	4413      	add	r3, r2
 8001f0e:	440b      	add	r3, r1
 8001f10:	3303      	adds	r3, #3
 8001f12:	7819      	ldrb	r1, [r3, #0]
 8001f14:	4815      	ldr	r0, [pc, #84]	@ (8001f6c <displaysAreDifferent+0x10c>)
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	4413      	add	r3, r2
 8001f1e:	4403      	add	r3, r0
 8001f20:	3303      	adds	r3, #3
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	4299      	cmp	r1, r3
 8001f26:	d111      	bne.n	8001f4c <displaysAreDifferent+0xec>
				|| currentDisplay[i].on != targetDisplay[i].on) {
 8001f28:	4911      	ldr	r1, [pc, #68]	@ (8001f70 <displaysAreDifferent+0x110>)
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	4413      	add	r3, r2
 8001f32:	440b      	add	r3, r1
 8001f34:	3304      	adds	r3, #4
 8001f36:	7819      	ldrb	r1, [r3, #0]
 8001f38:	480c      	ldr	r0, [pc, #48]	@ (8001f6c <displaysAreDifferent+0x10c>)
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4413      	add	r3, r2
 8001f42:	4403      	add	r3, r0
 8001f44:	3304      	adds	r3, #4
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	4299      	cmp	r1, r3
 8001f4a:	d002      	beq.n	8001f52 <displaysAreDifferent+0xf2>
			return true;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e007      	b.n	8001f60 <displaysAreDifferent+0x100>
    		continue;
 8001f50:	bf00      	nop
    for(int i = 0; i < MATRIX_SIZE; i++) {
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	3301      	adds	r3, #1
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2b8e      	cmp	r3, #142	@ 0x8e
 8001f5c:	dd88      	ble.n	8001e70 <displaysAreDifferent+0x10>
    	}
    }
    return false;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3714      	adds	r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr
 8001f6c:	20001d78 	.word	0x20001d78
 8001f70:	20002044 	.word	0x20002044

08001f74 <getChangedPixels>:
uint32_t getChangedPixels(uint8_t *result, Effect effect) {
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	70fb      	strb	r3, [r7, #3]
    uint32_t changedPixels = 0;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]

    for(int i = 0; i < MATRIX_SIZE; i++) {
 8001f84:	2300      	movs	r3, #0
 8001f86:	60bb      	str	r3, [r7, #8]
 8001f88:	e069      	b.n	800205e <getChangedPixels+0xea>

    	if(targetDisplay[i].effect != effect && currentDisplay[i].effect != effect) {
 8001f8a:	493a      	ldr	r1, [pc, #232]	@ (8002074 <getChangedPixels+0x100>)
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	4413      	add	r3, r2
 8001f94:	440b      	add	r3, r1
 8001f96:	3303      	adds	r3, #3
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	78fa      	ldrb	r2, [r7, #3]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d00a      	beq.n	8001fb6 <getChangedPixels+0x42>
 8001fa0:	4935      	ldr	r1, [pc, #212]	@ (8002078 <getChangedPixels+0x104>)
 8001fa2:	68ba      	ldr	r2, [r7, #8]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	440b      	add	r3, r1
 8001fac:	3303      	adds	r3, #3
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	78fa      	ldrb	r2, [r7, #3]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d14f      	bne.n	8002056 <getChangedPixels+0xe2>
    		continue;
    	}

        if(currentDisplay[i].red != targetDisplay[i].red
 8001fb6:	4930      	ldr	r1, [pc, #192]	@ (8002078 <getChangedPixels+0x104>)
 8001fb8:	68ba      	ldr	r2, [r7, #8]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	4413      	add	r3, r2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	7819      	ldrb	r1, [r3, #0]
 8001fc4:	482b      	ldr	r0, [pc, #172]	@ (8002074 <getChangedPixels+0x100>)
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	4413      	add	r3, r2
 8001fce:	4403      	add	r3, r0
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	4299      	cmp	r1, r3
 8001fd4:	d135      	bne.n	8002042 <getChangedPixels+0xce>
           || currentDisplay[i].green != targetDisplay[i].green
 8001fd6:	4928      	ldr	r1, [pc, #160]	@ (8002078 <getChangedPixels+0x104>)
 8001fd8:	68ba      	ldr	r2, [r7, #8]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	4413      	add	r3, r2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	7819      	ldrb	r1, [r3, #0]
 8001fe6:	4823      	ldr	r0, [pc, #140]	@ (8002074 <getChangedPixels+0x100>)
 8001fe8:	68ba      	ldr	r2, [r7, #8]
 8001fea:	4613      	mov	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4413      	add	r3, r2
 8001ff0:	4403      	add	r3, r0
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	4299      	cmp	r1, r3
 8001ff8:	d123      	bne.n	8002042 <getChangedPixels+0xce>
           || currentDisplay[i].blue != targetDisplay[i].blue
 8001ffa:	491f      	ldr	r1, [pc, #124]	@ (8002078 <getChangedPixels+0x104>)
 8001ffc:	68ba      	ldr	r2, [r7, #8]
 8001ffe:	4613      	mov	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	4413      	add	r3, r2
 8002004:	440b      	add	r3, r1
 8002006:	3302      	adds	r3, #2
 8002008:	7819      	ldrb	r1, [r3, #0]
 800200a:	481a      	ldr	r0, [pc, #104]	@ (8002074 <getChangedPixels+0x100>)
 800200c:	68ba      	ldr	r2, [r7, #8]
 800200e:	4613      	mov	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	4403      	add	r3, r0
 8002016:	3302      	adds	r3, #2
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	4299      	cmp	r1, r3
 800201c:	d111      	bne.n	8002042 <getChangedPixels+0xce>
           || currentDisplay[i].on != targetDisplay[i].on) {
 800201e:	4916      	ldr	r1, [pc, #88]	@ (8002078 <getChangedPixels+0x104>)
 8002020:	68ba      	ldr	r2, [r7, #8]
 8002022:	4613      	mov	r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	4413      	add	r3, r2
 8002028:	440b      	add	r3, r1
 800202a:	3304      	adds	r3, #4
 800202c:	7819      	ldrb	r1, [r3, #0]
 800202e:	4811      	ldr	r0, [pc, #68]	@ (8002074 <getChangedPixels+0x100>)
 8002030:	68ba      	ldr	r2, [r7, #8]
 8002032:	4613      	mov	r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	4413      	add	r3, r2
 8002038:	4403      	add	r3, r0
 800203a:	3304      	adds	r3, #4
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	4299      	cmp	r1, r3
 8002040:	d00a      	beq.n	8002058 <getChangedPixels+0xe4>

			result[changedPixels] = i;
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	4413      	add	r3, r2
 8002048:	68ba      	ldr	r2, [r7, #8]
 800204a:	b2d2      	uxtb	r2, r2
 800204c:	701a      	strb	r2, [r3, #0]
			changedPixels++;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	3301      	adds	r3, #1
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	e000      	b.n	8002058 <getChangedPixels+0xe4>
    		continue;
 8002056:	bf00      	nop
    for(int i = 0; i < MATRIX_SIZE; i++) {
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	3301      	adds	r3, #1
 800205c:	60bb      	str	r3, [r7, #8]
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	2b8e      	cmp	r3, #142	@ 0x8e
 8002062:	dd92      	ble.n	8001f8a <getChangedPixels+0x16>
        }
    }

    return changedPixels;
 8002064:	68fb      	ldr	r3, [r7, #12]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3714      	adds	r7, #20
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	20001d78 	.word	0x20001d78
 8002078:	20002044 	.word	0x20002044

0800207c <updateDisplayColor>:


void updateDisplayColor(void) {
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0

	RgbColor color = getColor();
 8002082:	f000 ff0d 	bl	8002ea0 <getColor>
 8002086:	4603      	mov	r3, r0
 8002088:	461a      	mov	r2, r3
 800208a:	713a      	strb	r2, [r7, #4]
 800208c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8002090:	717a      	strb	r2, [r7, #5]
 8002092:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8002096:	71bb      	strb	r3, [r7, #6]

    for(int i = 0; i < MATRIX_HEIGHT; i++) {
 8002098:	2300      	movs	r3, #0
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	e04c      	b.n	8002138 <updateDisplayColor+0xbc>
        for(int j = 0; j < MATRIX_WIDTH; j++) {
 800209e:	2300      	movs	r3, #0
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	e043      	b.n	800212c <updateDisplayColor+0xb0>

            uint8_t ledNumber = (MATRIX_WIDTH * i) + j;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	461a      	mov	r2, r3
 80020aa:	0092      	lsls	r2, r2, #2
 80020ac:	441a      	add	r2, r3
 80020ae:	0052      	lsls	r2, r2, #1
 80020b0:	4413      	add	r3, r2
 80020b2:	b2da      	uxtb	r2, r3
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	4413      	add	r3, r2
 80020ba:	71fb      	strb	r3, [r7, #7]

        	if(currentDisplay[ledNumber].effect == RAINBOW) {
 80020bc:	79fa      	ldrb	r2, [r7, #7]
 80020be:	4922      	ldr	r1, [pc, #136]	@ (8002148 <updateDisplayColor+0xcc>)
 80020c0:	4613      	mov	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	4413      	add	r3, r2
 80020c6:	440b      	add	r3, r1
 80020c8:	3303      	adds	r3, #3
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d027      	beq.n	8002120 <updateDisplayColor+0xa4>
        		continue;
        	}

        	if(currentDisplay[ledNumber].effect == NONE) {
 80020d0:	79fa      	ldrb	r2, [r7, #7]
 80020d2:	491d      	ldr	r1, [pc, #116]	@ (8002148 <updateDisplayColor+0xcc>)
 80020d4:	4613      	mov	r3, r2
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	4413      	add	r3, r2
 80020da:	440b      	add	r3, r1
 80020dc:	3303      	adds	r3, #3
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d01f      	beq.n	8002124 <updateDisplayColor+0xa8>
        		continue;
        	}

			currentDisplay[ledNumber].red = color.r;
 80020e4:	79fa      	ldrb	r2, [r7, #7]
 80020e6:	7938      	ldrb	r0, [r7, #4]
 80020e8:	4917      	ldr	r1, [pc, #92]	@ (8002148 <updateDisplayColor+0xcc>)
 80020ea:	4613      	mov	r3, r2
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	4413      	add	r3, r2
 80020f0:	440b      	add	r3, r1
 80020f2:	4602      	mov	r2, r0
 80020f4:	701a      	strb	r2, [r3, #0]
			currentDisplay[ledNumber].green = color.g;
 80020f6:	79fa      	ldrb	r2, [r7, #7]
 80020f8:	7978      	ldrb	r0, [r7, #5]
 80020fa:	4913      	ldr	r1, [pc, #76]	@ (8002148 <updateDisplayColor+0xcc>)
 80020fc:	4613      	mov	r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	440b      	add	r3, r1
 8002104:	3301      	adds	r3, #1
 8002106:	4602      	mov	r2, r0
 8002108:	701a      	strb	r2, [r3, #0]
			currentDisplay[ledNumber].blue = color.b;
 800210a:	79fa      	ldrb	r2, [r7, #7]
 800210c:	79b8      	ldrb	r0, [r7, #6]
 800210e:	490e      	ldr	r1, [pc, #56]	@ (8002148 <updateDisplayColor+0xcc>)
 8002110:	4613      	mov	r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	4413      	add	r3, r2
 8002116:	440b      	add	r3, r1
 8002118:	3302      	adds	r3, #2
 800211a:	4602      	mov	r2, r0
 800211c:	701a      	strb	r2, [r3, #0]
 800211e:	e002      	b.n	8002126 <updateDisplayColor+0xaa>
        		continue;
 8002120:	bf00      	nop
 8002122:	e000      	b.n	8002126 <updateDisplayColor+0xaa>
        		continue;
 8002124:	bf00      	nop
        for(int j = 0; j < MATRIX_WIDTH; j++) {
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	3301      	adds	r3, #1
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	2b0a      	cmp	r3, #10
 8002130:	ddb8      	ble.n	80020a4 <updateDisplayColor+0x28>
    for(int i = 0; i < MATRIX_HEIGHT; i++) {
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	3301      	adds	r3, #1
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2b0c      	cmp	r3, #12
 800213c:	ddaf      	ble.n	800209e <updateDisplayColor+0x22>
        }
    }
}
 800213e:	bf00      	nop
 8002140:	bf00      	nop
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	20002044 	.word	0x20002044

0800214c <wipeDisplay>:

void wipeDisplay(LED *display) {
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MATRIX_SIZE; i++) {
 8002154:	2300      	movs	r3, #0
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	e022      	b.n	80021a0 <wipeDisplay+0x54>
		display[i].blue = 0;
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	4613      	mov	r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	4413      	add	r3, r2
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	4413      	add	r3, r2
 8002166:	2200      	movs	r2, #0
 8002168:	709a      	strb	r2, [r3, #2]
		display[i].green = 0;
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	4613      	mov	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	4413      	add	r3, r2
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	2200      	movs	r2, #0
 8002178:	705a      	strb	r2, [r3, #1]
		display[i].red = 0;
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	4613      	mov	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	4413      	add	r3, r2
 8002186:	2200      	movs	r2, #0
 8002188:	701a      	strb	r2, [r3, #0]
		display[i].effect = NONE;
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	4613      	mov	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	4413      	add	r3, r2
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	4413      	add	r3, r2
 8002196:	2200      	movs	r2, #0
 8002198:	70da      	strb	r2, [r3, #3]
	for(int i = 0; i < MATRIX_SIZE; i++) {
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	3301      	adds	r3, #1
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2b8e      	cmp	r3, #142	@ 0x8e
 80021a4:	ddd9      	ble.n	800215a <wipeDisplay+0xe>
	}
}
 80021a6:	bf00      	nop
 80021a8:	bf00      	nop
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <sendDisplayToDMA>:
	}
    memcpy(currentDisplay, targetDisplay, sizeof(currentDisplay));
    wipeDisplay((LED *) targetDisplay);
}

void sendDisplayToDMA() {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
	updatePwmBuffer((LED *) currentDisplay);
 80021b8:	4803      	ldr	r0, [pc, #12]	@ (80021c8 <sendDisplayToDMA+0x14>)
 80021ba:	f7ff f947 	bl	800144c <updatePwmBuffer>
	DMA_Send();
 80021be:	f7ff f9c1 	bl	8001544 <DMA_Send>
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20002044 	.word	0x20002044

080021cc <shuffleArray>:
 * @param   size  Number of elements in the array.
 *
 * @note    The array must be non-empty and contain at least two elements for shuffling to occur.
 *          Otherwise, the function does nothing.
 */
void shuffleArray(uint8_t *array, uint32_t size) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
    if (size > 1) {
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d92d      	bls.n	8002238 <shuffleArray+0x6c>
        for (uint32_t i = 0; i < size - 1; i++) {
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]
 80021e0:	e025      	b.n	800222e <shuffleArray+0x62>
            uint32_t j = i + (uint32_t) rand() / (RAND_MAX / (size - i) + 1);
 80021e2:	f005 f8bf 	bl	8007364 <rand>
 80021e6:	4603      	mov	r3, r0
 80021e8:	4619      	mov	r1, r3
 80021ea:	683a      	ldr	r2, [r7, #0]
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80021f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f8:	3301      	adds	r3, #1
 80021fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	4413      	add	r3, r2
 8002202:	613b      	str	r3, [r7, #16]
            uint8_t t = array[j];
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4413      	add	r3, r2
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	73fb      	strb	r3, [r7, #15]
            array[j] = array[i];
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	441a      	add	r2, r3
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	440b      	add	r3, r1
 800221a:	7812      	ldrb	r2, [r2, #0]
 800221c:	701a      	strb	r2, [r3, #0]
            array[i] = t;
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	4413      	add	r3, r2
 8002224:	7bfa      	ldrb	r2, [r7, #15]
 8002226:	701a      	strb	r2, [r3, #0]
        for (uint32_t i = 0; i < size - 1; i++) {
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	3301      	adds	r3, #1
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	3b01      	subs	r3, #1
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	429a      	cmp	r2, r3
 8002236:	d3d4      	bcc.n	80021e2 <shuffleArray+0x16>
        }
    }
}
 8002238:	bf00      	nop
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <display_time>:
		MINUTE_TWENTY,
		MINUTE_TWENTYFIVE,
		MINUTE_THIRTY
};

void display_time(uint8_t hour, uint8_t minute) {
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	460a      	mov	r2, r1
 800224a:	71fb      	strb	r3, [r7, #7]
 800224c:	4613      	mov	r3, r2
 800224e:	71bb      	strb	r3, [r7, #6]

	wipeDisplay((LED *) targetDisplay);
 8002250:	4842      	ldr	r0, [pc, #264]	@ (800235c <display_time+0x11c>)
 8002252:	f7ff ff7b 	bl	800214c <wipeDisplay>
    addBitmapToDisplay(BMP_ITS, (LED *) targetDisplay, FLICKER);
 8002256:	2202      	movs	r2, #2
 8002258:	4940      	ldr	r1, [pc, #256]	@ (800235c <display_time+0x11c>)
 800225a:	4841      	ldr	r0, [pc, #260]	@ (8002360 <display_time+0x120>)
 800225c:	f7ff fd2e 	bl	8001cbc <addBitmapToDisplay>

    // Round down to the nearest five minutes and determine if it is 'past' or 'to' the hour
    int roundedMinute = (minute / 5) * 5;
 8002260:	79bb      	ldrb	r3, [r7, #6]
 8002262:	4a40      	ldr	r2, [pc, #256]	@ (8002364 <display_time+0x124>)
 8002264:	fba2 2303 	umull	r2, r3, r2, r3
 8002268:	089b      	lsrs	r3, r3, #2
 800226a:	b2db      	uxtb	r3, r3
 800226c:	461a      	mov	r2, r3
 800226e:	4613      	mov	r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	4413      	add	r3, r2
 8002274:	60fb      	str	r3, [r7, #12]
    if (roundedMinute > 0) {
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2b00      	cmp	r3, #0
 800227a:	dd14      	ble.n	80022a6 <display_time+0x66>
        if (roundedMinute < 35) {
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2b22      	cmp	r3, #34	@ 0x22
 8002280:	dc05      	bgt.n	800228e <display_time+0x4e>
            addBitmapToDisplay(BMP_PAST, (LED *) targetDisplay, FLICKER);
 8002282:	2202      	movs	r2, #2
 8002284:	4935      	ldr	r1, [pc, #212]	@ (800235c <display_time+0x11c>)
 8002286:	4838      	ldr	r0, [pc, #224]	@ (8002368 <display_time+0x128>)
 8002288:	f7ff fd18 	bl	8001cbc <addBitmapToDisplay>
 800228c:	e00b      	b.n	80022a6 <display_time+0x66>
        } else {
            roundedMinute = 60 - roundedMinute;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f1c3 033c 	rsb	r3, r3, #60	@ 0x3c
 8002294:	60fb      	str	r3, [r7, #12]
            hour++;
 8002296:	79fb      	ldrb	r3, [r7, #7]
 8002298:	3301      	adds	r3, #1
 800229a:	71fb      	strb	r3, [r7, #7]
            addBitmapToDisplay(BMP_TILL, (LED *) targetDisplay, FLICKER);
 800229c:	2202      	movs	r2, #2
 800229e:	492f      	ldr	r1, [pc, #188]	@ (800235c <display_time+0x11c>)
 80022a0:	4832      	ldr	r0, [pc, #200]	@ (800236c <display_time+0x12c>)
 80022a2:	f7ff fd0b 	bl	8001cbc <addBitmapToDisplay>
        }
    }

    // Normalize the hour to a 12-hour format and display AM/PM where applicable
    hour %= 24; // Normalize hour to 0-23
 80022a6:	79fa      	ldrb	r2, [r7, #7]
 80022a8:	4b31      	ldr	r3, [pc, #196]	@ (8002370 <display_time+0x130>)
 80022aa:	fba3 1302 	umull	r1, r3, r3, r2
 80022ae:	0919      	lsrs	r1, r3, #4
 80022b0:	460b      	mov	r3, r1
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	440b      	add	r3, r1
 80022b6:	00db      	lsls	r3, r3, #3
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	71fb      	strb	r3, [r7, #7]
    if(hour == 0 || hour == 12) {
 80022bc:	79fb      	ldrb	r3, [r7, #7]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d010      	beq.n	80022e4 <display_time+0xa4>
 80022c2:	79fb      	ldrb	r3, [r7, #7]
 80022c4:	2b0c      	cmp	r3, #12
 80022c6:	d00d      	beq.n	80022e4 <display_time+0xa4>
        // It's exactly midnight or noon, so we will handle it in the hour display section.
    } else if (hour < 12) {
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	2b0b      	cmp	r3, #11
 80022cc:	d805      	bhi.n	80022da <display_time+0x9a>
        addBitmapToDisplay(BMP_AM, (LED *) targetDisplay, FLICKER);
 80022ce:	2202      	movs	r2, #2
 80022d0:	4922      	ldr	r1, [pc, #136]	@ (800235c <display_time+0x11c>)
 80022d2:	4828      	ldr	r0, [pc, #160]	@ (8002374 <display_time+0x134>)
 80022d4:	f7ff fcf2 	bl	8001cbc <addBitmapToDisplay>
 80022d8:	e004      	b.n	80022e4 <display_time+0xa4>
    } else {
        addBitmapToDisplay(BMP_PM, (LED *) targetDisplay, FLICKER);
 80022da:	2202      	movs	r2, #2
 80022dc:	491f      	ldr	r1, [pc, #124]	@ (800235c <display_time+0x11c>)
 80022de:	4826      	ldr	r0, [pc, #152]	@ (8002378 <display_time+0x138>)
 80022e0:	f7ff fcec 	bl	8001cbc <addBitmapToDisplay>
    }

    // Display the hour, normalizing hour again for 12-hour format with special cases for noon and midnight
    if (hour > 12) {
 80022e4:	79fb      	ldrb	r3, [r7, #7]
 80022e6:	2b0c      	cmp	r3, #12
 80022e8:	d902      	bls.n	80022f0 <display_time+0xb0>
        hour -= 12; // Convert to 12-hour format
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	3b0c      	subs	r3, #12
 80022ee:	71fb      	strb	r3, [r7, #7]
    }
    if (hour == 0) {
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d101      	bne.n	80022fa <display_time+0xba>
        hour = 12; // Adjust for midnight/noon display
 80022f6:	230c      	movs	r3, #12
 80022f8:	71fb      	strb	r3, [r7, #7]
    }

    // Use an array to simplify hour display logic
    if(hour >= 1 && hour <= 12) {
 80022fa:	79fb      	ldrb	r3, [r7, #7]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d016      	beq.n	800232e <display_time+0xee>
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	2b0c      	cmp	r3, #12
 8002304:	d813      	bhi.n	800232e <display_time+0xee>
        addBitmapToDisplay(hourBitmaps[hour % 12], (LED *) targetDisplay, FLICKER);
 8002306:	79fa      	ldrb	r2, [r7, #7]
 8002308:	4b19      	ldr	r3, [pc, #100]	@ (8002370 <display_time+0x130>)
 800230a:	fba3 1302 	umull	r1, r3, r3, r2
 800230e:	08d9      	lsrs	r1, r3, #3
 8002310:	460b      	mov	r3, r1
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	440b      	add	r3, r1
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	b2db      	uxtb	r3, r3
 800231c:	461a      	mov	r2, r3
 800231e:	4b17      	ldr	r3, [pc, #92]	@ (800237c <display_time+0x13c>)
 8002320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002324:	2202      	movs	r2, #2
 8002326:	490d      	ldr	r1, [pc, #52]	@ (800235c <display_time+0x11c>)
 8002328:	4618      	mov	r0, r3
 800232a:	f7ff fcc7 	bl	8001cbc <addBitmapToDisplay>
    }

    // Display the minute in intervals of five using an array pointing to the bitmaps
    if (roundedMinute > 0) {
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2b00      	cmp	r3, #0
 8002332:	dd0f      	ble.n	8002354 <display_time+0x114>
        addBitmapToDisplay(minuteBitmaps[(roundedMinute / 5) - 1], (LED *) targetDisplay, FLICKER);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	4a12      	ldr	r2, [pc, #72]	@ (8002380 <display_time+0x140>)
 8002338:	fb82 1203 	smull	r1, r2, r2, r3
 800233c:	1052      	asrs	r2, r2, #1
 800233e:	17db      	asrs	r3, r3, #31
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	3b01      	subs	r3, #1
 8002344:	4a0f      	ldr	r2, [pc, #60]	@ (8002384 <display_time+0x144>)
 8002346:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800234a:	2202      	movs	r2, #2
 800234c:	4903      	ldr	r1, [pc, #12]	@ (800235c <display_time+0x11c>)
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff fcb4 	bl	8001cbc <addBitmapToDisplay>
    }
}
 8002354:	bf00      	nop
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20001d78 	.word	0x20001d78
 8002360:	08008a52 	.word	0x08008a52
 8002364:	cccccccd 	.word	0xcccccccd
 8002368:	08008a6c 	.word	0x08008a6c
 800236c:	08008a86 	.word	0x08008a86
 8002370:	aaaaaaab 	.word	0xaaaaaaab
 8002374:	08008b08 	.word	0x08008b08
 8002378:	08008b22 	.word	0x08008b22
 800237c:	20000004 	.word	0x20000004
 8002380:	66666667 	.word	0x66666667
 8002384:	20000038 	.word	0x20000038

08002388 <checkButtonPress>:
 *      Author: dsava
 */

#include "button.h"

bool checkButtonPress(void) {
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
    static GPIO_PinState lastButtonState = GPIO_PIN_SET; // Assume button is initially not pressed (HIGH due to pull-up).
    GPIO_PinState currentButtonState;

    // Read the current state of the button GPIO pin.
    currentButtonState = HAL_GPIO_ReadPin(GPIOB, BUTTON_Pin);
 800238e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002392:	480c      	ldr	r0, [pc, #48]	@ (80023c4 <checkButtonPress+0x3c>)
 8002394:	f002 fc10 	bl	8004bb8 <HAL_GPIO_ReadPin>
 8002398:	4603      	mov	r3, r0
 800239a:	71fb      	strb	r3, [r7, #7]

    // Check if button state has transitioned from HIGH to LOW.
    if (lastButtonState == GPIO_PIN_SET && currentButtonState == GPIO_PIN_RESET) {
 800239c:	4b0a      	ldr	r3, [pc, #40]	@ (80023c8 <checkButtonPress+0x40>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d107      	bne.n	80023b4 <checkButtonPress+0x2c>
 80023a4:	79fb      	ldrb	r3, [r7, #7]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d104      	bne.n	80023b4 <checkButtonPress+0x2c>
        // Button was pressed - perform actions here.
        lastButtonState = currentButtonState; // Update the last button state.
 80023aa:	4a07      	ldr	r2, [pc, #28]	@ (80023c8 <checkButtonPress+0x40>)
 80023ac:	79fb      	ldrb	r3, [r7, #7]
 80023ae:	7013      	strb	r3, [r2, #0]
        return true;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e003      	b.n	80023bc <checkButtonPress+0x34>
    } else {
        // Update the last button state.
        lastButtonState = currentButtonState;
 80023b4:	4a04      	ldr	r2, [pc, #16]	@ (80023c8 <checkButtonPress+0x40>)
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	7013      	strb	r3, [r2, #0]
        return false;
 80023ba:	2300      	movs	r3, #0
    }
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	40020400 	.word	0x40020400
 80023c8:	20000050 	.word	0x20000050

080023cc <switchState>:

void switchState() {
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
    switch(getDeviceState()) {
 80023d2:	f000 fc69 	bl	8002ca8 <getDeviceState>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b09      	cmp	r3, #9
 80023da:	f200 81a1 	bhi.w	8002720 <switchState+0x354>
 80023de:	a201      	add	r2, pc, #4	@ (adr r2, 80023e4 <switchState+0x18>)
 80023e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023e4:	0800240d 	.word	0x0800240d
 80023e8:	0800241b 	.word	0x0800241b
 80023ec:	08002429 	.word	0x08002429
 80023f0:	0800260b 	.word	0x0800260b
 80023f4:	08002621 	.word	0x08002621
 80023f8:	080026fd 	.word	0x080026fd
 80023fc:	08002719 	.word	0x08002719
 8002400:	08002639 	.word	0x08002639
 8002404:	08002683 	.word	0x08002683
 8002408:	080026c9 	.word	0x080026c9
        case SLEEP:
            setDeviceState(WAKE);
 800240c:	2001      	movs	r0, #1
 800240e:	f000 fc57 	bl	8002cc0 <setDeviceState>
        	setCounter(0);
 8002412:	2000      	movs	r0, #0
 8002414:	f000 fcb6 	bl	8002d84 <setCounter>
            break;
 8002418:	e186      	b.n	8002728 <switchState+0x35c>
        case WAKE:
            setDeviceState(SELECT);
 800241a:	2002      	movs	r0, #2
 800241c:	f000 fc50 	bl	8002cc0 <setDeviceState>
        	setCounter(0);
 8002420:	2000      	movs	r0, #0
 8002422:	f000 fcaf 	bl	8002d84 <setCounter>
            break;
 8002426:	e17f      	b.n	8002728 <switchState+0x35c>
        case SELECT:
        	switch(3-getCounterWithinBounds(0, 3)){
 8002428:	2103      	movs	r1, #3
 800242a:	2000      	movs	r0, #0
 800242c:	f000 fc7c 	bl	8002d28 <getCounterWithinBounds>
 8002430:	4603      	mov	r3, r0
 8002432:	f1c3 0303 	rsb	r3, r3, #3
 8002436:	2b03      	cmp	r3, #3
 8002438:	f200 80e5 	bhi.w	8002606 <switchState+0x23a>
 800243c:	a201      	add	r2, pc, #4	@ (adr r2, 8002444 <switchState+0x78>)
 800243e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002442:	bf00      	nop
 8002444:	0800258f 	.word	0x0800258f
 8002448:	08002517 	.word	0x08002517
 800244c:	080024a5 	.word	0x080024a5
 8002450:	08002455 	.word	0x08002455
        	case 3:

				addBitmapToDisplay(MENU_TIME, (LED *) currentDisplay, CONSTANT);
 8002454:	2205      	movs	r2, #5
 8002456:	49b6      	ldr	r1, [pc, #728]	@ (8002730 <switchState+0x364>)
 8002458:	48b6      	ldr	r0, [pc, #728]	@ (8002734 <switchState+0x368>)
 800245a:	f7ff fc2f 	bl	8001cbc <addBitmapToDisplay>
				if(getMode() == SET_MODE) {
 800245e:	f000 fe19 	bl	8003094 <getMode>
 8002462:	4603      	mov	r3, r0
 8002464:	2b01      	cmp	r3, #1
 8002466:	d109      	bne.n	800247c <switchState+0xb0>
					addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 8002468:	2205      	movs	r2, #5
 800246a:	49b1      	ldr	r1, [pc, #708]	@ (8002730 <switchState+0x364>)
 800246c:	48b2      	ldr	r0, [pc, #712]	@ (8002738 <switchState+0x36c>)
 800246e:	f7ff fc25 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_DELETE, currentDisplay);
 8002472:	49af      	ldr	r1, [pc, #700]	@ (8002730 <switchState+0x364>)
 8002474:	48b1      	ldr	r0, [pc, #708]	@ (800273c <switchState+0x370>)
 8002476:	f7ff fc8b 	bl	8001d90 <removeBitmapFromDisplay>
 800247a:	e008      	b.n	800248e <switchState+0xc2>
				} else {
					addBitmapToDisplay(MENU_DELETE, (LED *) currentDisplay, CONSTANT);
 800247c:	2205      	movs	r2, #5
 800247e:	49ac      	ldr	r1, [pc, #688]	@ (8002730 <switchState+0x364>)
 8002480:	48ae      	ldr	r0, [pc, #696]	@ (800273c <switchState+0x370>)
 8002482:	f7ff fc1b 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_SET, currentDisplay);
 8002486:	49aa      	ldr	r1, [pc, #680]	@ (8002730 <switchState+0x364>)
 8002488:	48ab      	ldr	r0, [pc, #684]	@ (8002738 <switchState+0x36c>)
 800248a:	f7ff fc81 	bl	8001d90 <removeBitmapFromDisplay>
				}

				setCounter(getTime()->Hours);
 800248e:	f000 fca5 	bl	8002ddc <getTime>
 8002492:	4603      	mov	r3, r0
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f000 fc74 	bl	8002d84 <setCounter>
        		setDeviceState(SET_HOURS);
 800249c:	2003      	movs	r0, #3
 800249e:	f000 fc0f 	bl	8002cc0 <setDeviceState>

        		break;
 80024a2:	e0b1      	b.n	8002608 <switchState+0x23c>
        	case 2:

				addBitmapToDisplay(MENU_COLOR, (LED *) currentDisplay, CONSTANT);
 80024a4:	2205      	movs	r2, #5
 80024a6:	49a2      	ldr	r1, [pc, #648]	@ (8002730 <switchState+0x364>)
 80024a8:	48a5      	ldr	r0, [pc, #660]	@ (8002740 <switchState+0x374>)
 80024aa:	f7ff fc07 	bl	8001cbc <addBitmapToDisplay>
				if(getMode() == SET_MODE) {
 80024ae:	f000 fdf1 	bl	8003094 <getMode>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d10c      	bne.n	80024d2 <switchState+0x106>
	        		setDateState(SYSTEM_DATE);
 80024b8:	2000      	movs	r0, #0
 80024ba:	f000 fdbf 	bl	800303c <setDateState>
					addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 80024be:	2205      	movs	r2, #5
 80024c0:	499b      	ldr	r1, [pc, #620]	@ (8002730 <switchState+0x364>)
 80024c2:	489d      	ldr	r0, [pc, #628]	@ (8002738 <switchState+0x36c>)
 80024c4:	f7ff fbfa 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_DELETE, currentDisplay);
 80024c8:	4999      	ldr	r1, [pc, #612]	@ (8002730 <switchState+0x364>)
 80024ca:	489c      	ldr	r0, [pc, #624]	@ (800273c <switchState+0x370>)
 80024cc:	f7ff fc60 	bl	8001d90 <removeBitmapFromDisplay>
 80024d0:	e00b      	b.n	80024ea <switchState+0x11e>
				} else {
	        		setDateState(SYSTEM_DATE);
 80024d2:	2000      	movs	r0, #0
 80024d4:	f000 fdb2 	bl	800303c <setDateState>
					addBitmapToDisplay(MENU_DELETE, (LED *) currentDisplay, CONSTANT);
 80024d8:	2205      	movs	r2, #5
 80024da:	4995      	ldr	r1, [pc, #596]	@ (8002730 <switchState+0x364>)
 80024dc:	4897      	ldr	r0, [pc, #604]	@ (800273c <switchState+0x370>)
 80024de:	f7ff fbed 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_SET, currentDisplay);
 80024e2:	4993      	ldr	r1, [pc, #588]	@ (8002730 <switchState+0x364>)
 80024e4:	4894      	ldr	r0, [pc, #592]	@ (8002738 <switchState+0x36c>)
 80024e6:	f7ff fc53 	bl	8001d90 <removeBitmapFromDisplay>
				}
				removeBitmapFromDisplay(MENU_COLOR, currentDisplay);
 80024ea:	4991      	ldr	r1, [pc, #580]	@ (8002730 <switchState+0x364>)
 80024ec:	4894      	ldr	r0, [pc, #592]	@ (8002740 <switchState+0x374>)
 80024ee:	f7ff fc4f 	bl	8001d90 <removeBitmapFromDisplay>
				removeBitmapFromDisplay(MENU_ANNIVERSARY, currentDisplay);
 80024f2:	498f      	ldr	r1, [pc, #572]	@ (8002730 <switchState+0x364>)
 80024f4:	4893      	ldr	r0, [pc, #588]	@ (8002744 <switchState+0x378>)
 80024f6:	f7ff fc4b 	bl	8001d90 <removeBitmapFromDisplay>
				removeBitmapFromDisplay(MENU_TIME, currentDisplay);
 80024fa:	498d      	ldr	r1, [pc, #564]	@ (8002730 <switchState+0x364>)
 80024fc:	488d      	ldr	r0, [pc, #564]	@ (8002734 <switchState+0x368>)
 80024fe:	f7ff fc47 	bl	8001d90 <removeBitmapFromDisplay>

				setCounter(getColorPreset());
 8002502:	f000 fdf3 	bl	80030ec <getColorPreset>
 8002506:	4603      	mov	r3, r0
 8002508:	4618      	mov	r0, r3
 800250a:	f000 fc3b 	bl	8002d84 <setCounter>
        		setDeviceState(SET_COLOR);
 800250e:	2005      	movs	r0, #5
 8002510:	f000 fbd6 	bl	8002cc0 <setDeviceState>

        		break;
 8002514:	e078      	b.n	8002608 <switchState+0x23c>
        	case 1:


				addBitmapToDisplay(MENU_BIRTHDAY, (LED *) currentDisplay, CONSTANT);
 8002516:	2205      	movs	r2, #5
 8002518:	4985      	ldr	r1, [pc, #532]	@ (8002730 <switchState+0x364>)
 800251a:	488b      	ldr	r0, [pc, #556]	@ (8002748 <switchState+0x37c>)
 800251c:	f7ff fbce 	bl	8001cbc <addBitmapToDisplay>
				if(getMode() == SET_MODE) {
 8002520:	f000 fdb8 	bl	8003094 <getMode>
 8002524:	4603      	mov	r3, r0
 8002526:	2b01      	cmp	r3, #1
 8002528:	d117      	bne.n	800255a <switchState+0x18e>
					addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 800252a:	2205      	movs	r2, #5
 800252c:	4980      	ldr	r1, [pc, #512]	@ (8002730 <switchState+0x364>)
 800252e:	4882      	ldr	r0, [pc, #520]	@ (8002738 <switchState+0x36c>)
 8002530:	f7ff fbc4 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_DELETE, currentDisplay);
 8002534:	497e      	ldr	r1, [pc, #504]	@ (8002730 <switchState+0x364>)
 8002536:	4881      	ldr	r0, [pc, #516]	@ (800273c <switchState+0x370>)
 8002538:	f7ff fc2a 	bl	8001d90 <removeBitmapFromDisplay>
	        		setDateState(BIRTHDAY_DATE);
 800253c:	2002      	movs	r0, #2
 800253e:	f000 fd7d 	bl	800303c <setDateState>
	            	setCounter(getDate(BIRTHDAY_DATE)->Month);
 8002542:	2002      	movs	r0, #2
 8002544:	f000 fc54 	bl	8002df0 <getDate>
 8002548:	4603      	mov	r3, r0
 800254a:	785b      	ldrb	r3, [r3, #1]
 800254c:	4618      	mov	r0, r3
 800254e:	f000 fc19 	bl	8002d84 <setCounter>
	            	setDeviceState(SET_MONTH);
 8002552:	2007      	movs	r0, #7
 8002554:	f000 fbb4 	bl	8002cc0 <setDeviceState>
 8002558:	e010      	b.n	800257c <switchState+0x1b0>
				} else {
					deleteBirthday();
 800255a:	f000 ff05 	bl	8003368 <deleteBirthday>
					setDeviceState(SLEEP);
 800255e:	2000      	movs	r0, #0
 8002560:	f000 fbae 	bl	8002cc0 <setDeviceState>
	        		setDateState(SYSTEM_DATE);
 8002564:	2000      	movs	r0, #0
 8002566:	f000 fd69 	bl	800303c <setDateState>
					addBitmapToDisplay(MENU_DELETE, (LED *) currentDisplay, CONSTANT);
 800256a:	2205      	movs	r2, #5
 800256c:	4970      	ldr	r1, [pc, #448]	@ (8002730 <switchState+0x364>)
 800256e:	4873      	ldr	r0, [pc, #460]	@ (800273c <switchState+0x370>)
 8002570:	f7ff fba4 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_SET, currentDisplay);
 8002574:	496e      	ldr	r1, [pc, #440]	@ (8002730 <switchState+0x364>)
 8002576:	4870      	ldr	r0, [pc, #448]	@ (8002738 <switchState+0x36c>)
 8002578:	f7ff fc0a 	bl	8001d90 <removeBitmapFromDisplay>
				}
				removeBitmapFromDisplay(MENU_TIME, currentDisplay);
 800257c:	496c      	ldr	r1, [pc, #432]	@ (8002730 <switchState+0x364>)
 800257e:	486d      	ldr	r0, [pc, #436]	@ (8002734 <switchState+0x368>)
 8002580:	f7ff fc06 	bl	8001d90 <removeBitmapFromDisplay>
				removeBitmapFromDisplay(MENU_ANNIVERSARY, currentDisplay);
 8002584:	496a      	ldr	r1, [pc, #424]	@ (8002730 <switchState+0x364>)
 8002586:	486f      	ldr	r0, [pc, #444]	@ (8002744 <switchState+0x378>)
 8002588:	f7ff fc02 	bl	8001d90 <removeBitmapFromDisplay>


        		break;
 800258c:	e03c      	b.n	8002608 <switchState+0x23c>
        	case 0:


				addBitmapToDisplay(MENU_ANNIVERSARY, (LED *) currentDisplay, CONSTANT);
 800258e:	2205      	movs	r2, #5
 8002590:	4967      	ldr	r1, [pc, #412]	@ (8002730 <switchState+0x364>)
 8002592:	486c      	ldr	r0, [pc, #432]	@ (8002744 <switchState+0x378>)
 8002594:	f7ff fb92 	bl	8001cbc <addBitmapToDisplay>
				if(getMode() == SET_MODE) {
 8002598:	f000 fd7c 	bl	8003094 <getMode>
 800259c:	4603      	mov	r3, r0
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d117      	bne.n	80025d2 <switchState+0x206>
					addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 80025a2:	2205      	movs	r2, #5
 80025a4:	4962      	ldr	r1, [pc, #392]	@ (8002730 <switchState+0x364>)
 80025a6:	4864      	ldr	r0, [pc, #400]	@ (8002738 <switchState+0x36c>)
 80025a8:	f7ff fb88 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_DELETE, currentDisplay);
 80025ac:	4960      	ldr	r1, [pc, #384]	@ (8002730 <switchState+0x364>)
 80025ae:	4863      	ldr	r0, [pc, #396]	@ (800273c <switchState+0x370>)
 80025b0:	f7ff fbee 	bl	8001d90 <removeBitmapFromDisplay>
	        		setDateState(ANNIVERSARY_DATE);
 80025b4:	2001      	movs	r0, #1
 80025b6:	f000 fd41 	bl	800303c <setDateState>
	            	setCounter(getDate(ANNIVERSARY_DATE)->Month);
 80025ba:	2001      	movs	r0, #1
 80025bc:	f000 fc18 	bl	8002df0 <getDate>
 80025c0:	4603      	mov	r3, r0
 80025c2:	785b      	ldrb	r3, [r3, #1]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f000 fbdd 	bl	8002d84 <setCounter>
	            	setDeviceState(SET_MONTH);
 80025ca:	2007      	movs	r0, #7
 80025cc:	f000 fb78 	bl	8002cc0 <setDeviceState>
 80025d0:	e010      	b.n	80025f4 <switchState+0x228>
				} else {
					deleteAnniversary();
 80025d2:	f000 feb1 	bl	8003338 <deleteAnniversary>
	        		setDateState(SYSTEM_DATE);
 80025d6:	2000      	movs	r0, #0
 80025d8:	f000 fd30 	bl	800303c <setDateState>
					setDeviceState(SLEEP);
 80025dc:	2000      	movs	r0, #0
 80025de:	f000 fb6f 	bl	8002cc0 <setDeviceState>
					addBitmapToDisplay(MENU_DELETE, (LED *) currentDisplay, CONSTANT);
 80025e2:	2205      	movs	r2, #5
 80025e4:	4952      	ldr	r1, [pc, #328]	@ (8002730 <switchState+0x364>)
 80025e6:	4855      	ldr	r0, [pc, #340]	@ (800273c <switchState+0x370>)
 80025e8:	f7ff fb68 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_SET, currentDisplay);
 80025ec:	4950      	ldr	r1, [pc, #320]	@ (8002730 <switchState+0x364>)
 80025ee:	4852      	ldr	r0, [pc, #328]	@ (8002738 <switchState+0x36c>)
 80025f0:	f7ff fbce 	bl	8001d90 <removeBitmapFromDisplay>
				}
				removeBitmapFromDisplay(MENU_COLOR, currentDisplay);
 80025f4:	494e      	ldr	r1, [pc, #312]	@ (8002730 <switchState+0x364>)
 80025f6:	4852      	ldr	r0, [pc, #328]	@ (8002740 <switchState+0x374>)
 80025f8:	f7ff fbca 	bl	8001d90 <removeBitmapFromDisplay>
				removeBitmapFromDisplay(MENU_BIRTHDAY, currentDisplay);
 80025fc:	494c      	ldr	r1, [pc, #304]	@ (8002730 <switchState+0x364>)
 80025fe:	4852      	ldr	r0, [pc, #328]	@ (8002748 <switchState+0x37c>)
 8002600:	f7ff fbc6 	bl	8001d90 <removeBitmapFromDisplay>

        		break;
 8002604:	e000      	b.n	8002608 <switchState+0x23c>
        	default:
        		break;
 8002606:	bf00      	nop
        	}
            break;
 8002608:	e08e      	b.n	8002728 <switchState+0x35c>
        case SET_HOURS:

        	setCounter(getTime()->Minutes);
 800260a:	f000 fbe7 	bl	8002ddc <getTime>
 800260e:	4603      	mov	r3, r0
 8002610:	785b      	ldrb	r3, [r3, #1]
 8002612:	4618      	mov	r0, r3
 8002614:	f000 fbb6 	bl	8002d84 <setCounter>
            setDeviceState(SET_MINUTES);
 8002618:	2004      	movs	r0, #4
 800261a:	f000 fb51 	bl	8002cc0 <setDeviceState>
            break;
 800261e:	e083      	b.n	8002728 <switchState+0x35c>
        case SET_MINUTES:
        	setCounter(getDate(SYSTEM_DATE)->Month);
 8002620:	2000      	movs	r0, #0
 8002622:	f000 fbe5 	bl	8002df0 <getDate>
 8002626:	4603      	mov	r3, r0
 8002628:	785b      	ldrb	r3, [r3, #1]
 800262a:	4618      	mov	r0, r3
 800262c:	f000 fbaa 	bl	8002d84 <setCounter>
            setDeviceState(SET_MONTH);
 8002630:	2007      	movs	r0, #7
 8002632:	f000 fb45 	bl	8002cc0 <setDeviceState>
            break;
 8002636:	e077      	b.n	8002728 <switchState+0x35c>
        case SET_MONTH:;
        	RTC_DateTypeDef nDate = *getDate(getDateState());
 8002638:	f000 fcf4 	bl	8003024 <getDateState>
 800263c:	4603      	mov	r3, r0
 800263e:	4618      	mov	r0, r3
 8002640:	f000 fbd6 	bl	8002df0 <getDate>
 8002644:	4602      	mov	r2, r0
 8002646:	1d3b      	adds	r3, r7, #4
 8002648:	6810      	ldr	r0, [r2, #0]
 800264a:	6018      	str	r0, [r3, #0]
        	nDate.Month = (uint8_t) getCounter();
 800264c:	f000 fb48 	bl	8002ce0 <getCounter>
 8002650:	4603      	mov	r3, r0
 8002652:	b2db      	uxtb	r3, r3
 8002654:	717b      	strb	r3, [r7, #5]
        	setDate(nDate, getDateState());
 8002656:	f000 fce5 	bl	8003024 <getDateState>
 800265a:	4603      	mov	r3, r0
 800265c:	4619      	mov	r1, r3
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f000 fbe8 	bl	8002e34 <setDate>
        	setCounter(getDate(getDateState())->Date);
 8002664:	f000 fcde 	bl	8003024 <getDateState>
 8002668:	4603      	mov	r3, r0
 800266a:	4618      	mov	r0, r3
 800266c:	f000 fbc0 	bl	8002df0 <getDate>
 8002670:	4603      	mov	r3, r0
 8002672:	789b      	ldrb	r3, [r3, #2]
 8002674:	4618      	mov	r0, r3
 8002676:	f000 fb85 	bl	8002d84 <setCounter>

        	setDeviceState(SET_DAY);
 800267a:	2008      	movs	r0, #8
 800267c:	f000 fb20 	bl	8002cc0 <setDeviceState>

        	break;
 8002680:	e052      	b.n	8002728 <switchState+0x35c>
        case SET_DAY:
        	nDate = *getDate(getDateState());
 8002682:	f000 fccf 	bl	8003024 <getDateState>
 8002686:	4603      	mov	r3, r0
 8002688:	4618      	mov	r0, r3
 800268a:	f000 fbb1 	bl	8002df0 <getDate>
 800268e:	4602      	mov	r2, r0
 8002690:	1d3b      	adds	r3, r7, #4
 8002692:	6810      	ldr	r0, [r2, #0]
 8002694:	6018      	str	r0, [r3, #0]
        	nDate.Date = (uint8_t) getCounter();
 8002696:	f000 fb23 	bl	8002ce0 <getCounter>
 800269a:	4603      	mov	r3, r0
 800269c:	b2db      	uxtb	r3, r3
 800269e:	71bb      	strb	r3, [r7, #6]
        	setDate(nDate, getDateState());
 80026a0:	f000 fcc0 	bl	8003024 <getDateState>
 80026a4:	4603      	mov	r3, r0
 80026a6:	4619      	mov	r1, r3
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f000 fbc3 	bl	8002e34 <setDate>
        	if (getDateState() != SYSTEM_DATE) {
 80026ae:	f000 fcb9 	bl	8003024 <getDateState>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d003      	beq.n	80026c0 <switchState+0x2f4>
        		setDeviceState(SLEEP);
 80026b8:	2000      	movs	r0, #0
 80026ba:	f000 fb01 	bl	8002cc0 <setDeviceState>
 80026be:	e033      	b.n	8002728 <switchState+0x35c>
        		return;
        	}
        	setDeviceState(SET_YEAR);
 80026c0:	2009      	movs	r0, #9
 80026c2:	f000 fafd 	bl	8002cc0 <setDeviceState>
        	break;
 80026c6:	e02f      	b.n	8002728 <switchState+0x35c>
        case SET_YEAR:
        	nDate = *getDate(getDateState());
 80026c8:	f000 fcac 	bl	8003024 <getDateState>
 80026cc:	4603      	mov	r3, r0
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 fb8e 	bl	8002df0 <getDate>
 80026d4:	4602      	mov	r2, r0
 80026d6:	1d3b      	adds	r3, r7, #4
 80026d8:	6810      	ldr	r0, [r2, #0]
 80026da:	6018      	str	r0, [r3, #0]
        	nDate.Year = (uint8_t) getCounter();
 80026dc:	f000 fb00 	bl	8002ce0 <getCounter>
 80026e0:	4603      	mov	r3, r0
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	71fb      	strb	r3, [r7, #7]
        	setDate(nDate, getDateState());
 80026e6:	f000 fc9d 	bl	8003024 <getDateState>
 80026ea:	4603      	mov	r3, r0
 80026ec:	4619      	mov	r1, r3
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 fba0 	bl	8002e34 <setDate>
        	setDeviceState(SLEEP);
 80026f4:	2000      	movs	r0, #0
 80026f6:	f000 fae3 	bl	8002cc0 <setDeviceState>
        	break;
 80026fa:	e015      	b.n	8002728 <switchState+0x35c>
        case SET_COLOR:
        	setCounterBounds(0,100);
 80026fc:	2164      	movs	r1, #100	@ 0x64
 80026fe:	2000      	movs	r0, #0
 8002700:	f000 fabc 	bl	8002c7c <setCounterBounds>
        	setCounter(getBrightness());
 8002704:	f000 fcaa 	bl	800305c <getBrightness>
 8002708:	4603      	mov	r3, r0
 800270a:	4618      	mov	r0, r3
 800270c:	f000 fb3a 	bl	8002d84 <setCounter>
            setDeviceState(SET_BRIGHTNESS); // After color, set brightness
 8002710:	2006      	movs	r0, #6
 8002712:	f000 fad5 	bl	8002cc0 <setDeviceState>
            break;
 8002716:	e007      	b.n	8002728 <switchState+0x35c>
        case SET_BRIGHTNESS:
            setDeviceState(SLEEP); // Return to SLEEP after setting LED features
 8002718:	2000      	movs	r0, #0
 800271a:	f000 fad1 	bl	8002cc0 <setDeviceState>
            break;
 800271e:	e003      	b.n	8002728 <switchState+0x35c>
        default:
            // If state is somehow unhandled, default back to SLEEP as a failsafe
            setDeviceState(SLEEP);
 8002720:	2000      	movs	r0, #0
 8002722:	f000 facd 	bl	8002cc0 <setDeviceState>
            break;
 8002726:	bf00      	nop
    }
}
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20002044 	.word	0x20002044
 8002734:	08008c0c 	.word	0x08008c0c
 8002738:	08008bd8 	.word	0x08008bd8
 800273c:	08008bf2 	.word	0x08008bf2
 8002740:	08008c26 	.word	0x08008c26
 8002744:	08008c5a 	.word	0x08008c5a
 8002748:	08008c40 	.word	0x08008c40

0800274c <configureSettings>:
 *      Author: dsava
 */

#include "menu.h"

void configureSettings(void) {
 800274c:	b590      	push	{r4, r7, lr}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0

	switch(getDeviceState()) {
 8002752:	f000 faa9 	bl	8002ca8 <getDeviceState>
 8002756:	4603      	mov	r3, r0
 8002758:	2b09      	cmp	r3, #9
 800275a:	f200 8259 	bhi.w	8002c10 <configureSettings+0x4c4>
 800275e:	a201      	add	r2, pc, #4	@ (adr r2, 8002764 <configureSettings+0x18>)
 8002760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002764:	0800278d 	.word	0x0800278d
 8002768:	080027c5 	.word	0x080027c5
 800276c:	0800283d 	.word	0x0800283d
 8002770:	080029e7 	.word	0x080029e7
 8002774:	08002a59 	.word	0x08002a59
 8002778:	08002b97 	.word	0x08002b97
 800277c:	08002bd3 	.word	0x08002bd3
 8002780:	08002aa1 	.word	0x08002aa1
 8002784:	08002aff 	.word	0x08002aff
 8002788:	08002b67 	.word	0x08002b67
		case SLEEP:
			removeBitmapFromDisplay(MENU_ANNIVERSARY, currentDisplay);
 800278c:	49a7      	ldr	r1, [pc, #668]	@ (8002a2c <configureSettings+0x2e0>)
 800278e:	48a8      	ldr	r0, [pc, #672]	@ (8002a30 <configureSettings+0x2e4>)
 8002790:	f7ff fafe 	bl	8001d90 <removeBitmapFromDisplay>
			removeBitmapFromDisplay(MENU_DELETE, currentDisplay);
 8002794:	49a5      	ldr	r1, [pc, #660]	@ (8002a2c <configureSettings+0x2e0>)
 8002796:	48a7      	ldr	r0, [pc, #668]	@ (8002a34 <configureSettings+0x2e8>)
 8002798:	f7ff fafa 	bl	8001d90 <removeBitmapFromDisplay>
			removeBitmapFromDisplay(MENU_SET, currentDisplay);
 800279c:	49a3      	ldr	r1, [pc, #652]	@ (8002a2c <configureSettings+0x2e0>)
 800279e:	48a6      	ldr	r0, [pc, #664]	@ (8002a38 <configureSettings+0x2ec>)
 80027a0:	f7ff faf6 	bl	8001d90 <removeBitmapFromDisplay>
			removeBitmapFromDisplay(MENU_COLOR, currentDisplay);
 80027a4:	49a1      	ldr	r1, [pc, #644]	@ (8002a2c <configureSettings+0x2e0>)
 80027a6:	48a5      	ldr	r0, [pc, #660]	@ (8002a3c <configureSettings+0x2f0>)
 80027a8:	f7ff faf2 	bl	8001d90 <removeBitmapFromDisplay>
			removeBitmapFromDisplay(MENU_BIRTHDAY, currentDisplay);
 80027ac:	499f      	ldr	r1, [pc, #636]	@ (8002a2c <configureSettings+0x2e0>)
 80027ae:	48a4      	ldr	r0, [pc, #656]	@ (8002a40 <configureSettings+0x2f4>)
 80027b0:	f7ff faee 	bl	8001d90 <removeBitmapFromDisplay>
			removeBitmapFromDisplay(MENU_TIME, currentDisplay);
 80027b4:	499d      	ldr	r1, [pc, #628]	@ (8002a2c <configureSettings+0x2e0>)
 80027b6:	48a3      	ldr	r0, [pc, #652]	@ (8002a44 <configureSettings+0x2f8>)
 80027b8:	f7ff faea 	bl	8001d90 <removeBitmapFromDisplay>
			setDisplayString("");
 80027bc:	48a2      	ldr	r0, [pc, #648]	@ (8002a48 <configureSettings+0x2fc>)
 80027be:	f000 fc7f 	bl	80030c0 <setDisplayString>
			break;
 80027c2:	e228      	b.n	8002c16 <configureSettings+0x4ca>
		case WAKE:;


			uint8_t upperBound = 1;
 80027c4:	2301      	movs	r3, #1
 80027c6:	71fb      	strb	r3, [r7, #7]

			if(!isBirthdaySet() && !isAnniversarySet())
 80027c8:	f000 fda6 	bl	8003318 <isBirthdaySet>
 80027cc:	4603      	mov	r3, r0
 80027ce:	f083 0301 	eor.w	r3, r3, #1
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d009      	beq.n	80027ec <configureSettings+0xa0>
 80027d8:	f000 fd8e 	bl	80032f8 <isAnniversarySet>
 80027dc:	4603      	mov	r3, r0
 80027de:	f083 0301 	eor.w	r3, r3, #1
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <configureSettings+0xa0>
				upperBound = 0;
 80027e8:	2300      	movs	r3, #0
 80027ea:	71fb      	strb	r3, [r7, #7]

			if(!getCounterWithinBounds(0, upperBound)) {
 80027ec:	79fb      	ldrb	r3, [r7, #7]
 80027ee:	4619      	mov	r1, r3
 80027f0:	2000      	movs	r0, #0
 80027f2:	f000 fa99 	bl	8002d28 <getCounterWithinBounds>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d10f      	bne.n	800281c <configureSettings+0xd0>
				setDisplayString("SET");
 80027fc:	4893      	ldr	r0, [pc, #588]	@ (8002a4c <configureSettings+0x300>)
 80027fe:	f000 fc5f 	bl	80030c0 <setDisplayString>
				addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, BLINK);
 8002802:	2204      	movs	r2, #4
 8002804:	4989      	ldr	r1, [pc, #548]	@ (8002a2c <configureSettings+0x2e0>)
 8002806:	488c      	ldr	r0, [pc, #560]	@ (8002a38 <configureSettings+0x2ec>)
 8002808:	f7ff fa58 	bl	8001cbc <addBitmapToDisplay>
				removeBitmapFromDisplay(MENU_DELETE, currentDisplay);
 800280c:	4987      	ldr	r1, [pc, #540]	@ (8002a2c <configureSettings+0x2e0>)
 800280e:	4889      	ldr	r0, [pc, #548]	@ (8002a34 <configureSettings+0x2e8>)
 8002810:	f7ff fabe 	bl	8001d90 <removeBitmapFromDisplay>
				setMode(SET_MODE);
 8002814:	2001      	movs	r0, #1
 8002816:	f000 fc2d 	bl	8003074 <setMode>
				setDisplayString("DEL");
				addBitmapToDisplay(MENU_DELETE, (LED *) currentDisplay, BLINK);
				removeBitmapFromDisplay(MENU_SET, currentDisplay);
				setMode(DELETE_MODE);
			}
			break;
 800281a:	e1fc      	b.n	8002c16 <configureSettings+0x4ca>
				setDisplayString("DEL");
 800281c:	488c      	ldr	r0, [pc, #560]	@ (8002a50 <configureSettings+0x304>)
 800281e:	f000 fc4f 	bl	80030c0 <setDisplayString>
				addBitmapToDisplay(MENU_DELETE, (LED *) currentDisplay, BLINK);
 8002822:	2204      	movs	r2, #4
 8002824:	4981      	ldr	r1, [pc, #516]	@ (8002a2c <configureSettings+0x2e0>)
 8002826:	4883      	ldr	r0, [pc, #524]	@ (8002a34 <configureSettings+0x2e8>)
 8002828:	f7ff fa48 	bl	8001cbc <addBitmapToDisplay>
				removeBitmapFromDisplay(MENU_SET, currentDisplay);
 800282c:	497f      	ldr	r1, [pc, #508]	@ (8002a2c <configureSettings+0x2e0>)
 800282e:	4882      	ldr	r0, [pc, #520]	@ (8002a38 <configureSettings+0x2ec>)
 8002830:	f7ff faae 	bl	8001d90 <removeBitmapFromDisplay>
				setMode(DELETE_MODE);
 8002834:	2000      	movs	r0, #0
 8002836:	f000 fc1d 	bl	8003074 <setMode>
			break;
 800283a:	e1ec      	b.n	8002c16 <configureSettings+0x4ca>
		case SELECT:
			if(getMode() == SET_MODE) {
 800283c:	f000 fc2a 	bl	8003094 <getMode>
 8002840:	4603      	mov	r3, r0
 8002842:	2b01      	cmp	r3, #1
 8002844:	d17e      	bne.n	8002944 <configureSettings+0x1f8>
				switch(getCounterWithinBounds(0, 3)) {
 8002846:	2103      	movs	r1, #3
 8002848:	2000      	movs	r0, #0
 800284a:	f000 fa6d 	bl	8002d28 <getCounterWithinBounds>
 800284e:	4603      	mov	r3, r0
 8002850:	2b03      	cmp	r3, #3
 8002852:	f200 80c6 	bhi.w	80029e2 <configureSettings+0x296>
 8002856:	a201      	add	r2, pc, #4	@ (adr r2, 800285c <configureSettings+0x110>)
 8002858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800285c:	0800290f 	.word	0x0800290f
 8002860:	080028d9 	.word	0x080028d9
 8002864:	080028a3 	.word	0x080028a3
 8002868:	0800286d 	.word	0x0800286d
				case 3:
					addBitmapToDisplay(MENU_ANNIVERSARY, (LED *) currentDisplay, BLINK);
 800286c:	2204      	movs	r2, #4
 800286e:	496f      	ldr	r1, [pc, #444]	@ (8002a2c <configureSettings+0x2e0>)
 8002870:	486f      	ldr	r0, [pc, #444]	@ (8002a30 <configureSettings+0x2e4>)
 8002872:	f7ff fa23 	bl	8001cbc <addBitmapToDisplay>
					addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 8002876:	2205      	movs	r2, #5
 8002878:	496c      	ldr	r1, [pc, #432]	@ (8002a2c <configureSettings+0x2e0>)
 800287a:	486f      	ldr	r0, [pc, #444]	@ (8002a38 <configureSettings+0x2ec>)
 800287c:	f7ff fa1e 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_DELETE, currentDisplay);
 8002880:	496a      	ldr	r1, [pc, #424]	@ (8002a2c <configureSettings+0x2e0>)
 8002882:	486c      	ldr	r0, [pc, #432]	@ (8002a34 <configureSettings+0x2e8>)
 8002884:	f7ff fa84 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_COLOR, currentDisplay);
 8002888:	4968      	ldr	r1, [pc, #416]	@ (8002a2c <configureSettings+0x2e0>)
 800288a:	486c      	ldr	r0, [pc, #432]	@ (8002a3c <configureSettings+0x2f0>)
 800288c:	f7ff fa80 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_BIRTHDAY, currentDisplay);
 8002890:	4966      	ldr	r1, [pc, #408]	@ (8002a2c <configureSettings+0x2e0>)
 8002892:	486b      	ldr	r0, [pc, #428]	@ (8002a40 <configureSettings+0x2f4>)
 8002894:	f7ff fa7c 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_TIME, currentDisplay);
 8002898:	4964      	ldr	r1, [pc, #400]	@ (8002a2c <configureSettings+0x2e0>)
 800289a:	486a      	ldr	r0, [pc, #424]	@ (8002a44 <configureSettings+0x2f8>)
 800289c:	f7ff fa78 	bl	8001d90 <removeBitmapFromDisplay>
					break;
 80028a0:	e0a0      	b.n	80029e4 <configureSettings+0x298>
				case 2:
					addBitmapToDisplay(MENU_BIRTHDAY, (LED *) currentDisplay, BLINK);
 80028a2:	2204      	movs	r2, #4
 80028a4:	4961      	ldr	r1, [pc, #388]	@ (8002a2c <configureSettings+0x2e0>)
 80028a6:	4866      	ldr	r0, [pc, #408]	@ (8002a40 <configureSettings+0x2f4>)
 80028a8:	f7ff fa08 	bl	8001cbc <addBitmapToDisplay>
					addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 80028ac:	2205      	movs	r2, #5
 80028ae:	495f      	ldr	r1, [pc, #380]	@ (8002a2c <configureSettings+0x2e0>)
 80028b0:	4861      	ldr	r0, [pc, #388]	@ (8002a38 <configureSettings+0x2ec>)
 80028b2:	f7ff fa03 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_DELETE, currentDisplay);
 80028b6:	495d      	ldr	r1, [pc, #372]	@ (8002a2c <configureSettings+0x2e0>)
 80028b8:	485e      	ldr	r0, [pc, #376]	@ (8002a34 <configureSettings+0x2e8>)
 80028ba:	f7ff fa69 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_COLOR, currentDisplay);
 80028be:	495b      	ldr	r1, [pc, #364]	@ (8002a2c <configureSettings+0x2e0>)
 80028c0:	485e      	ldr	r0, [pc, #376]	@ (8002a3c <configureSettings+0x2f0>)
 80028c2:	f7ff fa65 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_ANNIVERSARY, currentDisplay);
 80028c6:	4959      	ldr	r1, [pc, #356]	@ (8002a2c <configureSettings+0x2e0>)
 80028c8:	4859      	ldr	r0, [pc, #356]	@ (8002a30 <configureSettings+0x2e4>)
 80028ca:	f7ff fa61 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_TIME, currentDisplay);
 80028ce:	4957      	ldr	r1, [pc, #348]	@ (8002a2c <configureSettings+0x2e0>)
 80028d0:	485c      	ldr	r0, [pc, #368]	@ (8002a44 <configureSettings+0x2f8>)
 80028d2:	f7ff fa5d 	bl	8001d90 <removeBitmapFromDisplay>
					break;
 80028d6:	e085      	b.n	80029e4 <configureSettings+0x298>
				case 1:
					addBitmapToDisplay(MENU_COLOR, (LED *) currentDisplay, BLINK);
 80028d8:	2204      	movs	r2, #4
 80028da:	4954      	ldr	r1, [pc, #336]	@ (8002a2c <configureSettings+0x2e0>)
 80028dc:	4857      	ldr	r0, [pc, #348]	@ (8002a3c <configureSettings+0x2f0>)
 80028de:	f7ff f9ed 	bl	8001cbc <addBitmapToDisplay>
					addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 80028e2:	2205      	movs	r2, #5
 80028e4:	4951      	ldr	r1, [pc, #324]	@ (8002a2c <configureSettings+0x2e0>)
 80028e6:	4854      	ldr	r0, [pc, #336]	@ (8002a38 <configureSettings+0x2ec>)
 80028e8:	f7ff f9e8 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_DELETE, currentDisplay);
 80028ec:	494f      	ldr	r1, [pc, #316]	@ (8002a2c <configureSettings+0x2e0>)
 80028ee:	4851      	ldr	r0, [pc, #324]	@ (8002a34 <configureSettings+0x2e8>)
 80028f0:	f7ff fa4e 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_ANNIVERSARY, currentDisplay);
 80028f4:	494d      	ldr	r1, [pc, #308]	@ (8002a2c <configureSettings+0x2e0>)
 80028f6:	484e      	ldr	r0, [pc, #312]	@ (8002a30 <configureSettings+0x2e4>)
 80028f8:	f7ff fa4a 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_BIRTHDAY, currentDisplay);
 80028fc:	494b      	ldr	r1, [pc, #300]	@ (8002a2c <configureSettings+0x2e0>)
 80028fe:	4850      	ldr	r0, [pc, #320]	@ (8002a40 <configureSettings+0x2f4>)
 8002900:	f7ff fa46 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_TIME, currentDisplay);
 8002904:	4949      	ldr	r1, [pc, #292]	@ (8002a2c <configureSettings+0x2e0>)
 8002906:	484f      	ldr	r0, [pc, #316]	@ (8002a44 <configureSettings+0x2f8>)
 8002908:	f7ff fa42 	bl	8001d90 <removeBitmapFromDisplay>

					break;
 800290c:	e06a      	b.n	80029e4 <configureSettings+0x298>
				case 0:
					addBitmapToDisplay(MENU_TIME, (LED *) currentDisplay, BLINK);
 800290e:	2204      	movs	r2, #4
 8002910:	4946      	ldr	r1, [pc, #280]	@ (8002a2c <configureSettings+0x2e0>)
 8002912:	484c      	ldr	r0, [pc, #304]	@ (8002a44 <configureSettings+0x2f8>)
 8002914:	f7ff f9d2 	bl	8001cbc <addBitmapToDisplay>
					addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 8002918:	2205      	movs	r2, #5
 800291a:	4944      	ldr	r1, [pc, #272]	@ (8002a2c <configureSettings+0x2e0>)
 800291c:	4846      	ldr	r0, [pc, #280]	@ (8002a38 <configureSettings+0x2ec>)
 800291e:	f7ff f9cd 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_DELETE, currentDisplay);
 8002922:	4942      	ldr	r1, [pc, #264]	@ (8002a2c <configureSettings+0x2e0>)
 8002924:	4843      	ldr	r0, [pc, #268]	@ (8002a34 <configureSettings+0x2e8>)
 8002926:	f7ff fa33 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_COLOR, currentDisplay);
 800292a:	4940      	ldr	r1, [pc, #256]	@ (8002a2c <configureSettings+0x2e0>)
 800292c:	4843      	ldr	r0, [pc, #268]	@ (8002a3c <configureSettings+0x2f0>)
 800292e:	f7ff fa2f 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_BIRTHDAY, currentDisplay);
 8002932:	493e      	ldr	r1, [pc, #248]	@ (8002a2c <configureSettings+0x2e0>)
 8002934:	4842      	ldr	r0, [pc, #264]	@ (8002a40 <configureSettings+0x2f4>)
 8002936:	f7ff fa2b 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_ANNIVERSARY, currentDisplay);
 800293a:	493c      	ldr	r1, [pc, #240]	@ (8002a2c <configureSettings+0x2e0>)
 800293c:	483c      	ldr	r0, [pc, #240]	@ (8002a30 <configureSettings+0x2e4>)
 800293e:	f7ff fa27 	bl	8001d90 <removeBitmapFromDisplay>
					break;
 8002942:	e04f      	b.n	80029e4 <configureSettings+0x298>
				default:
					break;
				}
			} else {
				//delete mode
				uint8_t lowerBound = 2 + isAnniversarySet();
 8002944:	f000 fcd8 	bl	80032f8 <isAnniversarySet>
 8002948:	4603      	mov	r3, r0
 800294a:	3302      	adds	r3, #2
 800294c:	713b      	strb	r3, [r7, #4]
				uint8_t upperBound = 2 + !isBirthdaySet();
 800294e:	f000 fce3 	bl	8003318 <isBirthdaySet>
 8002952:	4603      	mov	r3, r0
 8002954:	f083 0301 	eor.w	r3, r3, #1
 8002958:	b2db      	uxtb	r3, r3
 800295a:	3302      	adds	r3, #2
 800295c:	70fb      	strb	r3, [r7, #3]
				switch(getCounterWithinBounds(lowerBound, upperBound)) {
 800295e:	793b      	ldrb	r3, [r7, #4]
 8002960:	78fa      	ldrb	r2, [r7, #3]
 8002962:	4611      	mov	r1, r2
 8002964:	4618      	mov	r0, r3
 8002966:	f000 f9df 	bl	8002d28 <getCounterWithinBounds>
 800296a:	4603      	mov	r3, r0
 800296c:	2b02      	cmp	r3, #2
 800296e:	d01d      	beq.n	80029ac <configureSettings+0x260>
 8002970:	2b03      	cmp	r3, #3
 8002972:	f040 814f 	bne.w	8002c14 <configureSettings+0x4c8>
				case 3: //0 anniversary
					addBitmapToDisplay(MENU_ANNIVERSARY, (LED *) currentDisplay, BLINK);
 8002976:	2204      	movs	r2, #4
 8002978:	492c      	ldr	r1, [pc, #176]	@ (8002a2c <configureSettings+0x2e0>)
 800297a:	482d      	ldr	r0, [pc, #180]	@ (8002a30 <configureSettings+0x2e4>)
 800297c:	f7ff f99e 	bl	8001cbc <addBitmapToDisplay>
					addBitmapToDisplay(MENU_DELETE, (LED *) currentDisplay, CONSTANT);
 8002980:	2205      	movs	r2, #5
 8002982:	492a      	ldr	r1, [pc, #168]	@ (8002a2c <configureSettings+0x2e0>)
 8002984:	482b      	ldr	r0, [pc, #172]	@ (8002a34 <configureSettings+0x2e8>)
 8002986:	f7ff f999 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_SET, currentDisplay);
 800298a:	4928      	ldr	r1, [pc, #160]	@ (8002a2c <configureSettings+0x2e0>)
 800298c:	482a      	ldr	r0, [pc, #168]	@ (8002a38 <configureSettings+0x2ec>)
 800298e:	f7ff f9ff 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_COLOR, currentDisplay);
 8002992:	4926      	ldr	r1, [pc, #152]	@ (8002a2c <configureSettings+0x2e0>)
 8002994:	4829      	ldr	r0, [pc, #164]	@ (8002a3c <configureSettings+0x2f0>)
 8002996:	f7ff f9fb 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_BIRTHDAY, currentDisplay);
 800299a:	4924      	ldr	r1, [pc, #144]	@ (8002a2c <configureSettings+0x2e0>)
 800299c:	4828      	ldr	r0, [pc, #160]	@ (8002a40 <configureSettings+0x2f4>)
 800299e:	f7ff f9f7 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_TIME, currentDisplay);
 80029a2:	4922      	ldr	r1, [pc, #136]	@ (8002a2c <configureSettings+0x2e0>)
 80029a4:	4827      	ldr	r0, [pc, #156]	@ (8002a44 <configureSettings+0x2f8>)
 80029a6:	f7ff f9f3 	bl	8001d90 <removeBitmapFromDisplay>
					break;
 80029aa:	e01b      	b.n	80029e4 <configureSettings+0x298>
				case 2:
					addBitmapToDisplay(MENU_BIRTHDAY, (LED *) currentDisplay, BLINK);
 80029ac:	2204      	movs	r2, #4
 80029ae:	491f      	ldr	r1, [pc, #124]	@ (8002a2c <configureSettings+0x2e0>)
 80029b0:	4823      	ldr	r0, [pc, #140]	@ (8002a40 <configureSettings+0x2f4>)
 80029b2:	f7ff f983 	bl	8001cbc <addBitmapToDisplay>
					addBitmapToDisplay(MENU_DELETE, (LED *) currentDisplay, CONSTANT);
 80029b6:	2205      	movs	r2, #5
 80029b8:	491c      	ldr	r1, [pc, #112]	@ (8002a2c <configureSettings+0x2e0>)
 80029ba:	481e      	ldr	r0, [pc, #120]	@ (8002a34 <configureSettings+0x2e8>)
 80029bc:	f7ff f97e 	bl	8001cbc <addBitmapToDisplay>
					removeBitmapFromDisplay(MENU_SET, currentDisplay);
 80029c0:	491a      	ldr	r1, [pc, #104]	@ (8002a2c <configureSettings+0x2e0>)
 80029c2:	481d      	ldr	r0, [pc, #116]	@ (8002a38 <configureSettings+0x2ec>)
 80029c4:	f7ff f9e4 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_COLOR, currentDisplay);
 80029c8:	4918      	ldr	r1, [pc, #96]	@ (8002a2c <configureSettings+0x2e0>)
 80029ca:	481c      	ldr	r0, [pc, #112]	@ (8002a3c <configureSettings+0x2f0>)
 80029cc:	f7ff f9e0 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_ANNIVERSARY, currentDisplay);
 80029d0:	4916      	ldr	r1, [pc, #88]	@ (8002a2c <configureSettings+0x2e0>)
 80029d2:	4817      	ldr	r0, [pc, #92]	@ (8002a30 <configureSettings+0x2e4>)
 80029d4:	f7ff f9dc 	bl	8001d90 <removeBitmapFromDisplay>
					removeBitmapFromDisplay(MENU_TIME, currentDisplay);
 80029d8:	4914      	ldr	r1, [pc, #80]	@ (8002a2c <configureSettings+0x2e0>)
 80029da:	481a      	ldr	r0, [pc, #104]	@ (8002a44 <configureSettings+0x2f8>)
 80029dc:	f7ff f9d8 	bl	8001d90 <removeBitmapFromDisplay>
					break;
 80029e0:	e000      	b.n	80029e4 <configureSettings+0x298>
					break;
 80029e2:	bf00      	nop
				}
			}
			break;
 80029e4:	e116      	b.n	8002c14 <configureSettings+0x4c8>
		case SET_HOURS:
			addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 80029e6:	2205      	movs	r2, #5
 80029e8:	4910      	ldr	r1, [pc, #64]	@ (8002a2c <configureSettings+0x2e0>)
 80029ea:	4813      	ldr	r0, [pc, #76]	@ (8002a38 <configureSettings+0x2ec>)
 80029ec:	f7ff f966 	bl	8001cbc <addBitmapToDisplay>
			addBitmapToDisplay(MENU_TIME, (LED *) currentDisplay, CONSTANT);
 80029f0:	2205      	movs	r2, #5
 80029f2:	490e      	ldr	r1, [pc, #56]	@ (8002a2c <configureSettings+0x2e0>)
 80029f4:	4813      	ldr	r0, [pc, #76]	@ (8002a44 <configureSettings+0x2f8>)
 80029f6:	f7ff f961 	bl	8001cbc <addBitmapToDisplay>
			setDisplayString("%02d%02d", getCounterWithinBounds(0, 23), getTime()->Minutes);
 80029fa:	2117      	movs	r1, #23
 80029fc:	2000      	movs	r0, #0
 80029fe:	f000 f993 	bl	8002d28 <getCounterWithinBounds>
 8002a02:	4604      	mov	r4, r0
 8002a04:	f000 f9ea 	bl	8002ddc <getTime>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	785b      	ldrb	r3, [r3, #1]
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	4621      	mov	r1, r4
 8002a10:	4810      	ldr	r0, [pc, #64]	@ (8002a54 <configureSettings+0x308>)
 8002a12:	f000 fb55 	bl	80030c0 <setDisplayString>
		    getTime()->Hours = (uint8_t) getCounterWithinBounds(0, 23);
 8002a16:	2117      	movs	r1, #23
 8002a18:	2000      	movs	r0, #0
 8002a1a:	f000 f985 	bl	8002d28 <getCounterWithinBounds>
 8002a1e:	4604      	mov	r4, r0
 8002a20:	f000 f9dc 	bl	8002ddc <getTime>
 8002a24:	4603      	mov	r3, r0
 8002a26:	b2e2      	uxtb	r2, r4
 8002a28:	701a      	strb	r2, [r3, #0]
			break;
 8002a2a:	e0f4      	b.n	8002c16 <configureSettings+0x4ca>
 8002a2c:	20002044 	.word	0x20002044
 8002a30:	08008c5a 	.word	0x08008c5a
 8002a34:	08008bf2 	.word	0x08008bf2
 8002a38:	08008bd8 	.word	0x08008bd8
 8002a3c:	08008c26 	.word	0x08008c26
 8002a40:	08008c40 	.word	0x08008c40
 8002a44:	08008c0c 	.word	0x08008c0c
 8002a48:	0800873c 	.word	0x0800873c
 8002a4c:	08008740 	.word	0x08008740
 8002a50:	08008744 	.word	0x08008744
 8002a54:	08008748 	.word	0x08008748
		case SET_MINUTES:
			addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 8002a58:	2205      	movs	r2, #5
 8002a5a:	4971      	ldr	r1, [pc, #452]	@ (8002c20 <configureSettings+0x4d4>)
 8002a5c:	4871      	ldr	r0, [pc, #452]	@ (8002c24 <configureSettings+0x4d8>)
 8002a5e:	f7ff f92d 	bl	8001cbc <addBitmapToDisplay>
			addBitmapToDisplay(MENU_TIME, (LED *) currentDisplay, CONSTANT);
 8002a62:	2205      	movs	r2, #5
 8002a64:	496e      	ldr	r1, [pc, #440]	@ (8002c20 <configureSettings+0x4d4>)
 8002a66:	4870      	ldr	r0, [pc, #448]	@ (8002c28 <configureSettings+0x4dc>)
 8002a68:	f7ff f928 	bl	8001cbc <addBitmapToDisplay>
			setDisplayString("%02d%02d", getTime()->Hours, getCounterWithinBounds(0, 59));
 8002a6c:	f000 f9b6 	bl	8002ddc <getTime>
 8002a70:	4603      	mov	r3, r0
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	461c      	mov	r4, r3
 8002a76:	213b      	movs	r1, #59	@ 0x3b
 8002a78:	2000      	movs	r0, #0
 8002a7a:	f000 f955 	bl	8002d28 <getCounterWithinBounds>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	461a      	mov	r2, r3
 8002a82:	4621      	mov	r1, r4
 8002a84:	4869      	ldr	r0, [pc, #420]	@ (8002c2c <configureSettings+0x4e0>)
 8002a86:	f000 fb1b 	bl	80030c0 <setDisplayString>
		    getTime()->Minutes = (uint8_t) getCounterWithinBounds(0, 59);
 8002a8a:	213b      	movs	r1, #59	@ 0x3b
 8002a8c:	2000      	movs	r0, #0
 8002a8e:	f000 f94b 	bl	8002d28 <getCounterWithinBounds>
 8002a92:	4604      	mov	r4, r0
 8002a94:	f000 f9a2 	bl	8002ddc <getTime>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	b2e2      	uxtb	r2, r4
 8002a9c:	705a      	strb	r2, [r3, #1]
			break;
 8002a9e:	e0ba      	b.n	8002c16 <configureSettings+0x4ca>
		case SET_MONTH:
			addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 8002aa0:	2205      	movs	r2, #5
 8002aa2:	495f      	ldr	r1, [pc, #380]	@ (8002c20 <configureSettings+0x4d4>)
 8002aa4:	485f      	ldr	r0, [pc, #380]	@ (8002c24 <configureSettings+0x4d8>)
 8002aa6:	f7ff f909 	bl	8001cbc <addBitmapToDisplay>
			addBitmapToDisplay(MENU_TIME, (LED *) currentDisplay, CONSTANT);
 8002aaa:	2205      	movs	r2, #5
 8002aac:	495c      	ldr	r1, [pc, #368]	@ (8002c20 <configureSettings+0x4d4>)
 8002aae:	485e      	ldr	r0, [pc, #376]	@ (8002c28 <configureSettings+0x4dc>)
 8002ab0:	f7ff f904 	bl	8001cbc <addBitmapToDisplay>
			getCounterWithinBounds(0, 12);
 8002ab4:	210c      	movs	r1, #12
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	f000 f936 	bl	8002d28 <getCounterWithinBounds>
			setDisplayString("%02d%02d", getCounterWithinBounds(1, 12), getDate(getDateState())->Date);
 8002abc:	210c      	movs	r1, #12
 8002abe:	2001      	movs	r0, #1
 8002ac0:	f000 f932 	bl	8002d28 <getCounterWithinBounds>
 8002ac4:	4604      	mov	r4, r0
 8002ac6:	f000 faad 	bl	8003024 <getDateState>
 8002aca:	4603      	mov	r3, r0
 8002acc:	4618      	mov	r0, r3
 8002ace:	f000 f98f 	bl	8002df0 <getDate>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	789b      	ldrb	r3, [r3, #2]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	4621      	mov	r1, r4
 8002ada:	4854      	ldr	r0, [pc, #336]	@ (8002c2c <configureSettings+0x4e0>)
 8002adc:	f000 faf0 	bl	80030c0 <setDisplayString>
		    getDate(getDateState())->Month = (uint8_t) getCounterWithinBounds(0, 12);
 8002ae0:	210c      	movs	r1, #12
 8002ae2:	2000      	movs	r0, #0
 8002ae4:	f000 f920 	bl	8002d28 <getCounterWithinBounds>
 8002ae8:	4604      	mov	r4, r0
 8002aea:	f000 fa9b 	bl	8003024 <getDateState>
 8002aee:	4603      	mov	r3, r0
 8002af0:	4618      	mov	r0, r3
 8002af2:	f000 f97d 	bl	8002df0 <getDate>
 8002af6:	4603      	mov	r3, r0
 8002af8:	b2e2      	uxtb	r2, r4
 8002afa:	705a      	strb	r2, [r3, #1]
			break;
 8002afc:	e08b      	b.n	8002c16 <configureSettings+0x4ca>
		case SET_DAY:;
		    uint8_t maxDay;
		    uint8_t selectedMonth = getDate(getDateState())->Month;
 8002afe:	f000 fa91 	bl	8003024 <getDateState>
 8002b02:	4603      	mov	r3, r0
 8002b04:	4618      	mov	r0, r3
 8002b06:	f000 f973 	bl	8002df0 <getDate>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	785b      	ldrb	r3, [r3, #1]
 8002b0e:	717b      	strb	r3, [r7, #5]

		    if(selectedMonth == 2) {
 8002b10:	797b      	ldrb	r3, [r7, #5]
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d102      	bne.n	8002b1c <configureSettings+0x3d0>
		    	maxDay = 29;
 8002b16:	231d      	movs	r3, #29
 8002b18:	71bb      	strb	r3, [r7, #6]
 8002b1a:	e010      	b.n	8002b3e <configureSettings+0x3f2>
		    } else if(selectedMonth == 4 || selectedMonth == 6 || selectedMonth == 9 || selectedMonth == 11) {
 8002b1c:	797b      	ldrb	r3, [r7, #5]
 8002b1e:	2b04      	cmp	r3, #4
 8002b20:	d008      	beq.n	8002b34 <configureSettings+0x3e8>
 8002b22:	797b      	ldrb	r3, [r7, #5]
 8002b24:	2b06      	cmp	r3, #6
 8002b26:	d005      	beq.n	8002b34 <configureSettings+0x3e8>
 8002b28:	797b      	ldrb	r3, [r7, #5]
 8002b2a:	2b09      	cmp	r3, #9
 8002b2c:	d002      	beq.n	8002b34 <configureSettings+0x3e8>
 8002b2e:	797b      	ldrb	r3, [r7, #5]
 8002b30:	2b0b      	cmp	r3, #11
 8002b32:	d102      	bne.n	8002b3a <configureSettings+0x3ee>
		        maxDay = 30;
 8002b34:	231e      	movs	r3, #30
 8002b36:	71bb      	strb	r3, [r7, #6]
 8002b38:	e001      	b.n	8002b3e <configureSettings+0x3f2>
		    } else {
		        maxDay = 31;
 8002b3a:	231f      	movs	r3, #31
 8002b3c:	71bb      	strb	r3, [r7, #6]
		    }

			setDisplayString("%02d%02d", getDate(getDateState())->Month, getCounterWithinBounds(1, maxDay));
 8002b3e:	f000 fa71 	bl	8003024 <getDateState>
 8002b42:	4603      	mov	r3, r0
 8002b44:	4618      	mov	r0, r3
 8002b46:	f000 f953 	bl	8002df0 <getDate>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	785b      	ldrb	r3, [r3, #1]
 8002b4e:	461c      	mov	r4, r3
 8002b50:	79bb      	ldrb	r3, [r7, #6]
 8002b52:	4619      	mov	r1, r3
 8002b54:	2001      	movs	r0, #1
 8002b56:	f000 f8e7 	bl	8002d28 <getCounterWithinBounds>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4621      	mov	r1, r4
 8002b60:	4832      	ldr	r0, [pc, #200]	@ (8002c2c <configureSettings+0x4e0>)
 8002b62:	f000 faad 	bl	80030c0 <setDisplayString>

		case SET_YEAR:
			setDisplayString("20%02d", getCounterWithinBounds(0, 99));
 8002b66:	2163      	movs	r1, #99	@ 0x63
 8002b68:	2000      	movs	r0, #0
 8002b6a:	f000 f8dd 	bl	8002d28 <getCounterWithinBounds>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	4619      	mov	r1, r3
 8002b72:	482f      	ldr	r0, [pc, #188]	@ (8002c30 <configureSettings+0x4e4>)
 8002b74:	f000 faa4 	bl	80030c0 <setDisplayString>
		    getDate(getDateState())->Year = (uint8_t) getCounterWithinBounds(0, 99);
 8002b78:	2163      	movs	r1, #99	@ 0x63
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	f000 f8d4 	bl	8002d28 <getCounterWithinBounds>
 8002b80:	4604      	mov	r4, r0
 8002b82:	f000 fa4f 	bl	8003024 <getDateState>
 8002b86:	4603      	mov	r3, r0
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f000 f931 	bl	8002df0 <getDate>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	b2e2      	uxtb	r2, r4
 8002b92:	70da      	strb	r2, [r3, #3]
			break;
 8002b94:	e03f      	b.n	8002c16 <configureSettings+0x4ca>
		case SET_COLOR:
			addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 8002b96:	2205      	movs	r2, #5
 8002b98:	4921      	ldr	r1, [pc, #132]	@ (8002c20 <configureSettings+0x4d4>)
 8002b9a:	4822      	ldr	r0, [pc, #136]	@ (8002c24 <configureSettings+0x4d8>)
 8002b9c:	f7ff f88e 	bl	8001cbc <addBitmapToDisplay>
			addBitmapToDisplay(MENU_COLOR, (LED *) currentDisplay, CONSTANT);
 8002ba0:	2205      	movs	r2, #5
 8002ba2:	491f      	ldr	r1, [pc, #124]	@ (8002c20 <configureSettings+0x4d4>)
 8002ba4:	4823      	ldr	r0, [pc, #140]	@ (8002c34 <configureSettings+0x4e8>)
 8002ba6:	f7ff f889 	bl	8001cbc <addBitmapToDisplay>
			setDisplayString("%02d", getCounterWithinBounds(0, 16));
 8002baa:	2110      	movs	r1, #16
 8002bac:	2000      	movs	r0, #0
 8002bae:	f000 f8bb 	bl	8002d28 <getCounterWithinBounds>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4820      	ldr	r0, [pc, #128]	@ (8002c38 <configureSettings+0x4ec>)
 8002bb8:	f000 fa82 	bl	80030c0 <setDisplayString>
			setColorWithPreset(getCounterWithinBounds(0, 16));
 8002bbc:	2110      	movs	r1, #16
 8002bbe:	2000      	movs	r0, #0
 8002bc0:	f000 f8b2 	bl	8002d28 <getCounterWithinBounds>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f000 fa9c 	bl	8003104 <setColorWithPreset>
			updateDisplayColor();
 8002bcc:	f7ff fa56 	bl	800207c <updateDisplayColor>
			break;
 8002bd0:	e021      	b.n	8002c16 <configureSettings+0x4ca>
		case SET_BRIGHTNESS:
			addBitmapToDisplay(MENU_SET, (LED *) currentDisplay, CONSTANT);
 8002bd2:	2205      	movs	r2, #5
 8002bd4:	4912      	ldr	r1, [pc, #72]	@ (8002c20 <configureSettings+0x4d4>)
 8002bd6:	4813      	ldr	r0, [pc, #76]	@ (8002c24 <configureSettings+0x4d8>)
 8002bd8:	f7ff f870 	bl	8001cbc <addBitmapToDisplay>
			addBitmapToDisplay(MENU_COLOR, (LED *) currentDisplay, CONSTANT);
 8002bdc:	2205      	movs	r2, #5
 8002bde:	4910      	ldr	r1, [pc, #64]	@ (8002c20 <configureSettings+0x4d4>)
 8002be0:	4814      	ldr	r0, [pc, #80]	@ (8002c34 <configureSettings+0x4e8>)
 8002be2:	f7ff f86b 	bl	8001cbc <addBitmapToDisplay>
			setDisplayString("%02d", getCounterWithinBounds(1, 100));
 8002be6:	2164      	movs	r1, #100	@ 0x64
 8002be8:	2001      	movs	r0, #1
 8002bea:	f000 f89d 	bl	8002d28 <getCounterWithinBounds>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4811      	ldr	r0, [pc, #68]	@ (8002c38 <configureSettings+0x4ec>)
 8002bf4:	f000 fa64 	bl	80030c0 <setDisplayString>
			setBrightness(getCounterWithinBounds(1, 100));
 8002bf8:	2164      	movs	r1, #100	@ 0x64
 8002bfa:	2001      	movs	r0, #1
 8002bfc:	f000 f894 	bl	8002d28 <getCounterWithinBounds>
 8002c00:	4603      	mov	r3, r0
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	4618      	mov	r0, r3
 8002c06:	f000 fb67 	bl	80032d8 <setBrightness>
			updateDisplayColor();
 8002c0a:	f7ff fa37 	bl	800207c <updateDisplayColor>
			break;
 8002c0e:	e002      	b.n	8002c16 <configureSettings+0x4ca>
		default:
			break;
 8002c10:	bf00      	nop
 8002c12:	e000      	b.n	8002c16 <configureSettings+0x4ca>
			break;
 8002c14:	bf00      	nop
	}


}
 8002c16:	bf00      	nop
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd90      	pop	{r4, r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	20002044 	.word	0x20002044
 8002c24:	08008bd8 	.word	0x08008bd8
 8002c28:	08008c0c 	.word	0x08008c0c
 8002c2c:	08008748 	.word	0x08008748
 8002c30:	08008754 	.word	0x08008754
 8002c34:	08008c26 	.word	0x08008c26
 8002c38:	0800875c 	.word	0x0800875c

08002c3c <clamp>:
RgbColor brightnessColor;
uint8_t colorPreset;

#define UNDERFLOW_TRIGGER 65500

uint32_t clamp(uint32_t value, uint32_t minVal, uint32_t maxVal) {
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]

	if(value > UNDERFLOW_TRIGGER) return minVal;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d901      	bls.n	8002c56 <clamp+0x1a>
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	e00c      	b.n	8002c70 <clamp+0x34>
	if (value < minVal) return minVal;
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d201      	bcs.n	8002c62 <clamp+0x26>
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	e006      	b.n	8002c70 <clamp+0x34>
	if (value > maxVal) return maxVal;
 8002c62:	68fa      	ldr	r2, [r7, #12]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d901      	bls.n	8002c6e <clamp+0x32>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	e000      	b.n	8002c70 <clamp+0x34>
	return value;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3714      	adds	r7, #20
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <setCounterBounds>:

void setCounterBounds(uint32_t _minVal, uint32_t _maxVal) {
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
	minVal = _minVal;
 8002c86:	4a06      	ldr	r2, [pc, #24]	@ (8002ca0 <setCounterBounds+0x24>)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6013      	str	r3, [r2, #0]
	maxVal = _maxVal;
 8002c8c:	4a05      	ldr	r2, [pc, #20]	@ (8002ca4 <setCounterBounds+0x28>)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	6013      	str	r3, [r2, #0]
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	20002324 	.word	0x20002324
 8002ca4:	20000054 	.word	0x20000054

08002ca8 <getDeviceState>:

DeviceState getDeviceState(void) {
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
	return currentState;
 8002cac:	4b03      	ldr	r3, [pc, #12]	@ (8002cbc <getDeviceState+0x14>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	2000230f 	.word	0x2000230f

08002cc0 <setDeviceState>:

void setDeviceState(DeviceState _currentState) {
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	71fb      	strb	r3, [r7, #7]
	currentState = _currentState;
 8002cca:	4a04      	ldr	r2, [pc, #16]	@ (8002cdc <setDeviceState+0x1c>)
 8002ccc:	79fb      	ldrb	r3, [r7, #7]
 8002cce:	7013      	strb	r3, [r2, #0]
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	2000230f 	.word	0x2000230f

08002ce0 <getCounter>:

uint32_t getCounter(void) {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
	setCounter(clamp(__HAL_TIM_GET_COUNTER(&htim3), minVal, maxVal));
 8002ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8002d1c <getCounter+0x3c>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cea:	4a0d      	ldr	r2, [pc, #52]	@ (8002d20 <getCounter+0x40>)
 8002cec:	6811      	ldr	r1, [r2, #0]
 8002cee:	4a0d      	ldr	r2, [pc, #52]	@ (8002d24 <getCounter+0x44>)
 8002cf0:	6812      	ldr	r2, [r2, #0]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f7ff ffa2 	bl	8002c3c <clamp>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f000 f842 	bl	8002d84 <setCounter>
	return clamp(__HAL_TIM_GET_COUNTER(&htim3), minVal, maxVal);
 8002d00:	4b06      	ldr	r3, [pc, #24]	@ (8002d1c <getCounter+0x3c>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d06:	4a06      	ldr	r2, [pc, #24]	@ (8002d20 <getCounter+0x40>)
 8002d08:	6811      	ldr	r1, [r2, #0]
 8002d0a:	4a06      	ldr	r2, [pc, #24]	@ (8002d24 <getCounter+0x44>)
 8002d0c:	6812      	ldr	r2, [r2, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff ff94 	bl	8002c3c <clamp>
 8002d14:	4603      	mov	r3, r0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	20002394 	.word	0x20002394
 8002d20:	20002324 	.word	0x20002324
 8002d24:	20000054 	.word	0x20000054

08002d28 <getCounterWithinBounds>:

uint32_t getCounterWithinBounds(uint32_t _minVal, uint32_t _maxVal) {
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
	minVal = _minVal;
 8002d32:	4a11      	ldr	r2, [pc, #68]	@ (8002d78 <getCounterWithinBounds+0x50>)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6013      	str	r3, [r2, #0]
	maxVal = _maxVal;
 8002d38:	4a10      	ldr	r2, [pc, #64]	@ (8002d7c <getCounterWithinBounds+0x54>)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	6013      	str	r3, [r2, #0]
	setCounter(clamp(__HAL_TIM_GET_COUNTER(&htim3), minVal, maxVal));
 8002d3e:	4b10      	ldr	r3, [pc, #64]	@ (8002d80 <getCounterWithinBounds+0x58>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d44:	4a0c      	ldr	r2, [pc, #48]	@ (8002d78 <getCounterWithinBounds+0x50>)
 8002d46:	6811      	ldr	r1, [r2, #0]
 8002d48:	4a0c      	ldr	r2, [pc, #48]	@ (8002d7c <getCounterWithinBounds+0x54>)
 8002d4a:	6812      	ldr	r2, [r2, #0]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff ff75 	bl	8002c3c <clamp>
 8002d52:	4603      	mov	r3, r0
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 f815 	bl	8002d84 <setCounter>
	return clamp(__HAL_TIM_GET_COUNTER(&htim3), minVal, maxVal);
 8002d5a:	4b09      	ldr	r3, [pc, #36]	@ (8002d80 <getCounterWithinBounds+0x58>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d60:	4a05      	ldr	r2, [pc, #20]	@ (8002d78 <getCounterWithinBounds+0x50>)
 8002d62:	6811      	ldr	r1, [r2, #0]
 8002d64:	4a05      	ldr	r2, [pc, #20]	@ (8002d7c <getCounterWithinBounds+0x54>)
 8002d66:	6812      	ldr	r2, [r2, #0]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff ff67 	bl	8002c3c <clamp>
 8002d6e:	4603      	mov	r3, r0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	20002324 	.word	0x20002324
 8002d7c:	20000054 	.word	0x20000054
 8002d80:	20002394 	.word	0x20002394

08002d84 <setCounter>:

void setCounter(uint32_t _counter) {
 8002d84:	b590      	push	{r4, r7, lr}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
	setCounterBounds(0,-1);
 8002d8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d90:	2000      	movs	r0, #0
 8002d92:	f7ff ff73 	bl	8002c7c <setCounterBounds>
	counter = clamp(_counter, minVal, maxVal);
 8002d96:	4b0d      	ldr	r3, [pc, #52]	@ (8002dcc <setCounter+0x48>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a0d      	ldr	r2, [pc, #52]	@ (8002dd0 <setCounter+0x4c>)
 8002d9c:	6812      	ldr	r2, [r2, #0]
 8002d9e:	4619      	mov	r1, r3
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f7ff ff4b 	bl	8002c3c <clamp>
 8002da6:	4603      	mov	r3, r0
 8002da8:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd4 <setCounter+0x50>)
 8002daa:	6013      	str	r3, [r2, #0]
	__HAL_TIM_SET_COUNTER(&htim3, clamp(_counter, minVal, maxVal));
 8002dac:	4b07      	ldr	r3, [pc, #28]	@ (8002dcc <setCounter+0x48>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a07      	ldr	r2, [pc, #28]	@ (8002dd0 <setCounter+0x4c>)
 8002db2:	6812      	ldr	r2, [r2, #0]
 8002db4:	4908      	ldr	r1, [pc, #32]	@ (8002dd8 <setCounter+0x54>)
 8002db6:	680c      	ldr	r4, [r1, #0]
 8002db8:	4619      	mov	r1, r3
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff ff3e 	bl	8002c3c <clamp>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd90      	pop	{r4, r7, pc}
 8002dcc:	20002324 	.word	0x20002324
 8002dd0:	20000054 	.word	0x20000054
 8002dd4:	20002310 	.word	0x20002310
 8002dd8:	20002394 	.word	0x20002394

08002ddc <getTime>:

uint32_t getSelected(void) {
	return counter;
}

RTC_TimeTypeDef* getTime(void) {
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
	return &sTime;
 8002de0:	4b02      	ldr	r3, [pc, #8]	@ (8002dec <getTime+0x10>)
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	2000243c 	.word	0x2000243c

08002df0 <getDate>:

RTC_DateTypeDef* getDate(DateType type) {
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	4603      	mov	r3, r0
 8002df8:	71fb      	strb	r3, [r7, #7]
	switch(type) {
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d00a      	beq.n	8002e16 <getDate+0x26>
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	dc0a      	bgt.n	8002e1a <getDate+0x2a>
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d002      	beq.n	8002e0e <getDate+0x1e>
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d002      	beq.n	8002e12 <getDate+0x22>
 8002e0c:	e005      	b.n	8002e1a <getDate+0x2a>
		case SYSTEM_DATE:
			return &sDate;
 8002e0e:	4b06      	ldr	r3, [pc, #24]	@ (8002e28 <getDate+0x38>)
 8002e10:	e004      	b.n	8002e1c <getDate+0x2c>
		case ANNIVERSARY_DATE:
			return &aDate;
 8002e12:	4b06      	ldr	r3, [pc, #24]	@ (8002e2c <getDate+0x3c>)
 8002e14:	e002      	b.n	8002e1c <getDate+0x2c>
		case BIRTHDAY_DATE:
			return &bDate;
 8002e16:	4b06      	ldr	r3, [pc, #24]	@ (8002e30 <getDate+0x40>)
 8002e18:	e000      	b.n	8002e1c <getDate+0x2c>
		default:
			return &sDate;
 8002e1a:	4b03      	ldr	r3, [pc, #12]	@ (8002e28 <getDate+0x38>)
	}
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	20000058 	.word	0x20000058
 8002e2c:	2000005c 	.word	0x2000005c
 8002e30:	20000060 	.word	0x20000060

08002e34 <setDate>:

void setDate(RTC_DateTypeDef tDate, DateType type) {
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	70fb      	strb	r3, [r7, #3]
    switch(type) {
 8002e40:	78fb      	ldrb	r3, [r7, #3]
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d014      	beq.n	8002e70 <setDate+0x3c>
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	dc1a      	bgt.n	8002e80 <setDate+0x4c>
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d002      	beq.n	8002e54 <setDate+0x20>
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d006      	beq.n	8002e60 <setDate+0x2c>
        case BIRTHDAY_DATE:
        	tDate.Year = 0;
            bDate = tDate;
            break;
        default:
        	break;
 8002e52:	e015      	b.n	8002e80 <setDate+0x4c>
            sDate = tDate;
 8002e54:	4b0e      	ldr	r3, [pc, #56]	@ (8002e90 <setDate+0x5c>)
 8002e56:	461a      	mov	r2, r3
 8002e58:	1d3b      	adds	r3, r7, #4
 8002e5a:	6818      	ldr	r0, [r3, #0]
 8002e5c:	6010      	str	r0, [r2, #0]
            break;
 8002e5e:	e010      	b.n	8002e82 <setDate+0x4e>
        	tDate.Year = 0;
 8002e60:	2300      	movs	r3, #0
 8002e62:	71fb      	strb	r3, [r7, #7]
            aDate = tDate;
 8002e64:	4b0b      	ldr	r3, [pc, #44]	@ (8002e94 <setDate+0x60>)
 8002e66:	461a      	mov	r2, r3
 8002e68:	1d3b      	adds	r3, r7, #4
 8002e6a:	6818      	ldr	r0, [r3, #0]
 8002e6c:	6010      	str	r0, [r2, #0]
            break;
 8002e6e:	e008      	b.n	8002e82 <setDate+0x4e>
        	tDate.Year = 0;
 8002e70:	2300      	movs	r3, #0
 8002e72:	71fb      	strb	r3, [r7, #7]
            bDate = tDate;
 8002e74:	4b08      	ldr	r3, [pc, #32]	@ (8002e98 <setDate+0x64>)
 8002e76:	461a      	mov	r2, r3
 8002e78:	1d3b      	adds	r3, r7, #4
 8002e7a:	6818      	ldr	r0, [r3, #0]
 8002e7c:	6010      	str	r0, [r2, #0]
            break;
 8002e7e:	e000      	b.n	8002e82 <setDate+0x4e>
        	break;
 8002e80:	bf00      	nop
    }
}
 8002e82:	bf00      	nop
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	20000058 	.word	0x20000058
 8002e94:	2000005c 	.word	0x2000005c
 8002e98:	20000060 	.word	0x20000060
 8002e9c:	00000000 	.word	0x00000000

08002ea0 <getColor>:

void setColor(RgbColor _color) {
	color = _color;
}

RgbColor getColor(void) {
 8002ea0:	b5b0      	push	{r4, r5, r7, lr}
 8002ea2:	b0c2      	sub	sp, #264	@ 0x108
 8002ea4:	af00      	add	r7, sp, #0
	const uint8_t gamma_lut[256] = {
 8002ea6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002eaa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002eae:	4a5a      	ldr	r2, [pc, #360]	@ (8003018 <getColor+0x178>)
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	4611      	mov	r1, r2
 8002eb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002eb8:	461a      	mov	r2, r3
 8002eba:	f004 fc5e 	bl	800777a <memcpy>
	   170, 171, 173, 175, 176, 178, 180, 181, 183, 185, 186, 188, 190, 192, 193, 195,
	   197, 199, 200, 202, 204, 206, 207, 209, 211, 213, 215, 217, 218, 220, 222, 224,
	   226, 228, 230, 232, 233, 235, 237, 239, 241, 243, 245, 247, 249, 251, 253, 255,
	  };

	uint8_t corrected_brightness = gamma_lut[brightness];
 8002ebe:	4b57      	ldr	r3, [pc, #348]	@ (800301c <getColor+0x17c>)
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002ec8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ecc:	5c9b      	ldrb	r3, [r3, r2]
 8002ece:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

	RgbColor _color;

	_color.r = (uint8_t) ((double) gamma_lut[color.r] * (double) ((double) corrected_brightness / (double) 255.0));
 8002ed2:	4b53      	ldr	r3, [pc, #332]	@ (8003020 <getColor+0x180>)
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002edc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ee0:	5c9b      	ldrb	r3, [r3, r2]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7fd fb0e 	bl	8000504 <__aeabi_ui2d>
 8002ee8:	4604      	mov	r4, r0
 8002eea:	460d      	mov	r5, r1
 8002eec:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7fd fb07 	bl	8000504 <__aeabi_ui2d>
 8002ef6:	a346      	add	r3, pc, #280	@ (adr r3, 8003010 <getColor+0x170>)
 8002ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002efc:	f7fd fca6 	bl	800084c <__aeabi_ddiv>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4620      	mov	r0, r4
 8002f06:	4629      	mov	r1, r5
 8002f08:	f7fd fb76 	bl	80005f8 <__aeabi_dmul>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	460b      	mov	r3, r1
 8002f10:	4610      	mov	r0, r2
 8002f12:	4619      	mov	r1, r3
 8002f14:	f7fd fd82 	bl	8000a1c <__aeabi_d2uiz>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	b2da      	uxtb	r2, r3
 8002f1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002f20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002f24:	701a      	strb	r2, [r3, #0]
	_color.g = (uint8_t) ((double) gamma_lut[color.g] * (double) ((double) corrected_brightness / (double) 255.0));
 8002f26:	4b3e      	ldr	r3, [pc, #248]	@ (8003020 <getColor+0x180>)
 8002f28:	785b      	ldrb	r3, [r3, #1]
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002f30:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002f34:	5c9b      	ldrb	r3, [r3, r2]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fd fae4 	bl	8000504 <__aeabi_ui2d>
 8002f3c:	4604      	mov	r4, r0
 8002f3e:	460d      	mov	r5, r1
 8002f40:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7fd fadd 	bl	8000504 <__aeabi_ui2d>
 8002f4a:	a331      	add	r3, pc, #196	@ (adr r3, 8003010 <getColor+0x170>)
 8002f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f50:	f7fd fc7c 	bl	800084c <__aeabi_ddiv>
 8002f54:	4602      	mov	r2, r0
 8002f56:	460b      	mov	r3, r1
 8002f58:	4620      	mov	r0, r4
 8002f5a:	4629      	mov	r1, r5
 8002f5c:	f7fd fb4c 	bl	80005f8 <__aeabi_dmul>
 8002f60:	4602      	mov	r2, r0
 8002f62:	460b      	mov	r3, r1
 8002f64:	4610      	mov	r0, r2
 8002f66:	4619      	mov	r1, r3
 8002f68:	f7fd fd58 	bl	8000a1c <__aeabi_d2uiz>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	b2da      	uxtb	r2, r3
 8002f70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002f74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002f78:	705a      	strb	r2, [r3, #1]
	_color.b = (uint8_t) ((double) gamma_lut[color.b] * (double) ((double) corrected_brightness  / (double) 255.0));
 8002f7a:	4b29      	ldr	r3, [pc, #164]	@ (8003020 <getColor+0x180>)
 8002f7c:	789b      	ldrb	r3, [r3, #2]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002f84:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002f88:	5c9b      	ldrb	r3, [r3, r2]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7fd faba 	bl	8000504 <__aeabi_ui2d>
 8002f90:	4604      	mov	r4, r0
 8002f92:	460d      	mov	r5, r1
 8002f94:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fd fab3 	bl	8000504 <__aeabi_ui2d>
 8002f9e:	a31c      	add	r3, pc, #112	@ (adr r3, 8003010 <getColor+0x170>)
 8002fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa4:	f7fd fc52 	bl	800084c <__aeabi_ddiv>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	460b      	mov	r3, r1
 8002fac:	4620      	mov	r0, r4
 8002fae:	4629      	mov	r1, r5
 8002fb0:	f7fd fb22 	bl	80005f8 <__aeabi_dmul>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	4610      	mov	r0, r2
 8002fba:	4619      	mov	r1, r3
 8002fbc:	f7fd fd2e 	bl	8000a1c <__aeabi_d2uiz>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002fc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002fcc:	709a      	strb	r2, [r3, #2]

	return _color;
 8002fce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002fd2:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8002fd6:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8002fda:	6812      	ldr	r2, [r2, #0]
 8002fdc:	4611      	mov	r1, r2
 8002fde:	8019      	strh	r1, [r3, #0]
 8002fe0:	3302      	adds	r3, #2
 8002fe2:	0c12      	lsrs	r2, r2, #16
 8002fe4:	701a      	strb	r2, [r3, #0]
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	f897 2104 	ldrb.w	r2, [r7, #260]	@ 0x104
 8002fec:	f362 0307 	bfi	r3, r2, #0, #8
 8002ff0:	f897 2105 	ldrb.w	r2, [r7, #261]	@ 0x105
 8002ff4:	f362 230f 	bfi	r3, r2, #8, #8
 8002ff8:	f897 2106 	ldrb.w	r2, [r7, #262]	@ 0x106
 8002ffc:	f362 4317 	bfi	r3, r2, #16, #8
}
 8003000:	4618      	mov	r0, r3
 8003002:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8003006:	46bd      	mov	sp, r7
 8003008:	bdb0      	pop	{r4, r5, r7, pc}
 800300a:	bf00      	nop
 800300c:	f3af 8000 	nop.w
 8003010:	00000000 	.word	0x00000000
 8003014:	406fe000 	.word	0x406fe000
 8003018:	08008764 	.word	0x08008764
 800301c:	20000052 	.word	0x20000052
 8003020:	20002314 	.word	0x20002314

08003024 <getDateState>:

DateType getDateState(void) {
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
	return dateState;
 8003028:	4b03      	ldr	r3, [pc, #12]	@ (8003038 <getDateState+0x14>)
 800302a:	781b      	ldrb	r3, [r3, #0]
}
 800302c:	4618      	mov	r0, r3
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	20002317 	.word	0x20002317

0800303c <setDateState>:

void setDateState(DateType _dateState) {
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	71fb      	strb	r3, [r7, #7]
	dateState = _dateState;
 8003046:	4a04      	ldr	r2, [pc, #16]	@ (8003058 <setDateState+0x1c>)
 8003048:	79fb      	ldrb	r3, [r7, #7]
 800304a:	7013      	strb	r3, [r2, #0]
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr
 8003058:	20002317 	.word	0x20002317

0800305c <getBrightness>:

uint8_t getBrightness(void) {
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
	return brightness;
 8003060:	4b03      	ldr	r3, [pc, #12]	@ (8003070 <getBrightness+0x14>)
 8003062:	781b      	ldrb	r3, [r3, #0]
}
 8003064:	4618      	mov	r0, r3
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	20000052 	.word	0x20000052

08003074 <setMode>:

void setMode(Mode _mode) {
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	4603      	mov	r3, r0
 800307c:	71fb      	strb	r3, [r7, #7]
	mode = _mode;
 800307e:	4a04      	ldr	r2, [pc, #16]	@ (8003090 <setMode+0x1c>)
 8003080:	79fb      	ldrb	r3, [r7, #7]
 8003082:	7013      	strb	r3, [r2, #0]
}
 8003084:	bf00      	nop
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	20000051 	.word	0x20000051

08003094 <getMode>:

Mode getMode(void) {
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
	return mode;
 8003098:	4b03      	ldr	r3, [pc, #12]	@ (80030a8 <getMode+0x14>)
 800309a:	781b      	ldrb	r3, [r3, #0]
}
 800309c:	4618      	mov	r0, r3
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	20000051 	.word	0x20000051

080030ac <getDisplayString>:

char *getDisplayString(void) {
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
	return (char *) displayStr;
 80030b0:	4b02      	ldr	r3, [pc, #8]	@ (80030bc <getDisplayString+0x10>)
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	20002318 	.word	0x20002318

080030c0 <setDisplayString>:

void setDisplayString(const char *format, ...) {
 80030c0:	b40f      	push	{r0, r1, r2, r3}
 80030c2:	b580      	push	{r7, lr}
 80030c4:	b082      	sub	sp, #8
 80030c6:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 80030c8:	f107 0314 	add.w	r3, r7, #20
 80030cc:	607b      	str	r3, [r7, #4]
    vsnprintf(displayStr, MAX_STRING_LENGTH, format, args);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	693a      	ldr	r2, [r7, #16]
 80030d2:	210a      	movs	r1, #10
 80030d4:	4804      	ldr	r0, [pc, #16]	@ (80030e8 <setDisplayString+0x28>)
 80030d6:	f004 fab3 	bl	8007640 <vsniprintf>
    va_end(args);
}
 80030da:	bf00      	nop
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80030e4:	b004      	add	sp, #16
 80030e6:	4770      	bx	lr
 80030e8:	20002318 	.word	0x20002318

080030ec <getColorPreset>:

uint8_t getColorPreset(void) {
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
	return colorPreset;
 80030f0:	4b03      	ldr	r3, [pc, #12]	@ (8003100 <getColorPreset+0x14>)
 80030f2:	781b      	ldrb	r3, [r3, #0]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	20002328 	.word	0x20002328

08003104 <setColorWithPreset>:

void setColorWithPreset(uint32_t _preset) {
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
	colorPreset = _preset;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	b2da      	uxtb	r2, r3
 8003110:	4b6e      	ldr	r3, [pc, #440]	@ (80032cc <setColorWithPreset+0x1c8>)
 8003112:	701a      	strb	r2, [r3, #0]
    switch (colorPreset) {
 8003114:	4b6d      	ldr	r3, [pc, #436]	@ (80032cc <setColorWithPreset+0x1c8>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	3b01      	subs	r3, #1
 800311a:	2b0f      	cmp	r3, #15
 800311c:	f200 80c4 	bhi.w	80032a8 <setColorWithPreset+0x1a4>
 8003120:	a201      	add	r2, pc, #4	@ (adr r2, 8003128 <setColorWithPreset+0x24>)
 8003122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003126:	bf00      	nop
 8003128:	08003169 	.word	0x08003169
 800312c:	0800317d 	.word	0x0800317d
 8003130:	08003191 	.word	0x08003191
 8003134:	080031a5 	.word	0x080031a5
 8003138:	080031b9 	.word	0x080031b9
 800313c:	080031cd 	.word	0x080031cd
 8003140:	080031e1 	.word	0x080031e1
 8003144:	080031f5 	.word	0x080031f5
 8003148:	08003209 	.word	0x08003209
 800314c:	0800321d 	.word	0x0800321d
 8003150:	08003231 	.word	0x08003231
 8003154:	08003245 	.word	0x08003245
 8003158:	08003259 	.word	0x08003259
 800315c:	0800326d 	.word	0x0800326d
 8003160:	08003281 	.word	0x08003281
 8003164:	08003295 	.word	0x08003295
        case 1:
            color.r = 255; // r
 8003168:	4b59      	ldr	r3, [pc, #356]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800316a:	22ff      	movs	r2, #255	@ 0xff
 800316c:	701a      	strb	r2, [r3, #0]
            color.g = 0;
 800316e:	4b58      	ldr	r3, [pc, #352]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003170:	2200      	movs	r2, #0
 8003172:	705a      	strb	r2, [r3, #1]
            color.b = 0;
 8003174:	4b56      	ldr	r3, [pc, #344]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003176:	2200      	movs	r2, #0
 8003178:	709a      	strb	r2, [r3, #2]
            break;
 800317a:	e09e      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 2:
            color.r = 255; // Orange
 800317c:	4b54      	ldr	r3, [pc, #336]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800317e:	22ff      	movs	r2, #255	@ 0xff
 8003180:	701a      	strb	r2, [r3, #0]
            color.g = 165;
 8003182:	4b53      	ldr	r3, [pc, #332]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003184:	22a5      	movs	r2, #165	@ 0xa5
 8003186:	705a      	strb	r2, [r3, #1]
            color.b = 0;
 8003188:	4b51      	ldr	r3, [pc, #324]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800318a:	2200      	movs	r2, #0
 800318c:	709a      	strb	r2, [r3, #2]
            break;
 800318e:	e094      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 3:
            color.r = 255; // Yellow
 8003190:	4b4f      	ldr	r3, [pc, #316]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003192:	22ff      	movs	r2, #255	@ 0xff
 8003194:	701a      	strb	r2, [r3, #0]
            color.g = 255;
 8003196:	4b4e      	ldr	r3, [pc, #312]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003198:	22ff      	movs	r2, #255	@ 0xff
 800319a:	705a      	strb	r2, [r3, #1]
            color.b = 0;
 800319c:	4b4c      	ldr	r3, [pc, #304]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800319e:	2200      	movs	r2, #0
 80031a0:	709a      	strb	r2, [r3, #2]
            break;
 80031a2:	e08a      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 4:
            color.r = 0; // g
 80031a4:	4b4a      	ldr	r3, [pc, #296]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	701a      	strb	r2, [r3, #0]
            color.g = 255;
 80031aa:	4b49      	ldr	r3, [pc, #292]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031ac:	22ff      	movs	r2, #255	@ 0xff
 80031ae:	705a      	strb	r2, [r3, #1]
            color.b = 0;
 80031b0:	4b47      	ldr	r3, [pc, #284]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	709a      	strb	r2, [r3, #2]
            break;
 80031b6:	e080      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 5:
            color.r = 0; // b
 80031b8:	4b45      	ldr	r3, [pc, #276]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	701a      	strb	r2, [r3, #0]
            color.g = 0;
 80031be:	4b44      	ldr	r3, [pc, #272]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	705a      	strb	r2, [r3, #1]
            color.b = 255;
 80031c4:	4b42      	ldr	r3, [pc, #264]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031c6:	22ff      	movs	r2, #255	@ 0xff
 80031c8:	709a      	strb	r2, [r3, #2]
            break;
 80031ca:	e076      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 6:
            color.r = 75; // Indigo
 80031cc:	4b40      	ldr	r3, [pc, #256]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031ce:	224b      	movs	r2, #75	@ 0x4b
 80031d0:	701a      	strb	r2, [r3, #0]
            color.g = 0;
 80031d2:	4b3f      	ldr	r3, [pc, #252]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	705a      	strb	r2, [r3, #1]
            color.b = 130;
 80031d8:	4b3d      	ldr	r3, [pc, #244]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031da:	2282      	movs	r2, #130	@ 0x82
 80031dc:	709a      	strb	r2, [r3, #2]
            break;
 80031de:	e06c      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 7:
            color.r = 128; // Violet
 80031e0:	4b3b      	ldr	r3, [pc, #236]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031e2:	2280      	movs	r2, #128	@ 0x80
 80031e4:	701a      	strb	r2, [r3, #0]
            color.g = 0;
 80031e6:	4b3a      	ldr	r3, [pc, #232]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	705a      	strb	r2, [r3, #1]
            color.b = 128;
 80031ec:	4b38      	ldr	r3, [pc, #224]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031ee:	2280      	movs	r2, #128	@ 0x80
 80031f0:	709a      	strb	r2, [r3, #2]
            break;
 80031f2:	e062      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 8:
            color.r = 255; // r-Orange
 80031f4:	4b36      	ldr	r3, [pc, #216]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031f6:	22ff      	movs	r2, #255	@ 0xff
 80031f8:	701a      	strb	r2, [r3, #0]
            color.g = 69;
 80031fa:	4b35      	ldr	r3, [pc, #212]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80031fc:	2245      	movs	r2, #69	@ 0x45
 80031fe:	705a      	strb	r2, [r3, #1]
            color.b = 0;
 8003200:	4b33      	ldr	r3, [pc, #204]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003202:	2200      	movs	r2, #0
 8003204:	709a      	strb	r2, [r3, #2]
            break;
 8003206:	e058      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 9:
            color.r = 255; // Orange-Yellow
 8003208:	4b31      	ldr	r3, [pc, #196]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800320a:	22ff      	movs	r2, #255	@ 0xff
 800320c:	701a      	strb	r2, [r3, #0]
            color.g = 215;
 800320e:	4b30      	ldr	r3, [pc, #192]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003210:	22d7      	movs	r2, #215	@ 0xd7
 8003212:	705a      	strb	r2, [r3, #1]
            color.b = 0;
 8003214:	4b2e      	ldr	r3, [pc, #184]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003216:	2200      	movs	r2, #0
 8003218:	709a      	strb	r2, [r3, #2]
            break;
 800321a:	e04e      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 10:
            color.r = 154; // Yellow-g
 800321c:	4b2c      	ldr	r3, [pc, #176]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800321e:	229a      	movs	r2, #154	@ 0x9a
 8003220:	701a      	strb	r2, [r3, #0]
            color.g = 205;
 8003222:	4b2b      	ldr	r3, [pc, #172]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003224:	22cd      	movs	r2, #205	@ 0xcd
 8003226:	705a      	strb	r2, [r3, #1]
            color.b = 50;
 8003228:	4b29      	ldr	r3, [pc, #164]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800322a:	2232      	movs	r2, #50	@ 0x32
 800322c:	709a      	strb	r2, [r3, #2]
            break;
 800322e:	e044      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 11:
            color.r = 0; // g-b
 8003230:	4b27      	ldr	r3, [pc, #156]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003232:	2200      	movs	r2, #0
 8003234:	701a      	strb	r2, [r3, #0]
            color.g = 255;
 8003236:	4b26      	ldr	r3, [pc, #152]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003238:	22ff      	movs	r2, #255	@ 0xff
 800323a:	705a      	strb	r2, [r3, #1]
            color.b = 255;
 800323c:	4b24      	ldr	r3, [pc, #144]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800323e:	22ff      	movs	r2, #255	@ 0xff
 8003240:	709a      	strb	r2, [r3, #2]
            break;
 8003242:	e03a      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 12:
            color.r = 138; // b-Indigo
 8003244:	4b22      	ldr	r3, [pc, #136]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003246:	228a      	movs	r2, #138	@ 0x8a
 8003248:	701a      	strb	r2, [r3, #0]
            color.g = 43;
 800324a:	4b21      	ldr	r3, [pc, #132]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800324c:	222b      	movs	r2, #43	@ 0x2b
 800324e:	705a      	strb	r2, [r3, #1]
            color.b = 226;
 8003250:	4b1f      	ldr	r3, [pc, #124]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003252:	22e2      	movs	r2, #226	@ 0xe2
 8003254:	709a      	strb	r2, [r3, #2]
            break;
 8003256:	e030      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 13:
            color.r = 186; // Indigo-Violet
 8003258:	4b1d      	ldr	r3, [pc, #116]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800325a:	22ba      	movs	r2, #186	@ 0xba
 800325c:	701a      	strb	r2, [r3, #0]
            color.g = 85;
 800325e:	4b1c      	ldr	r3, [pc, #112]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003260:	2255      	movs	r2, #85	@ 0x55
 8003262:	705a      	strb	r2, [r3, #1]
            color.b = 211;
 8003264:	4b1a      	ldr	r3, [pc, #104]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003266:	22d3      	movs	r2, #211	@ 0xd3
 8003268:	709a      	strb	r2, [r3, #2]
            break;
 800326a:	e026      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 14:
            color.r = 255; // Violet-r
 800326c:	4b18      	ldr	r3, [pc, #96]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800326e:	22ff      	movs	r2, #255	@ 0xff
 8003270:	701a      	strb	r2, [r3, #0]
            color.g = 0;
 8003272:	4b17      	ldr	r3, [pc, #92]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003274:	2200      	movs	r2, #0
 8003276:	705a      	strb	r2, [r3, #1]
            color.b = 255;
 8003278:	4b15      	ldr	r3, [pc, #84]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800327a:	22ff      	movs	r2, #255	@ 0xff
 800327c:	709a      	strb	r2, [r3, #2]
            break;
 800327e:	e01c      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 15:
            color.r = 255; // Pink
 8003280:	4b13      	ldr	r3, [pc, #76]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003282:	22ff      	movs	r2, #255	@ 0xff
 8003284:	701a      	strb	r2, [r3, #0]
            color.g = 192;
 8003286:	4b12      	ldr	r3, [pc, #72]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003288:	22c0      	movs	r2, #192	@ 0xc0
 800328a:	705a      	strb	r2, [r3, #1]
            color.b = 203;
 800328c:	4b10      	ldr	r3, [pc, #64]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800328e:	22cb      	movs	r2, #203	@ 0xcb
 8003290:	709a      	strb	r2, [r3, #2]
            break;
 8003292:	e012      	b.n	80032ba <setColorWithPreset+0x1b6>
        case 16:
            color.r = 255; // White
 8003294:	4b0e      	ldr	r3, [pc, #56]	@ (80032d0 <setColorWithPreset+0x1cc>)
 8003296:	22ff      	movs	r2, #255	@ 0xff
 8003298:	701a      	strb	r2, [r3, #0]
            color.g = 255;
 800329a:	4b0d      	ldr	r3, [pc, #52]	@ (80032d0 <setColorWithPreset+0x1cc>)
 800329c:	22ff      	movs	r2, #255	@ 0xff
 800329e:	705a      	strb	r2, [r3, #1]
            color.b = 255;
 80032a0:	4b0b      	ldr	r3, [pc, #44]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80032a2:	22ff      	movs	r2, #255	@ 0xff
 80032a4:	709a      	strb	r2, [r3, #2]
            break;
 80032a6:	e008      	b.n	80032ba <setColorWithPreset+0x1b6>
        default:
            color.r = 255; // White for an undefined preset
 80032a8:	4b09      	ldr	r3, [pc, #36]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80032aa:	22ff      	movs	r2, #255	@ 0xff
 80032ac:	701a      	strb	r2, [r3, #0]
            color.g = 255;
 80032ae:	4b08      	ldr	r3, [pc, #32]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80032b0:	22ff      	movs	r2, #255	@ 0xff
 80032b2:	705a      	strb	r2, [r3, #1]
            color.b = 255;
 80032b4:	4b06      	ldr	r3, [pc, #24]	@ (80032d0 <setColorWithPreset+0x1cc>)
 80032b6:	22ff      	movs	r2, #255	@ 0xff
 80032b8:	709a      	strb	r2, [r3, #2]
    }

	updatePwmBuffer((LED *) currentDisplay);
 80032ba:	4806      	ldr	r0, [pc, #24]	@ (80032d4 <setColorWithPreset+0x1d0>)
 80032bc:	f7fe f8c6 	bl	800144c <updatePwmBuffer>
	DMA_Send();
 80032c0:	f7fe f940 	bl	8001544 <DMA_Send>

}
 80032c4:	bf00      	nop
 80032c6:	3708      	adds	r7, #8
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	20002328 	.word	0x20002328
 80032d0:	20002314 	.word	0x20002314
 80032d4:	20002044 	.word	0x20002044

080032d8 <setBrightness>:

void setBrightness(uint8_t _brightness) {
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	4603      	mov	r3, r0
 80032e0:	71fb      	strb	r3, [r7, #7]
	brightness = _brightness;
 80032e2:	4a04      	ldr	r2, [pc, #16]	@ (80032f4 <setBrightness+0x1c>)
 80032e4:	79fb      	ldrb	r3, [r7, #7]
 80032e6:	7013      	strb	r3, [r2, #0]
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	20000052 	.word	0x20000052

080032f8 <isAnniversarySet>:

bool isAnniversarySet(void) {
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
	return !(aDate.Year == 99);
 80032fc:	4b05      	ldr	r3, [pc, #20]	@ (8003314 <isAnniversarySet+0x1c>)
 80032fe:	78db      	ldrb	r3, [r3, #3]
 8003300:	2b63      	cmp	r3, #99	@ 0x63
 8003302:	bf14      	ite	ne
 8003304:	2301      	movne	r3, #1
 8003306:	2300      	moveq	r3, #0
 8003308:	b2db      	uxtb	r3, r3
}
 800330a:	4618      	mov	r0, r3
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr
 8003314:	2000005c 	.word	0x2000005c

08003318 <isBirthdaySet>:

bool isBirthdaySet(void) {
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
	return !(bDate.Year == 99);
 800331c:	4b05      	ldr	r3, [pc, #20]	@ (8003334 <isBirthdaySet+0x1c>)
 800331e:	78db      	ldrb	r3, [r3, #3]
 8003320:	2b63      	cmp	r3, #99	@ 0x63
 8003322:	bf14      	ite	ne
 8003324:	2301      	movne	r3, #1
 8003326:	2300      	moveq	r3, #0
 8003328:	b2db      	uxtb	r3, r3
}
 800332a:	4618      	mov	r0, r3
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr
 8003334:	20000060 	.word	0x20000060

08003338 <deleteAnniversary>:

void deleteAnniversary(void) {
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
	RTC_DateTypeDef tDate = {0, 0, 0, 99};
 800333e:	2300      	movs	r3, #0
 8003340:	713b      	strb	r3, [r7, #4]
 8003342:	2300      	movs	r3, #0
 8003344:	717b      	strb	r3, [r7, #5]
 8003346:	2300      	movs	r3, #0
 8003348:	71bb      	strb	r3, [r7, #6]
 800334a:	2363      	movs	r3, #99	@ 0x63
 800334c:	71fb      	strb	r3, [r7, #7]
	aDate = tDate;
 800334e:	4b05      	ldr	r3, [pc, #20]	@ (8003364 <deleteAnniversary+0x2c>)
 8003350:	461a      	mov	r2, r3
 8003352:	1d3b      	adds	r3, r7, #4
 8003354:	6818      	ldr	r0, [r3, #0]
 8003356:	6010      	str	r0, [r2, #0]
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	2000005c 	.word	0x2000005c

08003368 <deleteBirthday>:

void deleteBirthday(void) {
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
	RTC_DateTypeDef tDate = {0, 0, 0, 99};
 800336e:	2300      	movs	r3, #0
 8003370:	713b      	strb	r3, [r7, #4]
 8003372:	2300      	movs	r3, #0
 8003374:	717b      	strb	r3, [r7, #5]
 8003376:	2300      	movs	r3, #0
 8003378:	71bb      	strb	r3, [r7, #6]
 800337a:	2363      	movs	r3, #99	@ 0x63
 800337c:	71fb      	strb	r3, [r7, #7]
	bDate = tDate;
 800337e:	4b05      	ldr	r3, [pc, #20]	@ (8003394 <deleteBirthday+0x2c>)
 8003380:	461a      	mov	r2, r3
 8003382:	1d3b      	adds	r3, r7, #4
 8003384:	6818      	ldr	r0, [r3, #0]
 8003386:	6010      	str	r0, [r2, #0]
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr
 8003394:	20000060 	.word	0x20000060

08003398 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800339e:	f000 fd4d 	bl	8003e3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80033a2:	f000 f84f 	bl	8003444 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80033a6:	f000 fa25 	bl	80037f4 <MX_GPIO_Init>
  MX_DMA_Init();
 80033aa:	f000 fa03 	bl	80037b4 <MX_DMA_Init>
  MX_TIM1_Init();
 80033ae:	f000 f90d 	bl	80035cc <MX_TIM1_Init>
  MX_TIM3_Init();
 80033b2:	f000 f9ab 	bl	800370c <MX_TIM3_Init>
  MX_RTC_Init();
 80033b6:	f000 f8af 	bl	8003518 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Start the encoder interface
 80033ba:	213c      	movs	r1, #60	@ 0x3c
 80033bc:	481d      	ldr	r0, [pc, #116]	@ (8003434 <main+0x9c>)
 80033be:	f003 f811 	bl	80063e4 <HAL_TIM_Encoder_Start>
  setColorWithPreset(0);
 80033c2:	2000      	movs	r0, #0
 80033c4:	f7ff fe9e 	bl	8003104 <setColorWithPreset>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	if(checkButtonPress()){
 80033c8:	f7fe ffde 	bl	8002388 <checkButtonPress>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <main+0x3e>
		switchState();
 80033d2:	f7fe fffb 	bl	80023cc <switchState>
	}

	// get time and get date must both be called
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80033d6:	2200      	movs	r2, #0
 80033d8:	4917      	ldr	r1, [pc, #92]	@ (8003438 <main+0xa0>)
 80033da:	4818      	ldr	r0, [pc, #96]	@ (800343c <main+0xa4>)
 80033dc:	f002 fa4f 	bl	800587e <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80033e0:	2200      	movs	r2, #0
 80033e2:	4917      	ldr	r1, [pc, #92]	@ (8003440 <main+0xa8>)
 80033e4:	4815      	ldr	r0, [pc, #84]	@ (800343c <main+0xa4>)
 80033e6:	f002 fb2c 	bl	8005a42 <HAL_RTC_GetDate>

	configureSettings();
 80033ea:	f7ff f9af 	bl	800274c <configureSettings>


	Segment_Display(getDisplayString());
 80033ee:	f7ff fe5d 	bl	80030ac <getDisplayString>
 80033f2:	4603      	mov	r3, r0
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7fd fd93 	bl	8000f20 <Segment_Display>



	flicker(sTime);
 80033fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003438 <main+0xa0>)
 80033fc:	691a      	ldr	r2, [r3, #16]
 80033fe:	9200      	str	r2, [sp, #0]
 8003400:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003402:	f7fe f935 	bl	8001670 <flicker>


	rainbow(5);
 8003406:	2005      	movs	r0, #5
 8003408:	f7fe fb5a 	bl	8001ac0 <rainbow>
	twinkle();
 800340c:	f7fe fb8c 	bl	8001b28 <twinkle>
	blink();
 8003410:	f7fe f8c4 	bl	800159c <blink>
	constant();
 8003414:	f7fe f900 	bl	8001618 <constant>
//	if(HAL_GetTick() - lastTick > 1000) {
//		sTime.Minutes = sTime.Minutes + 1;
//		lastTick = HAL_GetTick();
//	}

	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8003418:	2200      	movs	r2, #0
 800341a:	4907      	ldr	r1, [pc, #28]	@ (8003438 <main+0xa0>)
 800341c:	4807      	ldr	r0, [pc, #28]	@ (800343c <main+0xa4>)
 800341e:	f002 f994 	bl	800574a <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8003422:	2200      	movs	r2, #0
 8003424:	4906      	ldr	r1, [pc, #24]	@ (8003440 <main+0xa8>)
 8003426:	4805      	ldr	r0, [pc, #20]	@ (800343c <main+0xa4>)
 8003428:	f002 fa87 	bl	800593a <HAL_RTC_SetDate>

	sendDisplayToDMA();
 800342c:	f7fe fec2 	bl	80021b4 <sendDisplayToDMA>
	if(checkButtonPress()){
 8003430:	e7ca      	b.n	80033c8 <main+0x30>
 8003432:	bf00      	nop
 8003434:	20002394 	.word	0x20002394
 8003438:	2000243c 	.word	0x2000243c
 800343c:	2000232c 	.word	0x2000232c
 8003440:	20000058 	.word	0x20000058

08003444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b094      	sub	sp, #80	@ 0x50
 8003448:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800344a:	f107 0320 	add.w	r3, r7, #32
 800344e:	2230      	movs	r2, #48	@ 0x30
 8003450:	2100      	movs	r1, #0
 8003452:	4618      	mov	r0, r3
 8003454:	f004 f902 	bl	800765c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003458:	f107 030c 	add.w	r3, r7, #12
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	605a      	str	r2, [r3, #4]
 8003462:	609a      	str	r2, [r3, #8]
 8003464:	60da      	str	r2, [r3, #12]
 8003466:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003468:	2300      	movs	r3, #0
 800346a:	60bb      	str	r3, [r7, #8]
 800346c:	4b28      	ldr	r3, [pc, #160]	@ (8003510 <SystemClock_Config+0xcc>)
 800346e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003470:	4a27      	ldr	r2, [pc, #156]	@ (8003510 <SystemClock_Config+0xcc>)
 8003472:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003476:	6413      	str	r3, [r2, #64]	@ 0x40
 8003478:	4b25      	ldr	r3, [pc, #148]	@ (8003510 <SystemClock_Config+0xcc>)
 800347a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003480:	60bb      	str	r3, [r7, #8]
 8003482:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003484:	2300      	movs	r3, #0
 8003486:	607b      	str	r3, [r7, #4]
 8003488:	4b22      	ldr	r3, [pc, #136]	@ (8003514 <SystemClock_Config+0xd0>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a21      	ldr	r2, [pc, #132]	@ (8003514 <SystemClock_Config+0xd0>)
 800348e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	4b1f      	ldr	r3, [pc, #124]	@ (8003514 <SystemClock_Config+0xd0>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800349c:	607b      	str	r3, [r7, #4]
 800349e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80034a0:	2305      	movs	r3, #5
 80034a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80034a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80034aa:	2301      	movs	r3, #1
 80034ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034ae:	2302      	movs	r3, #2
 80034b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80034b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80034b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80034b8:	230c      	movs	r3, #12
 80034ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80034bc:	2348      	movs	r3, #72	@ 0x48
 80034be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80034c0:	2302      	movs	r3, #2
 80034c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80034c4:	2304      	movs	r3, #4
 80034c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034c8:	f107 0320 	add.w	r3, r7, #32
 80034cc:	4618      	mov	r0, r3
 80034ce:	f001 fba5 	bl	8004c1c <HAL_RCC_OscConfig>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80034d8:	f000 fa10 	bl	80038fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034dc:	230f      	movs	r3, #15
 80034de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034e0:	2302      	movs	r3, #2
 80034e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034e4:	2300      	movs	r3, #0
 80034e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034ee:	2300      	movs	r3, #0
 80034f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80034f2:	f107 030c 	add.w	r3, r7, #12
 80034f6:	2102      	movs	r1, #2
 80034f8:	4618      	mov	r0, r3
 80034fa:	f001 fe07 	bl	800510c <HAL_RCC_ClockConfig>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003504:	f000 f9fa 	bl	80038fc <Error_Handler>
  }
}
 8003508:	bf00      	nop
 800350a:	3750      	adds	r7, #80	@ 0x50
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	40023800 	.word	0x40023800
 8003514:	40007000 	.word	0x40007000

08003518 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800351e:	1d3b      	adds	r3, r7, #4
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	609a      	str	r2, [r3, #8]
 8003528:	60da      	str	r2, [r3, #12]
 800352a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800352c:	2300      	movs	r3, #0
 800352e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003530:	4b24      	ldr	r3, [pc, #144]	@ (80035c4 <MX_RTC_Init+0xac>)
 8003532:	4a25      	ldr	r2, [pc, #148]	@ (80035c8 <MX_RTC_Init+0xb0>)
 8003534:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003536:	4b23      	ldr	r3, [pc, #140]	@ (80035c4 <MX_RTC_Init+0xac>)
 8003538:	2200      	movs	r2, #0
 800353a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800353c:	4b21      	ldr	r3, [pc, #132]	@ (80035c4 <MX_RTC_Init+0xac>)
 800353e:	227f      	movs	r2, #127	@ 0x7f
 8003540:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003542:	4b20      	ldr	r3, [pc, #128]	@ (80035c4 <MX_RTC_Init+0xac>)
 8003544:	22ff      	movs	r2, #255	@ 0xff
 8003546:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003548:	4b1e      	ldr	r3, [pc, #120]	@ (80035c4 <MX_RTC_Init+0xac>)
 800354a:	2200      	movs	r2, #0
 800354c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800354e:	4b1d      	ldr	r3, [pc, #116]	@ (80035c4 <MX_RTC_Init+0xac>)
 8003550:	2200      	movs	r2, #0
 8003552:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003554:	4b1b      	ldr	r3, [pc, #108]	@ (80035c4 <MX_RTC_Init+0xac>)
 8003556:	2200      	movs	r2, #0
 8003558:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800355a:	481a      	ldr	r0, [pc, #104]	@ (80035c4 <MX_RTC_Init+0xac>)
 800355c:	f002 f872 	bl	8005644 <HAL_RTC_Init>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8003566:	f000 f9c9 	bl	80038fc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x3;
 800356a:	2303      	movs	r3, #3
 800356c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x59;
 800356e:	2359      	movs	r3, #89	@ 0x59
 8003570:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x50;
 8003572:	2350      	movs	r3, #80	@ 0x50
 8003574:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003576:	2300      	movs	r3, #0
 8003578:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800357a:	2300      	movs	r3, #0
 800357c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800357e:	1d3b      	adds	r3, r7, #4
 8003580:	2201      	movs	r2, #1
 8003582:	4619      	mov	r1, r3
 8003584:	480f      	ldr	r0, [pc, #60]	@ (80035c4 <MX_RTC_Init+0xac>)
 8003586:	f002 f8e0 	bl	800574a <HAL_RTC_SetTime>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8003590:	f000 f9b4 	bl	80038fc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003594:	2301      	movs	r3, #1
 8003596:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8003598:	2301      	movs	r3, #1
 800359a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800359c:	2301      	movs	r3, #1
 800359e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80035a0:	2300      	movs	r3, #0
 80035a2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80035a4:	463b      	mov	r3, r7
 80035a6:	2201      	movs	r2, #1
 80035a8:	4619      	mov	r1, r3
 80035aa:	4806      	ldr	r0, [pc, #24]	@ (80035c4 <MX_RTC_Init+0xac>)
 80035ac:	f002 f9c5 	bl	800593a <HAL_RTC_SetDate>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80035b6:	f000 f9a1 	bl	80038fc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80035ba:	bf00      	nop
 80035bc:	3718      	adds	r7, #24
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	2000232c 	.word	0x2000232c
 80035c8:	40002800 	.word	0x40002800

080035cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b096      	sub	sp, #88	@ 0x58
 80035d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035d2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80035d6:	2200      	movs	r2, #0
 80035d8:	601a      	str	r2, [r3, #0]
 80035da:	605a      	str	r2, [r3, #4]
 80035dc:	609a      	str	r2, [r3, #8]
 80035de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035e0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035ee:	2200      	movs	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]
 80035f2:	605a      	str	r2, [r3, #4]
 80035f4:	609a      	str	r2, [r3, #8]
 80035f6:	60da      	str	r2, [r3, #12]
 80035f8:	611a      	str	r2, [r3, #16]
 80035fa:	615a      	str	r2, [r3, #20]
 80035fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80035fe:	1d3b      	adds	r3, r7, #4
 8003600:	2220      	movs	r2, #32
 8003602:	2100      	movs	r1, #0
 8003604:	4618      	mov	r0, r3
 8003606:	f004 f829 	bl	800765c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800360a:	4b3e      	ldr	r3, [pc, #248]	@ (8003704 <MX_TIM1_Init+0x138>)
 800360c:	4a3e      	ldr	r2, [pc, #248]	@ (8003708 <MX_TIM1_Init+0x13c>)
 800360e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003610:	4b3c      	ldr	r3, [pc, #240]	@ (8003704 <MX_TIM1_Init+0x138>)
 8003612:	2200      	movs	r2, #0
 8003614:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003616:	4b3b      	ldr	r3, [pc, #236]	@ (8003704 <MX_TIM1_Init+0x138>)
 8003618:	2200      	movs	r2, #0
 800361a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90-1;
 800361c:	4b39      	ldr	r3, [pc, #228]	@ (8003704 <MX_TIM1_Init+0x138>)
 800361e:	2259      	movs	r2, #89	@ 0x59
 8003620:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003622:	4b38      	ldr	r3, [pc, #224]	@ (8003704 <MX_TIM1_Init+0x138>)
 8003624:	2200      	movs	r2, #0
 8003626:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003628:	4b36      	ldr	r3, [pc, #216]	@ (8003704 <MX_TIM1_Init+0x138>)
 800362a:	2200      	movs	r2, #0
 800362c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800362e:	4b35      	ldr	r3, [pc, #212]	@ (8003704 <MX_TIM1_Init+0x138>)
 8003630:	2200      	movs	r2, #0
 8003632:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003634:	4833      	ldr	r0, [pc, #204]	@ (8003704 <MX_TIM1_Init+0x138>)
 8003636:	f002 fb11 	bl	8005c5c <HAL_TIM_Base_Init>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8003640:	f000 f95c 	bl	80038fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003644:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003648:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800364a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800364e:	4619      	mov	r1, r3
 8003650:	482c      	ldr	r0, [pc, #176]	@ (8003704 <MX_TIM1_Init+0x138>)
 8003652:	f003 f907 	bl	8006864 <HAL_TIM_ConfigClockSource>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800365c:	f000 f94e 	bl	80038fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003660:	4828      	ldr	r0, [pc, #160]	@ (8003704 <MX_TIM1_Init+0x138>)
 8003662:	f002 fb4a 	bl	8005cfa <HAL_TIM_PWM_Init>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d001      	beq.n	8003670 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800366c:	f000 f946 	bl	80038fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003670:	2300      	movs	r3, #0
 8003672:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003674:	2300      	movs	r3, #0
 8003676:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003678:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800367c:	4619      	mov	r1, r3
 800367e:	4821      	ldr	r0, [pc, #132]	@ (8003704 <MX_TIM1_Init+0x138>)
 8003680:	f003 fd9c 	bl	80071bc <HAL_TIMEx_MasterConfigSynchronization>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800368a:	f000 f937 	bl	80038fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800368e:	2360      	movs	r3, #96	@ 0x60
 8003690:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8003692:	2300      	movs	r3, #0
 8003694:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003696:	2300      	movs	r3, #0
 8003698:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800369a:	2300      	movs	r3, #0
 800369c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800369e:	2300      	movs	r3, #0
 80036a0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80036a2:	2300      	movs	r3, #0
 80036a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80036a6:	2300      	movs	r3, #0
 80036a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036ae:	2200      	movs	r2, #0
 80036b0:	4619      	mov	r1, r3
 80036b2:	4814      	ldr	r0, [pc, #80]	@ (8003704 <MX_TIM1_Init+0x138>)
 80036b4:	f003 f814 	bl	80066e0 <HAL_TIM_PWM_ConfigChannel>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80036be:	f000 f91d 	bl	80038fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80036c2:	2300      	movs	r3, #0
 80036c4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80036c6:	2300      	movs	r3, #0
 80036c8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80036ca:	2300      	movs	r3, #0
 80036cc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80036ce:	2300      	movs	r3, #0
 80036d0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80036d2:	2300      	movs	r3, #0
 80036d4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80036d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036da:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80036dc:	2300      	movs	r3, #0
 80036de:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80036e0:	1d3b      	adds	r3, r7, #4
 80036e2:	4619      	mov	r1, r3
 80036e4:	4807      	ldr	r0, [pc, #28]	@ (8003704 <MX_TIM1_Init+0x138>)
 80036e6:	f003 fdd7 	bl	8007298 <HAL_TIMEx_ConfigBreakDeadTime>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d001      	beq.n	80036f4 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80036f0:	f000 f904 	bl	80038fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80036f4:	4803      	ldr	r0, [pc, #12]	@ (8003704 <MX_TIM1_Init+0x138>)
 80036f6:	f000 fa21 	bl	8003b3c <HAL_TIM_MspPostInit>

}
 80036fa:	bf00      	nop
 80036fc:	3758      	adds	r7, #88	@ 0x58
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	2000234c 	.word	0x2000234c
 8003708:	40010000 	.word	0x40010000

0800370c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b08c      	sub	sp, #48	@ 0x30
 8003710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003712:	f107 030c 	add.w	r3, r7, #12
 8003716:	2224      	movs	r2, #36	@ 0x24
 8003718:	2100      	movs	r1, #0
 800371a:	4618      	mov	r0, r3
 800371c:	f003 ff9e 	bl	800765c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003720:	1d3b      	adds	r3, r7, #4
 8003722:	2200      	movs	r2, #0
 8003724:	601a      	str	r2, [r3, #0]
 8003726:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003728:	4b20      	ldr	r3, [pc, #128]	@ (80037ac <MX_TIM3_Init+0xa0>)
 800372a:	4a21      	ldr	r2, [pc, #132]	@ (80037b0 <MX_TIM3_Init+0xa4>)
 800372c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 800372e:	4b1f      	ldr	r3, [pc, #124]	@ (80037ac <MX_TIM3_Init+0xa0>)
 8003730:	2204      	movs	r2, #4
 8003732:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003734:	4b1d      	ldr	r3, [pc, #116]	@ (80037ac <MX_TIM3_Init+0xa0>)
 8003736:	2200      	movs	r2, #0
 8003738:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800373a:	4b1c      	ldr	r3, [pc, #112]	@ (80037ac <MX_TIM3_Init+0xa0>)
 800373c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003740:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003742:	4b1a      	ldr	r3, [pc, #104]	@ (80037ac <MX_TIM3_Init+0xa0>)
 8003744:	2200      	movs	r2, #0
 8003746:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003748:	4b18      	ldr	r3, [pc, #96]	@ (80037ac <MX_TIM3_Init+0xa0>)
 800374a:	2200      	movs	r2, #0
 800374c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800374e:	2303      	movs	r3, #3
 8003750:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8003752:	2302      	movs	r3, #2
 8003754:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003756:	2301      	movs	r3, #1
 8003758:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800375a:	2300      	movs	r3, #0
 800375c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800375e:	2300      	movs	r3, #0
 8003760:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8003762:	2302      	movs	r3, #2
 8003764:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003766:	2301      	movs	r3, #1
 8003768:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800376a:	2300      	movs	r3, #0
 800376c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800376e:	2300      	movs	r3, #0
 8003770:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003772:	f107 030c 	add.w	r3, r7, #12
 8003776:	4619      	mov	r1, r3
 8003778:	480c      	ldr	r0, [pc, #48]	@ (80037ac <MX_TIM3_Init+0xa0>)
 800377a:	f002 fd8d 	bl	8006298 <HAL_TIM_Encoder_Init>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003784:	f000 f8ba 	bl	80038fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003788:	2300      	movs	r3, #0
 800378a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800378c:	2300      	movs	r3, #0
 800378e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003790:	1d3b      	adds	r3, r7, #4
 8003792:	4619      	mov	r1, r3
 8003794:	4805      	ldr	r0, [pc, #20]	@ (80037ac <MX_TIM3_Init+0xa0>)
 8003796:	f003 fd11 	bl	80071bc <HAL_TIMEx_MasterConfigSynchronization>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d001      	beq.n	80037a4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80037a0:	f000 f8ac 	bl	80038fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80037a4:	bf00      	nop
 80037a6:	3730      	adds	r7, #48	@ 0x30
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	20002394 	.word	0x20002394
 80037b0:	40000400 	.word	0x40000400

080037b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80037ba:	2300      	movs	r3, #0
 80037bc:	607b      	str	r3, [r7, #4]
 80037be:	4b0c      	ldr	r3, [pc, #48]	@ (80037f0 <MX_DMA_Init+0x3c>)
 80037c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c2:	4a0b      	ldr	r2, [pc, #44]	@ (80037f0 <MX_DMA_Init+0x3c>)
 80037c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80037c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80037ca:	4b09      	ldr	r3, [pc, #36]	@ (80037f0 <MX_DMA_Init+0x3c>)
 80037cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037d2:	607b      	str	r3, [r7, #4]
 80037d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 8, 0);
 80037d6:	2200      	movs	r2, #0
 80037d8:	2108      	movs	r1, #8
 80037da:	2039      	movs	r0, #57	@ 0x39
 80037dc:	f000 fc9f 	bl	800411e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80037e0:	2039      	movs	r0, #57	@ 0x39
 80037e2:	f000 fcb8 	bl	8004156 <HAL_NVIC_EnableIRQ>

}
 80037e6:	bf00      	nop
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	40023800 	.word	0x40023800

080037f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b08a      	sub	sp, #40	@ 0x28
 80037f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037fa:	f107 0314 	add.w	r3, r7, #20
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	605a      	str	r2, [r3, #4]
 8003804:	609a      	str	r2, [r3, #8]
 8003806:	60da      	str	r2, [r3, #12]
 8003808:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800380a:	2300      	movs	r3, #0
 800380c:	613b      	str	r3, [r7, #16]
 800380e:	4b38      	ldr	r3, [pc, #224]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 8003810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003812:	4a37      	ldr	r2, [pc, #220]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 8003814:	f043 0304 	orr.w	r3, r3, #4
 8003818:	6313      	str	r3, [r2, #48]	@ 0x30
 800381a:	4b35      	ldr	r3, [pc, #212]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 800381c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800381e:	f003 0304 	and.w	r3, r3, #4
 8003822:	613b      	str	r3, [r7, #16]
 8003824:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003826:	2300      	movs	r3, #0
 8003828:	60fb      	str	r3, [r7, #12]
 800382a:	4b31      	ldr	r3, [pc, #196]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 800382c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382e:	4a30      	ldr	r2, [pc, #192]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 8003830:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003834:	6313      	str	r3, [r2, #48]	@ 0x30
 8003836:	4b2e      	ldr	r3, [pc, #184]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 8003838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800383a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800383e:	60fb      	str	r3, [r7, #12]
 8003840:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003842:	2300      	movs	r3, #0
 8003844:	60bb      	str	r3, [r7, #8]
 8003846:	4b2a      	ldr	r3, [pc, #168]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 8003848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384a:	4a29      	ldr	r2, [pc, #164]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 800384c:	f043 0301 	orr.w	r3, r3, #1
 8003850:	6313      	str	r3, [r2, #48]	@ 0x30
 8003852:	4b27      	ldr	r3, [pc, #156]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	60bb      	str	r3, [r7, #8]
 800385c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800385e:	2300      	movs	r3, #0
 8003860:	607b      	str	r3, [r7, #4]
 8003862:	4b23      	ldr	r3, [pc, #140]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 8003864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003866:	4a22      	ldr	r2, [pc, #136]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 8003868:	f043 0302 	orr.w	r3, r3, #2
 800386c:	6313      	str	r3, [r2, #48]	@ 0x30
 800386e:	4b20      	ldr	r3, [pc, #128]	@ (80038f0 <MX_GPIO_Init+0xfc>)
 8003870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	607b      	str	r3, [r7, #4]
 8003878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_B_K_Pin|SEG_G_K_Pin|SEG_A_K_Pin|SEG_C_K_Pin
 800387a:	2200      	movs	r2, #0
 800387c:	f248 01ff 	movw	r1, #33023	@ 0x80ff
 8003880:	481c      	ldr	r0, [pc, #112]	@ (80038f4 <MX_GPIO_Init+0x100>)
 8003882:	f001 f9b1 	bl	8004be8 <HAL_GPIO_WritePin>
                          |SEG_F_K_Pin|DIG_4_A_Pin|DP_K_Pin|DIG_3_A_Pin
                          |LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_E_K_Pin|DEC_A_Pin|SEG_D_K_Pin|DIG_2_A_Pin
 8003886:	2200      	movs	r2, #0
 8003888:	f241 4107 	movw	r1, #5127	@ 0x1407
 800388c:	481a      	ldr	r0, [pc, #104]	@ (80038f8 <MX_GPIO_Init+0x104>)
 800388e:	f001 f9ab 	bl	8004be8 <HAL_GPIO_WritePin>
                          |DIG_1_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SEG_B_K_Pin SEG_G_K_Pin SEG_A_K_Pin SEG_C_K_Pin
                           SEG_F_K_Pin DIG_4_A_Pin DP_K_Pin DIG_3_A_Pin
                           LED_Pin */
  GPIO_InitStruct.Pin = SEG_B_K_Pin|SEG_G_K_Pin|SEG_A_K_Pin|SEG_C_K_Pin
 8003892:	f248 03ff 	movw	r3, #33023	@ 0x80ff
 8003896:	617b      	str	r3, [r7, #20]
                          |SEG_F_K_Pin|DIG_4_A_Pin|DP_K_Pin|DIG_3_A_Pin
                          |LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003898:	2301      	movs	r3, #1
 800389a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389c:	2300      	movs	r3, #0
 800389e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038a0:	2300      	movs	r3, #0
 80038a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a4:	f107 0314 	add.w	r3, r7, #20
 80038a8:	4619      	mov	r1, r3
 80038aa:	4812      	ldr	r0, [pc, #72]	@ (80038f4 <MX_GPIO_Init+0x100>)
 80038ac:	f001 f800 	bl	80048b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_E_K_Pin DEC_A_Pin SEG_D_K_Pin DIG_2_A_Pin
                           DIG_1_A_Pin */
  GPIO_InitStruct.Pin = SEG_E_K_Pin|DEC_A_Pin|SEG_D_K_Pin|DIG_2_A_Pin
 80038b0:	f241 4307 	movw	r3, #5127	@ 0x1407
 80038b4:	617b      	str	r3, [r7, #20]
                          |DIG_1_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038b6:	2301      	movs	r3, #1
 80038b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ba:	2300      	movs	r3, #0
 80038bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038be:	2300      	movs	r3, #0
 80038c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038c2:	f107 0314 	add.w	r3, r7, #20
 80038c6:	4619      	mov	r1, r3
 80038c8:	480b      	ldr	r0, [pc, #44]	@ (80038f8 <MX_GPIO_Init+0x104>)
 80038ca:	f000 fff1 	bl	80048b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80038ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038d4:	2300      	movs	r3, #0
 80038d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038d8:	2301      	movs	r3, #1
 80038da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80038dc:	f107 0314 	add.w	r3, r7, #20
 80038e0:	4619      	mov	r1, r3
 80038e2:	4805      	ldr	r0, [pc, #20]	@ (80038f8 <MX_GPIO_Init+0x104>)
 80038e4:	f000 ffe4 	bl	80048b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80038e8:	bf00      	nop
 80038ea:	3728      	adds	r7, #40	@ 0x28
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	40023800 	.word	0x40023800
 80038f4:	40020000 	.word	0x40020000
 80038f8:	40020400 	.word	0x40020400

080038fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003900:	b672      	cpsid	i
}
 8003902:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003904:	bf00      	nop
 8003906:	e7fd      	b.n	8003904 <Error_Handler+0x8>

08003908 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800390e:	2300      	movs	r3, #0
 8003910:	607b      	str	r3, [r7, #4]
 8003912:	4b21      	ldr	r3, [pc, #132]	@ (8003998 <HAL_MspInit+0x90>)
 8003914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003916:	4a20      	ldr	r2, [pc, #128]	@ (8003998 <HAL_MspInit+0x90>)
 8003918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800391c:	6453      	str	r3, [r2, #68]	@ 0x44
 800391e:	4b1e      	ldr	r3, [pc, #120]	@ (8003998 <HAL_MspInit+0x90>)
 8003920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003922:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003926:	607b      	str	r3, [r7, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800392a:	2300      	movs	r3, #0
 800392c:	603b      	str	r3, [r7, #0]
 800392e:	4b1a      	ldr	r3, [pc, #104]	@ (8003998 <HAL_MspInit+0x90>)
 8003930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003932:	4a19      	ldr	r2, [pc, #100]	@ (8003998 <HAL_MspInit+0x90>)
 8003934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003938:	6413      	str	r3, [r2, #64]	@ 0x40
 800393a:	4b17      	ldr	r3, [pc, #92]	@ (8003998 <HAL_MspInit+0x90>)
 800393c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003942:	603b      	str	r3, [r7, #0]
 8003944:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8003946:	2200      	movs	r2, #0
 8003948:	2101      	movs	r1, #1
 800394a:	f06f 000b 	mvn.w	r0, #11
 800394e:	f000 fbe6 	bl	800411e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 2, 0);
 8003952:	2200      	movs	r2, #0
 8003954:	2102      	movs	r1, #2
 8003956:	f06f 000a 	mvn.w	r0, #10
 800395a:	f000 fbe0 	bl	800411e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 3, 0);
 800395e:	2200      	movs	r2, #0
 8003960:	2103      	movs	r1, #3
 8003962:	f06f 0009 	mvn.w	r0, #9
 8003966:	f000 fbda 	bl	800411e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 4, 0);
 800396a:	2200      	movs	r2, #0
 800396c:	2104      	movs	r1, #4
 800396e:	f06f 0004 	mvn.w	r0, #4
 8003972:	f000 fbd4 	bl	800411e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 5, 0);
 8003976:	2200      	movs	r2, #0
 8003978:	2105      	movs	r1, #5
 800397a:	f06f 0003 	mvn.w	r0, #3
 800397e:	f000 fbce 	bl	800411e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 6, 0);
 8003982:	2200      	movs	r2, #0
 8003984:	2106      	movs	r1, #6
 8003986:	f06f 0001 	mvn.w	r0, #1
 800398a:	f000 fbc8 	bl	800411e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800398e:	bf00      	nop
 8003990:	3708      	adds	r7, #8
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	40023800 	.word	0x40023800

0800399c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b088      	sub	sp, #32
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80039a4:	f107 0308 	add.w	r3, r7, #8
 80039a8:	2200      	movs	r2, #0
 80039aa:	601a      	str	r2, [r3, #0]
 80039ac:	605a      	str	r2, [r3, #4]
 80039ae:	609a      	str	r2, [r3, #8]
 80039b0:	60da      	str	r2, [r3, #12]
 80039b2:	611a      	str	r2, [r3, #16]
 80039b4:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a0c      	ldr	r2, [pc, #48]	@ (80039ec <HAL_RTC_MspInit+0x50>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d111      	bne.n	80039e4 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80039c0:	2302      	movs	r3, #2
 80039c2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80039c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039c8:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80039ca:	f107 0308 	add.w	r3, r7, #8
 80039ce:	4618      	mov	r0, r3
 80039d0:	f001 fd48 	bl	8005464 <HAL_RCCEx_PeriphCLKConfig>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80039da:	f7ff ff8f 	bl	80038fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80039de:	4b04      	ldr	r3, [pc, #16]	@ (80039f0 <HAL_RTC_MspInit+0x54>)
 80039e0:	2201      	movs	r2, #1
 80039e2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80039e4:	bf00      	nop
 80039e6:	3720      	adds	r7, #32
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40002800 	.word	0x40002800
 80039f0:	42470e3c 	.word	0x42470e3c

080039f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a22      	ldr	r2, [pc, #136]	@ (8003a8c <HAL_TIM_Base_MspInit+0x98>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d13d      	bne.n	8003a82 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a06:	2300      	movs	r3, #0
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	4b21      	ldr	r3, [pc, #132]	@ (8003a90 <HAL_TIM_Base_MspInit+0x9c>)
 8003a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a0e:	4a20      	ldr	r2, [pc, #128]	@ (8003a90 <HAL_TIM_Base_MspInit+0x9c>)
 8003a10:	f043 0301 	orr.w	r3, r3, #1
 8003a14:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a16:	4b1e      	ldr	r3, [pc, #120]	@ (8003a90 <HAL_TIM_Base_MspInit+0x9c>)
 8003a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	60fb      	str	r3, [r7, #12]
 8003a20:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8003a22:	4b1c      	ldr	r3, [pc, #112]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a24:	4a1c      	ldr	r2, [pc, #112]	@ (8003a98 <HAL_TIM_Base_MspInit+0xa4>)
 8003a26:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8003a28:	4b1a      	ldr	r3, [pc, #104]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a2a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8003a2e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a30:	4b18      	ldr	r3, [pc, #96]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a32:	2240      	movs	r2, #64	@ 0x40
 8003a34:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a36:	4b17      	ldr	r3, [pc, #92]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003a3c:	4b15      	ldr	r3, [pc, #84]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a42:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003a44:	4b13      	ldr	r3, [pc, #76]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003a4a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003a4c:	4b11      	ldr	r3, [pc, #68]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a4e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a52:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8003a54:	4b0f      	ldr	r3, [pc, #60]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a60:	4b0c      	ldr	r3, [pc, #48]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8003a66:	480b      	ldr	r0, [pc, #44]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a68:	f000 fb90 	bl	800418c <HAL_DMA_Init>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8003a72:	f7ff ff43 	bl	80038fc <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a06      	ldr	r2, [pc, #24]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a7a:	625a      	str	r2, [r3, #36]	@ 0x24
 8003a7c:	4a05      	ldr	r2, [pc, #20]	@ (8003a94 <HAL_TIM_Base_MspInit+0xa0>)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003a82:	bf00      	nop
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	40010000 	.word	0x40010000
 8003a90:	40023800 	.word	0x40023800
 8003a94:	200023dc 	.word	0x200023dc
 8003a98:	40026428 	.word	0x40026428

08003a9c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b08a      	sub	sp, #40	@ 0x28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aa4:	f107 0314 	add.w	r3, r7, #20
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	601a      	str	r2, [r3, #0]
 8003aac:	605a      	str	r2, [r3, #4]
 8003aae:	609a      	str	r2, [r3, #8]
 8003ab0:	60da      	str	r2, [r3, #12]
 8003ab2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b30 <HAL_TIM_Encoder_MspInit+0x94>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d133      	bne.n	8003b26 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003abe:	2300      	movs	r3, #0
 8003ac0:	613b      	str	r3, [r7, #16]
 8003ac2:	4b1c      	ldr	r3, [pc, #112]	@ (8003b34 <HAL_TIM_Encoder_MspInit+0x98>)
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac6:	4a1b      	ldr	r2, [pc, #108]	@ (8003b34 <HAL_TIM_Encoder_MspInit+0x98>)
 8003ac8:	f043 0302 	orr.w	r3, r3, #2
 8003acc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ace:	4b19      	ldr	r3, [pc, #100]	@ (8003b34 <HAL_TIM_Encoder_MspInit+0x98>)
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	613b      	str	r3, [r7, #16]
 8003ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ada:	2300      	movs	r3, #0
 8003adc:	60fb      	str	r3, [r7, #12]
 8003ade:	4b15      	ldr	r3, [pc, #84]	@ (8003b34 <HAL_TIM_Encoder_MspInit+0x98>)
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae2:	4a14      	ldr	r2, [pc, #80]	@ (8003b34 <HAL_TIM_Encoder_MspInit+0x98>)
 8003ae4:	f043 0302 	orr.w	r3, r3, #2
 8003ae8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003aea:	4b12      	ldr	r3, [pc, #72]	@ (8003b34 <HAL_TIM_Encoder_MspInit+0x98>)
 8003aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	60fb      	str	r3, [r7, #12]
 8003af4:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003af6:	2330      	movs	r3, #48	@ 0x30
 8003af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003afa:	2302      	movs	r3, #2
 8003afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afe:	2300      	movs	r3, #0
 8003b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b02:	2300      	movs	r3, #0
 8003b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003b06:	2302      	movs	r3, #2
 8003b08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b0a:	f107 0314 	add.w	r3, r7, #20
 8003b0e:	4619      	mov	r1, r3
 8003b10:	4809      	ldr	r0, [pc, #36]	@ (8003b38 <HAL_TIM_Encoder_MspInit+0x9c>)
 8003b12:	f000 fecd 	bl	80048b0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 9, 0);
 8003b16:	2200      	movs	r2, #0
 8003b18:	2109      	movs	r1, #9
 8003b1a:	201d      	movs	r0, #29
 8003b1c:	f000 faff 	bl	800411e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003b20:	201d      	movs	r0, #29
 8003b22:	f000 fb18 	bl	8004156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003b26:	bf00      	nop
 8003b28:	3728      	adds	r7, #40	@ 0x28
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40000400 	.word	0x40000400
 8003b34:	40023800 	.word	0x40023800
 8003b38:	40020400 	.word	0x40020400

08003b3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b088      	sub	sp, #32
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b44:	f107 030c 	add.w	r3, r7, #12
 8003b48:	2200      	movs	r2, #0
 8003b4a:	601a      	str	r2, [r3, #0]
 8003b4c:	605a      	str	r2, [r3, #4]
 8003b4e:	609a      	str	r2, [r3, #8]
 8003b50:	60da      	str	r2, [r3, #12]
 8003b52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a12      	ldr	r2, [pc, #72]	@ (8003ba4 <HAL_TIM_MspPostInit+0x68>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d11e      	bne.n	8003b9c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60bb      	str	r3, [r7, #8]
 8003b62:	4b11      	ldr	r3, [pc, #68]	@ (8003ba8 <HAL_TIM_MspPostInit+0x6c>)
 8003b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b66:	4a10      	ldr	r2, [pc, #64]	@ (8003ba8 <HAL_TIM_MspPostInit+0x6c>)
 8003b68:	f043 0301 	orr.w	r3, r3, #1
 8003b6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ba8 <HAL_TIM_MspPostInit+0x6c>)
 8003b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	60bb      	str	r3, [r7, #8]
 8003b78:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003b7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b7e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b80:	2302      	movs	r3, #2
 8003b82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b84:	2300      	movs	r3, #0
 8003b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b90:	f107 030c 	add.w	r3, r7, #12
 8003b94:	4619      	mov	r1, r3
 8003b96:	4805      	ldr	r0, [pc, #20]	@ (8003bac <HAL_TIM_MspPostInit+0x70>)
 8003b98:	f000 fe8a 	bl	80048b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003b9c:	bf00      	nop
 8003b9e:	3720      	adds	r7, #32
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	40010000 	.word	0x40010000
 8003ba8:	40023800 	.word	0x40023800
 8003bac:	40020000 	.word	0x40020000

08003bb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003bb4:	bf00      	nop
 8003bb6:	e7fd      	b.n	8003bb4 <NMI_Handler+0x4>

08003bb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003bbc:	bf00      	nop
 8003bbe:	e7fd      	b.n	8003bbc <HardFault_Handler+0x4>

08003bc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003bc4:	bf00      	nop
 8003bc6:	e7fd      	b.n	8003bc4 <MemManage_Handler+0x4>

08003bc8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003bcc:	bf00      	nop
 8003bce:	e7fd      	b.n	8003bcc <BusFault_Handler+0x4>

08003bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003bd4:	bf00      	nop
 8003bd6:	e7fd      	b.n	8003bd4 <UsageFault_Handler+0x4>

08003bd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003bdc:	bf00      	nop
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr

08003be6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003be6:	b480      	push	{r7}
 8003be8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003bea:	bf00      	nop
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003bf8:	bf00      	nop
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr

08003c02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c06:	f000 f96b 	bl	8003ee0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c0a:	bf00      	nop
 8003c0c:	bd80      	pop	{r7, pc}
	...

08003c10 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003c14:	4802      	ldr	r0, [pc, #8]	@ (8003c20 <TIM3_IRQHandler+0x10>)
 8003c16:	f002 fc73 	bl	8006500 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003c1a:	bf00      	nop
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	20002394 	.word	0x20002394

08003c24 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8003c28:	4802      	ldr	r0, [pc, #8]	@ (8003c34 <DMA2_Stream1_IRQHandler+0x10>)
 8003c2a:	f000 fbd7 	bl	80043dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003c2e:	bf00      	nop
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	200023dc 	.word	0x200023dc

08003c38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  return 1;
 8003c3c:	2301      	movs	r3, #1
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <_kill>:

int _kill(int pid, int sig)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003c52:	f003 fd65 	bl	8007720 <__errno>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2216      	movs	r2, #22
 8003c5a:	601a      	str	r2, [r3, #0]
  return -1;
 8003c5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3708      	adds	r7, #8
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <_exit>:

void _exit (int status)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003c70:	f04f 31ff 	mov.w	r1, #4294967295
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f7ff ffe7 	bl	8003c48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003c7a:	bf00      	nop
 8003c7c:	e7fd      	b.n	8003c7a <_exit+0x12>

08003c7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c7e:	b580      	push	{r7, lr}
 8003c80:	b086      	sub	sp, #24
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	60f8      	str	r0, [r7, #12]
 8003c86:	60b9      	str	r1, [r7, #8]
 8003c88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	617b      	str	r3, [r7, #20]
 8003c8e:	e00a      	b.n	8003ca6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003c90:	f3af 8000 	nop.w
 8003c94:	4601      	mov	r1, r0
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	1c5a      	adds	r2, r3, #1
 8003c9a:	60ba      	str	r2, [r7, #8]
 8003c9c:	b2ca      	uxtb	r2, r1
 8003c9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	617b      	str	r3, [r7, #20]
 8003ca6:	697a      	ldr	r2, [r7, #20]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	dbf0      	blt.n	8003c90 <_read+0x12>
  }

  return len;
 8003cae:	687b      	ldr	r3, [r7, #4]
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3718      	adds	r7, #24
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	617b      	str	r3, [r7, #20]
 8003cc8:	e009      	b.n	8003cde <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	1c5a      	adds	r2, r3, #1
 8003cce:	60ba      	str	r2, [r7, #8]
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	3301      	adds	r3, #1
 8003cdc:	617b      	str	r3, [r7, #20]
 8003cde:	697a      	ldr	r2, [r7, #20]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	dbf1      	blt.n	8003cca <_write+0x12>
  }
  return len;
 8003ce6:	687b      	ldr	r3, [r7, #4]
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3718      	adds	r7, #24
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <_close>:

int _close(int file)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003cf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d18:	605a      	str	r2, [r3, #4]
  return 0;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <_isatty>:

int _isatty(int file)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003d30:	2301      	movs	r3, #1
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr

08003d3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d3e:	b480      	push	{r7}
 8003d40:	b085      	sub	sp, #20
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	60f8      	str	r0, [r7, #12]
 8003d46:	60b9      	str	r1, [r7, #8]
 8003d48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3714      	adds	r7, #20
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d60:	4a14      	ldr	r2, [pc, #80]	@ (8003db4 <_sbrk+0x5c>)
 8003d62:	4b15      	ldr	r3, [pc, #84]	@ (8003db8 <_sbrk+0x60>)
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d6c:	4b13      	ldr	r3, [pc, #76]	@ (8003dbc <_sbrk+0x64>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d102      	bne.n	8003d7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d74:	4b11      	ldr	r3, [pc, #68]	@ (8003dbc <_sbrk+0x64>)
 8003d76:	4a12      	ldr	r2, [pc, #72]	@ (8003dc0 <_sbrk+0x68>)
 8003d78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d7a:	4b10      	ldr	r3, [pc, #64]	@ (8003dbc <_sbrk+0x64>)
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4413      	add	r3, r2
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d207      	bcs.n	8003d98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d88:	f003 fcca 	bl	8007720 <__errno>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	220c      	movs	r2, #12
 8003d90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d92:	f04f 33ff 	mov.w	r3, #4294967295
 8003d96:	e009      	b.n	8003dac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d98:	4b08      	ldr	r3, [pc, #32]	@ (8003dbc <_sbrk+0x64>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d9e:	4b07      	ldr	r3, [pc, #28]	@ (8003dbc <_sbrk+0x64>)
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4413      	add	r3, r2
 8003da6:	4a05      	ldr	r2, [pc, #20]	@ (8003dbc <_sbrk+0x64>)
 8003da8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003daa:	68fb      	ldr	r3, [r7, #12]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3718      	adds	r7, #24
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	20020000 	.word	0x20020000
 8003db8:	00010000 	.word	0x00010000
 8003dbc:	20002450 	.word	0x20002450
 8003dc0:	200025a8 	.word	0x200025a8

08003dc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003dc8:	4b06      	ldr	r3, [pc, #24]	@ (8003de4 <SystemInit+0x20>)
 8003dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dce:	4a05      	ldr	r2, [pc, #20]	@ (8003de4 <SystemInit+0x20>)
 8003dd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003dd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003dd8:	bf00      	nop
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	e000ed00 	.word	0xe000ed00

08003de8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003de8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003e20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003dec:	480d      	ldr	r0, [pc, #52]	@ (8003e24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003dee:	490e      	ldr	r1, [pc, #56]	@ (8003e28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003df0:	4a0e      	ldr	r2, [pc, #56]	@ (8003e2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003df2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003df4:	e002      	b.n	8003dfc <LoopCopyDataInit>

08003df6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003df6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003df8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003dfa:	3304      	adds	r3, #4

08003dfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003dfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003dfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e00:	d3f9      	bcc.n	8003df6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e02:	4a0b      	ldr	r2, [pc, #44]	@ (8003e30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003e04:	4c0b      	ldr	r4, [pc, #44]	@ (8003e34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003e06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e08:	e001      	b.n	8003e0e <LoopFillZerobss>

08003e0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e0c:	3204      	adds	r2, #4

08003e0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e10:	d3fb      	bcc.n	8003e0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003e12:	f7ff ffd7 	bl	8003dc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e16:	f003 fc89 	bl	800772c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e1a:	f7ff fabd 	bl	8003398 <main>
  bx  lr    
 8003e1e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003e20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003e24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e28:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8003e2c:	08008d7c 	.word	0x08008d7c
  ldr r2, =_sbss
 8003e30:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8003e34:	200025a4 	.word	0x200025a4

08003e38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e38:	e7fe      	b.n	8003e38 <ADC_IRQHandler>
	...

08003e3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e40:	4b0e      	ldr	r3, [pc, #56]	@ (8003e7c <HAL_Init+0x40>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a0d      	ldr	r2, [pc, #52]	@ (8003e7c <HAL_Init+0x40>)
 8003e46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e7c <HAL_Init+0x40>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a0a      	ldr	r2, [pc, #40]	@ (8003e7c <HAL_Init+0x40>)
 8003e52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e58:	4b08      	ldr	r3, [pc, #32]	@ (8003e7c <HAL_Init+0x40>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a07      	ldr	r2, [pc, #28]	@ (8003e7c <HAL_Init+0x40>)
 8003e5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e64:	2003      	movs	r0, #3
 8003e66:	f000 f94f 	bl	8004108 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e6a:	200f      	movs	r0, #15
 8003e6c:	f000 f808 	bl	8003e80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e70:	f7ff fd4a 	bl	8003908 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	40023c00 	.word	0x40023c00

08003e80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e88:	4b12      	ldr	r3, [pc, #72]	@ (8003ed4 <HAL_InitTick+0x54>)
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	4b12      	ldr	r3, [pc, #72]	@ (8003ed8 <HAL_InitTick+0x58>)
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	4619      	mov	r1, r3
 8003e92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f000 f967 	bl	8004172 <HAL_SYSTICK_Config>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e00e      	b.n	8003ecc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b0f      	cmp	r3, #15
 8003eb2:	d80a      	bhi.n	8003eca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	6879      	ldr	r1, [r7, #4]
 8003eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ebc:	f000 f92f 	bl	800411e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ec0:	4a06      	ldr	r2, [pc, #24]	@ (8003edc <HAL_InitTick+0x5c>)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	e000      	b.n	8003ecc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3708      	adds	r7, #8
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	20000064 	.word	0x20000064
 8003ed8:	2000006c 	.word	0x2000006c
 8003edc:	20000068 	.word	0x20000068

08003ee0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ee4:	4b06      	ldr	r3, [pc, #24]	@ (8003f00 <HAL_IncTick+0x20>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	461a      	mov	r2, r3
 8003eea:	4b06      	ldr	r3, [pc, #24]	@ (8003f04 <HAL_IncTick+0x24>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4413      	add	r3, r2
 8003ef0:	4a04      	ldr	r2, [pc, #16]	@ (8003f04 <HAL_IncTick+0x24>)
 8003ef2:	6013      	str	r3, [r2, #0]
}
 8003ef4:	bf00      	nop
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	2000006c 	.word	0x2000006c
 8003f04:	20002454 	.word	0x20002454

08003f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8003f0c:	4b03      	ldr	r3, [pc, #12]	@ (8003f1c <HAL_GetTick+0x14>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	20002454 	.word	0x20002454

08003f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f28:	f7ff ffee 	bl	8003f08 <HAL_GetTick>
 8003f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f38:	d005      	beq.n	8003f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f64 <HAL_Delay+0x44>)
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	461a      	mov	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	4413      	add	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f46:	bf00      	nop
 8003f48:	f7ff ffde 	bl	8003f08 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d8f7      	bhi.n	8003f48 <HAL_Delay+0x28>
  {
  }
}
 8003f58:	bf00      	nop
 8003f5a:	bf00      	nop
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	2000006c 	.word	0x2000006c

08003f68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b085      	sub	sp, #20
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f003 0307 	and.w	r3, r3, #7
 8003f76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f78:	4b0c      	ldr	r3, [pc, #48]	@ (8003fac <__NVIC_SetPriorityGrouping+0x44>)
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f7e:	68ba      	ldr	r2, [r7, #8]
 8003f80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f84:	4013      	ands	r3, r2
 8003f86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f9a:	4a04      	ldr	r2, [pc, #16]	@ (8003fac <__NVIC_SetPriorityGrouping+0x44>)
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	60d3      	str	r3, [r2, #12]
}
 8003fa0:	bf00      	nop
 8003fa2:	3714      	adds	r7, #20
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	e000ed00 	.word	0xe000ed00

08003fb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fb4:	4b04      	ldr	r3, [pc, #16]	@ (8003fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	0a1b      	lsrs	r3, r3, #8
 8003fba:	f003 0307 	and.w	r3, r3, #7
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	e000ed00 	.word	0xe000ed00

08003fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	db0b      	blt.n	8003ff6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fde:	79fb      	ldrb	r3, [r7, #7]
 8003fe0:	f003 021f 	and.w	r2, r3, #31
 8003fe4:	4907      	ldr	r1, [pc, #28]	@ (8004004 <__NVIC_EnableIRQ+0x38>)
 8003fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fea:	095b      	lsrs	r3, r3, #5
 8003fec:	2001      	movs	r0, #1
 8003fee:	fa00 f202 	lsl.w	r2, r0, r2
 8003ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	e000e100 	.word	0xe000e100

08004008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	4603      	mov	r3, r0
 8004010:	6039      	str	r1, [r7, #0]
 8004012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004018:	2b00      	cmp	r3, #0
 800401a:	db0a      	blt.n	8004032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	b2da      	uxtb	r2, r3
 8004020:	490c      	ldr	r1, [pc, #48]	@ (8004054 <__NVIC_SetPriority+0x4c>)
 8004022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004026:	0112      	lsls	r2, r2, #4
 8004028:	b2d2      	uxtb	r2, r2
 800402a:	440b      	add	r3, r1
 800402c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004030:	e00a      	b.n	8004048 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	b2da      	uxtb	r2, r3
 8004036:	4908      	ldr	r1, [pc, #32]	@ (8004058 <__NVIC_SetPriority+0x50>)
 8004038:	79fb      	ldrb	r3, [r7, #7]
 800403a:	f003 030f 	and.w	r3, r3, #15
 800403e:	3b04      	subs	r3, #4
 8004040:	0112      	lsls	r2, r2, #4
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	440b      	add	r3, r1
 8004046:	761a      	strb	r2, [r3, #24]
}
 8004048:	bf00      	nop
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr
 8004054:	e000e100 	.word	0xe000e100
 8004058:	e000ed00 	.word	0xe000ed00

0800405c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800405c:	b480      	push	{r7}
 800405e:	b089      	sub	sp, #36	@ 0x24
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f003 0307 	and.w	r3, r3, #7
 800406e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f1c3 0307 	rsb	r3, r3, #7
 8004076:	2b04      	cmp	r3, #4
 8004078:	bf28      	it	cs
 800407a:	2304      	movcs	r3, #4
 800407c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	3304      	adds	r3, #4
 8004082:	2b06      	cmp	r3, #6
 8004084:	d902      	bls.n	800408c <NVIC_EncodePriority+0x30>
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	3b03      	subs	r3, #3
 800408a:	e000      	b.n	800408e <NVIC_EncodePriority+0x32>
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004090:	f04f 32ff 	mov.w	r2, #4294967295
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	43da      	mvns	r2, r3
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	401a      	ands	r2, r3
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040a4:	f04f 31ff 	mov.w	r1, #4294967295
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	fa01 f303 	lsl.w	r3, r1, r3
 80040ae:	43d9      	mvns	r1, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040b4:	4313      	orrs	r3, r2
         );
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3724      	adds	r7, #36	@ 0x24
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr
	...

080040c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3b01      	subs	r3, #1
 80040d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040d4:	d301      	bcc.n	80040da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040d6:	2301      	movs	r3, #1
 80040d8:	e00f      	b.n	80040fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040da:	4a0a      	ldr	r2, [pc, #40]	@ (8004104 <SysTick_Config+0x40>)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	3b01      	subs	r3, #1
 80040e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040e2:	210f      	movs	r1, #15
 80040e4:	f04f 30ff 	mov.w	r0, #4294967295
 80040e8:	f7ff ff8e 	bl	8004008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040ec:	4b05      	ldr	r3, [pc, #20]	@ (8004104 <SysTick_Config+0x40>)
 80040ee:	2200      	movs	r2, #0
 80040f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040f2:	4b04      	ldr	r3, [pc, #16]	@ (8004104 <SysTick_Config+0x40>)
 80040f4:	2207      	movs	r2, #7
 80040f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040f8:	2300      	movs	r3, #0
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	e000e010 	.word	0xe000e010

08004108 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f7ff ff29 	bl	8003f68 <__NVIC_SetPriorityGrouping>
}
 8004116:	bf00      	nop
 8004118:	3708      	adds	r7, #8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800411e:	b580      	push	{r7, lr}
 8004120:	b086      	sub	sp, #24
 8004122:	af00      	add	r7, sp, #0
 8004124:	4603      	mov	r3, r0
 8004126:	60b9      	str	r1, [r7, #8]
 8004128:	607a      	str	r2, [r7, #4]
 800412a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800412c:	2300      	movs	r3, #0
 800412e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004130:	f7ff ff3e 	bl	8003fb0 <__NVIC_GetPriorityGrouping>
 8004134:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	68b9      	ldr	r1, [r7, #8]
 800413a:	6978      	ldr	r0, [r7, #20]
 800413c:	f7ff ff8e 	bl	800405c <NVIC_EncodePriority>
 8004140:	4602      	mov	r2, r0
 8004142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004146:	4611      	mov	r1, r2
 8004148:	4618      	mov	r0, r3
 800414a:	f7ff ff5d 	bl	8004008 <__NVIC_SetPriority>
}
 800414e:	bf00      	nop
 8004150:	3718      	adds	r7, #24
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b082      	sub	sp, #8
 800415a:	af00      	add	r7, sp, #0
 800415c:	4603      	mov	r3, r0
 800415e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff ff31 	bl	8003fcc <__NVIC_EnableIRQ>
}
 800416a:	bf00      	nop
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b082      	sub	sp, #8
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f7ff ffa2 	bl	80040c4 <SysTick_Config>
 8004180:	4603      	mov	r3, r0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
	...

0800418c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004198:	f7ff feb6 	bl	8003f08 <HAL_GetTick>
 800419c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d101      	bne.n	80041a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e099      	b.n	80042dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2202      	movs	r2, #2
 80041ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0201 	bic.w	r2, r2, #1
 80041c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041c8:	e00f      	b.n	80041ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041ca:	f7ff fe9d 	bl	8003f08 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	2b05      	cmp	r3, #5
 80041d6:	d908      	bls.n	80041ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2220      	movs	r2, #32
 80041dc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2203      	movs	r2, #3
 80041e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e078      	b.n	80042dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0301 	and.w	r3, r3, #1
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d1e8      	bne.n	80041ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004200:	697a      	ldr	r2, [r7, #20]
 8004202:	4b38      	ldr	r3, [pc, #224]	@ (80042e4 <HAL_DMA_Init+0x158>)
 8004204:	4013      	ands	r3, r2
 8004206:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004216:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004222:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800422e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a1b      	ldr	r3, [r3, #32]
 8004234:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	4313      	orrs	r3, r2
 800423a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004240:	2b04      	cmp	r3, #4
 8004242:	d107      	bne.n	8004254 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424c:	4313      	orrs	r3, r2
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	4313      	orrs	r3, r2
 8004252:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	f023 0307 	bic.w	r3, r3, #7
 800426a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	4313      	orrs	r3, r2
 8004274:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427a:	2b04      	cmp	r3, #4
 800427c:	d117      	bne.n	80042ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	4313      	orrs	r3, r2
 8004286:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00e      	beq.n	80042ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 fa91 	bl	80047b8 <DMA_CheckFifoParam>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d008      	beq.n	80042ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2240      	movs	r2, #64	@ 0x40
 80042a0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80042aa:	2301      	movs	r3, #1
 80042ac:	e016      	b.n	80042dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 fa48 	bl	800474c <DMA_CalcBaseAndBitshift>
 80042bc:	4603      	mov	r3, r0
 80042be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042c4:	223f      	movs	r2, #63	@ 0x3f
 80042c6:	409a      	lsls	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3718      	adds	r7, #24
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	f010803f 	.word	0xf010803f

080042e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b086      	sub	sp, #24
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
 80042f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042f6:	2300      	movs	r3, #0
 80042f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004306:	2b01      	cmp	r3, #1
 8004308:	d101      	bne.n	800430e <HAL_DMA_Start_IT+0x26>
 800430a:	2302      	movs	r3, #2
 800430c:	e040      	b.n	8004390 <HAL_DMA_Start_IT+0xa8>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b01      	cmp	r3, #1
 8004320:	d12f      	bne.n	8004382 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2202      	movs	r2, #2
 8004326:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	68b9      	ldr	r1, [r7, #8]
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f000 f9da 	bl	80046f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004340:	223f      	movs	r2, #63	@ 0x3f
 8004342:	409a      	lsls	r2, r3
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f042 0216 	orr.w	r2, r2, #22
 8004356:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435c:	2b00      	cmp	r3, #0
 800435e:	d007      	beq.n	8004370 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f042 0208 	orr.w	r2, r2, #8
 800436e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0201 	orr.w	r2, r2, #1
 800437e:	601a      	str	r2, [r3, #0]
 8004380:	e005      	b.n	800438e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800438a:	2302      	movs	r3, #2
 800438c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800438e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004390:	4618      	mov	r0, r3
 8004392:	3718      	adds	r7, #24
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d004      	beq.n	80043b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2280      	movs	r2, #128	@ 0x80
 80043b0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e00c      	b.n	80043d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2205      	movs	r2, #5
 80043ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f022 0201 	bic.w	r2, r2, #1
 80043cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80043e8:	4b8e      	ldr	r3, [pc, #568]	@ (8004624 <HAL_DMA_IRQHandler+0x248>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a8e      	ldr	r2, [pc, #568]	@ (8004628 <HAL_DMA_IRQHandler+0x24c>)
 80043ee:	fba2 2303 	umull	r2, r3, r2, r3
 80043f2:	0a9b      	lsrs	r3, r3, #10
 80043f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004406:	2208      	movs	r2, #8
 8004408:	409a      	lsls	r2, r3
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	4013      	ands	r3, r2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d01a      	beq.n	8004448 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0304 	and.w	r3, r3, #4
 800441c:	2b00      	cmp	r3, #0
 800441e:	d013      	beq.n	8004448 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0204 	bic.w	r2, r2, #4
 800442e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004434:	2208      	movs	r2, #8
 8004436:	409a      	lsls	r2, r3
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004440:	f043 0201 	orr.w	r2, r3, #1
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800444c:	2201      	movs	r2, #1
 800444e:	409a      	lsls	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	4013      	ands	r3, r2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d012      	beq.n	800447e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00b      	beq.n	800447e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800446a:	2201      	movs	r2, #1
 800446c:	409a      	lsls	r2, r3
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004476:	f043 0202 	orr.w	r2, r3, #2
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004482:	2204      	movs	r2, #4
 8004484:	409a      	lsls	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	4013      	ands	r3, r2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d012      	beq.n	80044b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d00b      	beq.n	80044b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044a0:	2204      	movs	r2, #4
 80044a2:	409a      	lsls	r2, r3
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ac:	f043 0204 	orr.w	r2, r3, #4
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b8:	2210      	movs	r2, #16
 80044ba:	409a      	lsls	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	4013      	ands	r3, r2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d043      	beq.n	800454c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0308 	and.w	r3, r3, #8
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d03c      	beq.n	800454c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d6:	2210      	movs	r2, #16
 80044d8:	409a      	lsls	r2, r3
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d018      	beq.n	800451e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d108      	bne.n	800450c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d024      	beq.n	800454c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	4798      	blx	r3
 800450a:	e01f      	b.n	800454c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004510:	2b00      	cmp	r3, #0
 8004512:	d01b      	beq.n	800454c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	4798      	blx	r3
 800451c:	e016      	b.n	800454c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004528:	2b00      	cmp	r3, #0
 800452a:	d107      	bne.n	800453c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f022 0208 	bic.w	r2, r2, #8
 800453a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004540:	2b00      	cmp	r3, #0
 8004542:	d003      	beq.n	800454c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004550:	2220      	movs	r2, #32
 8004552:	409a      	lsls	r2, r3
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	4013      	ands	r3, r2
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 808f 	beq.w	800467c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0310 	and.w	r3, r3, #16
 8004568:	2b00      	cmp	r3, #0
 800456a:	f000 8087 	beq.w	800467c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004572:	2220      	movs	r2, #32
 8004574:	409a      	lsls	r2, r3
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b05      	cmp	r3, #5
 8004584:	d136      	bne.n	80045f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f022 0216 	bic.w	r2, r2, #22
 8004594:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	695a      	ldr	r2, [r3, #20]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d103      	bne.n	80045b6 <HAL_DMA_IRQHandler+0x1da>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d007      	beq.n	80045c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 0208 	bic.w	r2, r2, #8
 80045c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ca:	223f      	movs	r2, #63	@ 0x3f
 80045cc:	409a      	lsls	r2, r3
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d07e      	beq.n	80046e8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	4798      	blx	r3
        }
        return;
 80045f2:	e079      	b.n	80046e8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d01d      	beq.n	800463e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d10d      	bne.n	800462c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004614:	2b00      	cmp	r3, #0
 8004616:	d031      	beq.n	800467c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	4798      	blx	r3
 8004620:	e02c      	b.n	800467c <HAL_DMA_IRQHandler+0x2a0>
 8004622:	bf00      	nop
 8004624:	20000064 	.word	0x20000064
 8004628:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004630:	2b00      	cmp	r3, #0
 8004632:	d023      	beq.n	800467c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	4798      	blx	r3
 800463c:	e01e      	b.n	800467c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004648:	2b00      	cmp	r3, #0
 800464a:	d10f      	bne.n	800466c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 0210 	bic.w	r2, r2, #16
 800465a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004680:	2b00      	cmp	r3, #0
 8004682:	d032      	beq.n	80046ea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	2b00      	cmp	r3, #0
 800468e:	d022      	beq.n	80046d6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2205      	movs	r2, #5
 8004694:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0201 	bic.w	r2, r2, #1
 80046a6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	3301      	adds	r3, #1
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d307      	bcc.n	80046c4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1f2      	bne.n	80046a8 <HAL_DMA_IRQHandler+0x2cc>
 80046c2:	e000      	b.n	80046c6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80046c4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d005      	beq.n	80046ea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	4798      	blx	r3
 80046e6:	e000      	b.n	80046ea <HAL_DMA_IRQHandler+0x30e>
        return;
 80046e8:	bf00      	nop
    }
  }
}
 80046ea:	3718      	adds	r7, #24
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
 80046fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800470c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	683a      	ldr	r2, [r7, #0]
 8004714:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	2b40      	cmp	r3, #64	@ 0x40
 800471c:	d108      	bne.n	8004730 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800472e:	e007      	b.n	8004740 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	60da      	str	r2, [r3, #12]
}
 8004740:	bf00      	nop
 8004742:	3714      	adds	r7, #20
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	b2db      	uxtb	r3, r3
 800475a:	3b10      	subs	r3, #16
 800475c:	4a14      	ldr	r2, [pc, #80]	@ (80047b0 <DMA_CalcBaseAndBitshift+0x64>)
 800475e:	fba2 2303 	umull	r2, r3, r2, r3
 8004762:	091b      	lsrs	r3, r3, #4
 8004764:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004766:	4a13      	ldr	r2, [pc, #76]	@ (80047b4 <DMA_CalcBaseAndBitshift+0x68>)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	4413      	add	r3, r2
 800476c:	781b      	ldrb	r3, [r3, #0]
 800476e:	461a      	mov	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2b03      	cmp	r3, #3
 8004778:	d909      	bls.n	800478e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004782:	f023 0303 	bic.w	r3, r3, #3
 8004786:	1d1a      	adds	r2, r3, #4
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	659a      	str	r2, [r3, #88]	@ 0x58
 800478c:	e007      	b.n	800479e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004796:	f023 0303 	bic.w	r3, r3, #3
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3714      	adds	r7, #20
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	aaaaaaab 	.word	0xaaaaaaab
 80047b4:	08008c84 	.word	0x08008c84

080047b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c0:	2300      	movs	r3, #0
 80047c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d11f      	bne.n	8004812 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	2b03      	cmp	r3, #3
 80047d6:	d856      	bhi.n	8004886 <DMA_CheckFifoParam+0xce>
 80047d8:	a201      	add	r2, pc, #4	@ (adr r2, 80047e0 <DMA_CheckFifoParam+0x28>)
 80047da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047de:	bf00      	nop
 80047e0:	080047f1 	.word	0x080047f1
 80047e4:	08004803 	.word	0x08004803
 80047e8:	080047f1 	.word	0x080047f1
 80047ec:	08004887 	.word	0x08004887
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d046      	beq.n	800488a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004800:	e043      	b.n	800488a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004806:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800480a:	d140      	bne.n	800488e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004810:	e03d      	b.n	800488e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800481a:	d121      	bne.n	8004860 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	2b03      	cmp	r3, #3
 8004820:	d837      	bhi.n	8004892 <DMA_CheckFifoParam+0xda>
 8004822:	a201      	add	r2, pc, #4	@ (adr r2, 8004828 <DMA_CheckFifoParam+0x70>)
 8004824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004828:	08004839 	.word	0x08004839
 800482c:	0800483f 	.word	0x0800483f
 8004830:	08004839 	.word	0x08004839
 8004834:	08004851 	.word	0x08004851
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	73fb      	strb	r3, [r7, #15]
      break;
 800483c:	e030      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004842:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d025      	beq.n	8004896 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800484e:	e022      	b.n	8004896 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004854:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004858:	d11f      	bne.n	800489a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800485e:	e01c      	b.n	800489a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	2b02      	cmp	r3, #2
 8004864:	d903      	bls.n	800486e <DMA_CheckFifoParam+0xb6>
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	2b03      	cmp	r3, #3
 800486a:	d003      	beq.n	8004874 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800486c:	e018      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	73fb      	strb	r3, [r7, #15]
      break;
 8004872:	e015      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004878:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00e      	beq.n	800489e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	73fb      	strb	r3, [r7, #15]
      break;
 8004884:	e00b      	b.n	800489e <DMA_CheckFifoParam+0xe6>
      break;
 8004886:	bf00      	nop
 8004888:	e00a      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;
 800488a:	bf00      	nop
 800488c:	e008      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;
 800488e:	bf00      	nop
 8004890:	e006      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;
 8004892:	bf00      	nop
 8004894:	e004      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;
 8004896:	bf00      	nop
 8004898:	e002      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800489a:	bf00      	nop
 800489c:	e000      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;
 800489e:	bf00      	nop
    }
  } 
  
  return status; 
 80048a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3714      	adds	r7, #20
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop

080048b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b089      	sub	sp, #36	@ 0x24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80048ba:	2300      	movs	r3, #0
 80048bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80048be:	2300      	movs	r3, #0
 80048c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80048c2:	2300      	movs	r3, #0
 80048c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048c6:	2300      	movs	r3, #0
 80048c8:	61fb      	str	r3, [r7, #28]
 80048ca:	e159      	b.n	8004b80 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80048cc:	2201      	movs	r2, #1
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	fa02 f303 	lsl.w	r3, r2, r3
 80048d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	697a      	ldr	r2, [r7, #20]
 80048dc:	4013      	ands	r3, r2
 80048de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	f040 8148 	bne.w	8004b7a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f003 0303 	and.w	r3, r3, #3
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d005      	beq.n	8004902 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d130      	bne.n	8004964 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	005b      	lsls	r3, r3, #1
 800490c:	2203      	movs	r2, #3
 800490e:	fa02 f303 	lsl.w	r3, r2, r3
 8004912:	43db      	mvns	r3, r3
 8004914:	69ba      	ldr	r2, [r7, #24]
 8004916:	4013      	ands	r3, r2
 8004918:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	68da      	ldr	r2, [r3, #12]
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	005b      	lsls	r3, r3, #1
 8004922:	fa02 f303 	lsl.w	r3, r2, r3
 8004926:	69ba      	ldr	r2, [r7, #24]
 8004928:	4313      	orrs	r3, r2
 800492a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	69ba      	ldr	r2, [r7, #24]
 8004930:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004938:	2201      	movs	r2, #1
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	fa02 f303 	lsl.w	r3, r2, r3
 8004940:	43db      	mvns	r3, r3
 8004942:	69ba      	ldr	r2, [r7, #24]
 8004944:	4013      	ands	r3, r2
 8004946:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	091b      	lsrs	r3, r3, #4
 800494e:	f003 0201 	and.w	r2, r3, #1
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	fa02 f303 	lsl.w	r3, r2, r3
 8004958:	69ba      	ldr	r2, [r7, #24]
 800495a:	4313      	orrs	r3, r2
 800495c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	69ba      	ldr	r2, [r7, #24]
 8004962:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f003 0303 	and.w	r3, r3, #3
 800496c:	2b03      	cmp	r3, #3
 800496e:	d017      	beq.n	80049a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	2203      	movs	r2, #3
 800497c:	fa02 f303 	lsl.w	r3, r2, r3
 8004980:	43db      	mvns	r3, r3
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	4013      	ands	r3, r2
 8004986:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	689a      	ldr	r2, [r3, #8]
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	005b      	lsls	r3, r3, #1
 8004990:	fa02 f303 	lsl.w	r3, r2, r3
 8004994:	69ba      	ldr	r2, [r7, #24]
 8004996:	4313      	orrs	r3, r2
 8004998:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f003 0303 	and.w	r3, r3, #3
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d123      	bne.n	80049f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	08da      	lsrs	r2, r3, #3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	3208      	adds	r2, #8
 80049b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	f003 0307 	and.w	r3, r3, #7
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	220f      	movs	r2, #15
 80049c4:	fa02 f303 	lsl.w	r3, r2, r3
 80049c8:	43db      	mvns	r3, r3
 80049ca:	69ba      	ldr	r2, [r7, #24]
 80049cc:	4013      	ands	r3, r2
 80049ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	691a      	ldr	r2, [r3, #16]
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	f003 0307 	and.w	r3, r3, #7
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	fa02 f303 	lsl.w	r3, r2, r3
 80049e0:	69ba      	ldr	r2, [r7, #24]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	08da      	lsrs	r2, r3, #3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	3208      	adds	r2, #8
 80049ee:	69b9      	ldr	r1, [r7, #24]
 80049f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	005b      	lsls	r3, r3, #1
 80049fe:	2203      	movs	r2, #3
 8004a00:	fa02 f303 	lsl.w	r3, r2, r3
 8004a04:	43db      	mvns	r3, r3
 8004a06:	69ba      	ldr	r2, [r7, #24]
 8004a08:	4013      	ands	r3, r2
 8004a0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f003 0203 	and.w	r2, r3, #3
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	005b      	lsls	r3, r3, #1
 8004a18:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1c:	69ba      	ldr	r2, [r7, #24]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	f000 80a2 	beq.w	8004b7a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a36:	2300      	movs	r3, #0
 8004a38:	60fb      	str	r3, [r7, #12]
 8004a3a:	4b57      	ldr	r3, [pc, #348]	@ (8004b98 <HAL_GPIO_Init+0x2e8>)
 8004a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a3e:	4a56      	ldr	r2, [pc, #344]	@ (8004b98 <HAL_GPIO_Init+0x2e8>)
 8004a40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a44:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a46:	4b54      	ldr	r3, [pc, #336]	@ (8004b98 <HAL_GPIO_Init+0x2e8>)
 8004a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a4e:	60fb      	str	r3, [r7, #12]
 8004a50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a52:	4a52      	ldr	r2, [pc, #328]	@ (8004b9c <HAL_GPIO_Init+0x2ec>)
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	089b      	lsrs	r3, r3, #2
 8004a58:	3302      	adds	r3, #2
 8004a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	220f      	movs	r2, #15
 8004a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6e:	43db      	mvns	r3, r3
 8004a70:	69ba      	ldr	r2, [r7, #24]
 8004a72:	4013      	ands	r3, r2
 8004a74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a49      	ldr	r2, [pc, #292]	@ (8004ba0 <HAL_GPIO_Init+0x2f0>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d019      	beq.n	8004ab2 <HAL_GPIO_Init+0x202>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a48      	ldr	r2, [pc, #288]	@ (8004ba4 <HAL_GPIO_Init+0x2f4>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d013      	beq.n	8004aae <HAL_GPIO_Init+0x1fe>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a47      	ldr	r2, [pc, #284]	@ (8004ba8 <HAL_GPIO_Init+0x2f8>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d00d      	beq.n	8004aaa <HAL_GPIO_Init+0x1fa>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a46      	ldr	r2, [pc, #280]	@ (8004bac <HAL_GPIO_Init+0x2fc>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d007      	beq.n	8004aa6 <HAL_GPIO_Init+0x1f6>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a45      	ldr	r2, [pc, #276]	@ (8004bb0 <HAL_GPIO_Init+0x300>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d101      	bne.n	8004aa2 <HAL_GPIO_Init+0x1f2>
 8004a9e:	2304      	movs	r3, #4
 8004aa0:	e008      	b.n	8004ab4 <HAL_GPIO_Init+0x204>
 8004aa2:	2307      	movs	r3, #7
 8004aa4:	e006      	b.n	8004ab4 <HAL_GPIO_Init+0x204>
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e004      	b.n	8004ab4 <HAL_GPIO_Init+0x204>
 8004aaa:	2302      	movs	r3, #2
 8004aac:	e002      	b.n	8004ab4 <HAL_GPIO_Init+0x204>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e000      	b.n	8004ab4 <HAL_GPIO_Init+0x204>
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	69fa      	ldr	r2, [r7, #28]
 8004ab6:	f002 0203 	and.w	r2, r2, #3
 8004aba:	0092      	lsls	r2, r2, #2
 8004abc:	4093      	lsls	r3, r2
 8004abe:	69ba      	ldr	r2, [r7, #24]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ac4:	4935      	ldr	r1, [pc, #212]	@ (8004b9c <HAL_GPIO_Init+0x2ec>)
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	089b      	lsrs	r3, r3, #2
 8004aca:	3302      	adds	r3, #2
 8004acc:	69ba      	ldr	r2, [r7, #24]
 8004ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ad2:	4b38      	ldr	r3, [pc, #224]	@ (8004bb4 <HAL_GPIO_Init+0x304>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	43db      	mvns	r3, r3
 8004adc:	69ba      	ldr	r2, [r7, #24]
 8004ade:	4013      	ands	r3, r2
 8004ae0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d003      	beq.n	8004af6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004aee:	69ba      	ldr	r2, [r7, #24]
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004af6:	4a2f      	ldr	r2, [pc, #188]	@ (8004bb4 <HAL_GPIO_Init+0x304>)
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004afc:	4b2d      	ldr	r3, [pc, #180]	@ (8004bb4 <HAL_GPIO_Init+0x304>)
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	43db      	mvns	r3, r3
 8004b06:	69ba      	ldr	r2, [r7, #24]
 8004b08:	4013      	ands	r3, r2
 8004b0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d003      	beq.n	8004b20 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004b18:	69ba      	ldr	r2, [r7, #24]
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b20:	4a24      	ldr	r2, [pc, #144]	@ (8004bb4 <HAL_GPIO_Init+0x304>)
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004b26:	4b23      	ldr	r3, [pc, #140]	@ (8004bb4 <HAL_GPIO_Init+0x304>)
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	43db      	mvns	r3, r3
 8004b30:	69ba      	ldr	r2, [r7, #24]
 8004b32:	4013      	ands	r3, r2
 8004b34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d003      	beq.n	8004b4a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004b42:	69ba      	ldr	r2, [r7, #24]
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b4a:	4a1a      	ldr	r2, [pc, #104]	@ (8004bb4 <HAL_GPIO_Init+0x304>)
 8004b4c:	69bb      	ldr	r3, [r7, #24]
 8004b4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b50:	4b18      	ldr	r3, [pc, #96]	@ (8004bb4 <HAL_GPIO_Init+0x304>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	43db      	mvns	r3, r3
 8004b5a:	69ba      	ldr	r2, [r7, #24]
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d003      	beq.n	8004b74 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004b6c:	69ba      	ldr	r2, [r7, #24]
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b74:	4a0f      	ldr	r2, [pc, #60]	@ (8004bb4 <HAL_GPIO_Init+0x304>)
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	3301      	adds	r3, #1
 8004b7e:	61fb      	str	r3, [r7, #28]
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	2b0f      	cmp	r3, #15
 8004b84:	f67f aea2 	bls.w	80048cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b88:	bf00      	nop
 8004b8a:	bf00      	nop
 8004b8c:	3724      	adds	r7, #36	@ 0x24
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	40023800 	.word	0x40023800
 8004b9c:	40013800 	.word	0x40013800
 8004ba0:	40020000 	.word	0x40020000
 8004ba4:	40020400 	.word	0x40020400
 8004ba8:	40020800 	.word	0x40020800
 8004bac:	40020c00 	.word	0x40020c00
 8004bb0:	40021000 	.word	0x40021000
 8004bb4:	40013c00 	.word	0x40013c00

08004bb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	691a      	ldr	r2, [r3, #16]
 8004bc8:	887b      	ldrh	r3, [r7, #2]
 8004bca:	4013      	ands	r3, r2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d002      	beq.n	8004bd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	73fb      	strb	r3, [r7, #15]
 8004bd4:	e001      	b.n	8004bda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3714      	adds	r7, #20
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr

08004be8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	807b      	strh	r3, [r7, #2]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004bf8:	787b      	ldrb	r3, [r7, #1]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004bfe:	887a      	ldrh	r2, [r7, #2]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004c04:	e003      	b.n	8004c0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004c06:	887b      	ldrh	r3, [r7, #2]
 8004c08:	041a      	lsls	r2, r3, #16
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	619a      	str	r2, [r3, #24]
}
 8004c0e:	bf00      	nop
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
	...

08004c1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e267      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d075      	beq.n	8004d26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004c3a:	4b88      	ldr	r3, [pc, #544]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	f003 030c 	and.w	r3, r3, #12
 8004c42:	2b04      	cmp	r3, #4
 8004c44:	d00c      	beq.n	8004c60 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c46:	4b85      	ldr	r3, [pc, #532]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004c4e:	2b08      	cmp	r3, #8
 8004c50:	d112      	bne.n	8004c78 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c52:	4b82      	ldr	r3, [pc, #520]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c5e:	d10b      	bne.n	8004c78 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c60:	4b7e      	ldr	r3, [pc, #504]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d05b      	beq.n	8004d24 <HAL_RCC_OscConfig+0x108>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d157      	bne.n	8004d24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e242      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c80:	d106      	bne.n	8004c90 <HAL_RCC_OscConfig+0x74>
 8004c82:	4b76      	ldr	r3, [pc, #472]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a75      	ldr	r2, [pc, #468]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004c88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c8c:	6013      	str	r3, [r2, #0]
 8004c8e:	e01d      	b.n	8004ccc <HAL_RCC_OscConfig+0xb0>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c98:	d10c      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x98>
 8004c9a:	4b70      	ldr	r3, [pc, #448]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a6f      	ldr	r2, [pc, #444]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004ca0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ca4:	6013      	str	r3, [r2, #0]
 8004ca6:	4b6d      	ldr	r3, [pc, #436]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a6c      	ldr	r2, [pc, #432]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004cac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cb0:	6013      	str	r3, [r2, #0]
 8004cb2:	e00b      	b.n	8004ccc <HAL_RCC_OscConfig+0xb0>
 8004cb4:	4b69      	ldr	r3, [pc, #420]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a68      	ldr	r2, [pc, #416]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004cba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cbe:	6013      	str	r3, [r2, #0]
 8004cc0:	4b66      	ldr	r3, [pc, #408]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a65      	ldr	r2, [pc, #404]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004cc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d013      	beq.n	8004cfc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cd4:	f7ff f918 	bl	8003f08 <HAL_GetTick>
 8004cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cda:	e008      	b.n	8004cee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004cdc:	f7ff f914 	bl	8003f08 <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b64      	cmp	r3, #100	@ 0x64
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e207      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cee:	4b5b      	ldr	r3, [pc, #364]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d0f0      	beq.n	8004cdc <HAL_RCC_OscConfig+0xc0>
 8004cfa:	e014      	b.n	8004d26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cfc:	f7ff f904 	bl	8003f08 <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d04:	f7ff f900 	bl	8003f08 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b64      	cmp	r3, #100	@ 0x64
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e1f3      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d16:	4b51      	ldr	r3, [pc, #324]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1f0      	bne.n	8004d04 <HAL_RCC_OscConfig+0xe8>
 8004d22:	e000      	b.n	8004d26 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d063      	beq.n	8004dfa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004d32:	4b4a      	ldr	r3, [pc, #296]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f003 030c 	and.w	r3, r3, #12
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00b      	beq.n	8004d56 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d3e:	4b47      	ldr	r3, [pc, #284]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004d46:	2b08      	cmp	r3, #8
 8004d48:	d11c      	bne.n	8004d84 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d4a:	4b44      	ldr	r3, [pc, #272]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d116      	bne.n	8004d84 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d56:	4b41      	ldr	r3, [pc, #260]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d005      	beq.n	8004d6e <HAL_RCC_OscConfig+0x152>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d001      	beq.n	8004d6e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e1c7      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d6e:	4b3b      	ldr	r3, [pc, #236]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	00db      	lsls	r3, r3, #3
 8004d7c:	4937      	ldr	r1, [pc, #220]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d82:	e03a      	b.n	8004dfa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d020      	beq.n	8004dce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d8c:	4b34      	ldr	r3, [pc, #208]	@ (8004e60 <HAL_RCC_OscConfig+0x244>)
 8004d8e:	2201      	movs	r2, #1
 8004d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d92:	f7ff f8b9 	bl	8003f08 <HAL_GetTick>
 8004d96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d98:	e008      	b.n	8004dac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d9a:	f7ff f8b5 	bl	8003f08 <HAL_GetTick>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	d901      	bls.n	8004dac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e1a8      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dac:	4b2b      	ldr	r3, [pc, #172]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d0f0      	beq.n	8004d9a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004db8:	4b28      	ldr	r3, [pc, #160]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	00db      	lsls	r3, r3, #3
 8004dc6:	4925      	ldr	r1, [pc, #148]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	600b      	str	r3, [r1, #0]
 8004dcc:	e015      	b.n	8004dfa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004dce:	4b24      	ldr	r3, [pc, #144]	@ (8004e60 <HAL_RCC_OscConfig+0x244>)
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd4:	f7ff f898 	bl	8003f08 <HAL_GetTick>
 8004dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dda:	e008      	b.n	8004dee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ddc:	f7ff f894 	bl	8003f08 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d901      	bls.n	8004dee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e187      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dee:	4b1b      	ldr	r3, [pc, #108]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1f0      	bne.n	8004ddc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 0308 	and.w	r3, r3, #8
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d036      	beq.n	8004e74 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	695b      	ldr	r3, [r3, #20]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d016      	beq.n	8004e3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e0e:	4b15      	ldr	r3, [pc, #84]	@ (8004e64 <HAL_RCC_OscConfig+0x248>)
 8004e10:	2201      	movs	r2, #1
 8004e12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e14:	f7ff f878 	bl	8003f08 <HAL_GetTick>
 8004e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e1a:	e008      	b.n	8004e2e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e1c:	f7ff f874 	bl	8003f08 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e167      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004e5c <HAL_RCC_OscConfig+0x240>)
 8004e30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d0f0      	beq.n	8004e1c <HAL_RCC_OscConfig+0x200>
 8004e3a:	e01b      	b.n	8004e74 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e3c:	4b09      	ldr	r3, [pc, #36]	@ (8004e64 <HAL_RCC_OscConfig+0x248>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e42:	f7ff f861 	bl	8003f08 <HAL_GetTick>
 8004e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e48:	e00e      	b.n	8004e68 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e4a:	f7ff f85d 	bl	8003f08 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d907      	bls.n	8004e68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e150      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
 8004e5c:	40023800 	.word	0x40023800
 8004e60:	42470000 	.word	0x42470000
 8004e64:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e68:	4b88      	ldr	r3, [pc, #544]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004e6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1ea      	bne.n	8004e4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0304 	and.w	r3, r3, #4
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 8097 	beq.w	8004fb0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e82:	2300      	movs	r3, #0
 8004e84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e86:	4b81      	ldr	r3, [pc, #516]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d10f      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e92:	2300      	movs	r3, #0
 8004e94:	60bb      	str	r3, [r7, #8]
 8004e96:	4b7d      	ldr	r3, [pc, #500]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9a:	4a7c      	ldr	r2, [pc, #496]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004e9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ea0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ea2:	4b7a      	ldr	r3, [pc, #488]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eaa:	60bb      	str	r3, [r7, #8]
 8004eac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eb2:	4b77      	ldr	r3, [pc, #476]	@ (8005090 <HAL_RCC_OscConfig+0x474>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d118      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ebe:	4b74      	ldr	r3, [pc, #464]	@ (8005090 <HAL_RCC_OscConfig+0x474>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a73      	ldr	r2, [pc, #460]	@ (8005090 <HAL_RCC_OscConfig+0x474>)
 8004ec4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004eca:	f7ff f81d 	bl	8003f08 <HAL_GetTick>
 8004ece:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ed0:	e008      	b.n	8004ee4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ed2:	f7ff f819 	bl	8003f08 <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d901      	bls.n	8004ee4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e10c      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ee4:	4b6a      	ldr	r3, [pc, #424]	@ (8005090 <HAL_RCC_OscConfig+0x474>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d0f0      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d106      	bne.n	8004f06 <HAL_RCC_OscConfig+0x2ea>
 8004ef8:	4b64      	ldr	r3, [pc, #400]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004efa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004efc:	4a63      	ldr	r2, [pc, #396]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004efe:	f043 0301 	orr.w	r3, r3, #1
 8004f02:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f04:	e01c      	b.n	8004f40 <HAL_RCC_OscConfig+0x324>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	2b05      	cmp	r3, #5
 8004f0c:	d10c      	bne.n	8004f28 <HAL_RCC_OscConfig+0x30c>
 8004f0e:	4b5f      	ldr	r3, [pc, #380]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004f10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f12:	4a5e      	ldr	r2, [pc, #376]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004f14:	f043 0304 	orr.w	r3, r3, #4
 8004f18:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f1a:	4b5c      	ldr	r3, [pc, #368]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f1e:	4a5b      	ldr	r2, [pc, #364]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004f20:	f043 0301 	orr.w	r3, r3, #1
 8004f24:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f26:	e00b      	b.n	8004f40 <HAL_RCC_OscConfig+0x324>
 8004f28:	4b58      	ldr	r3, [pc, #352]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f2c:	4a57      	ldr	r2, [pc, #348]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004f2e:	f023 0301 	bic.w	r3, r3, #1
 8004f32:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f34:	4b55      	ldr	r3, [pc, #340]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004f36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f38:	4a54      	ldr	r2, [pc, #336]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004f3a:	f023 0304 	bic.w	r3, r3, #4
 8004f3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d015      	beq.n	8004f74 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f48:	f7fe ffde 	bl	8003f08 <HAL_GetTick>
 8004f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f4e:	e00a      	b.n	8004f66 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f50:	f7fe ffda 	bl	8003f08 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d901      	bls.n	8004f66 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	e0cb      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f66:	4b49      	ldr	r3, [pc, #292]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f6a:	f003 0302 	and.w	r3, r3, #2
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d0ee      	beq.n	8004f50 <HAL_RCC_OscConfig+0x334>
 8004f72:	e014      	b.n	8004f9e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f74:	f7fe ffc8 	bl	8003f08 <HAL_GetTick>
 8004f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f7a:	e00a      	b.n	8004f92 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f7c:	f7fe ffc4 	bl	8003f08 <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e0b5      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f92:	4b3e      	ldr	r3, [pc, #248]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1ee      	bne.n	8004f7c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f9e:	7dfb      	ldrb	r3, [r7, #23]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d105      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fa4:	4b39      	ldr	r3, [pc, #228]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa8:	4a38      	ldr	r2, [pc, #224]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004faa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	f000 80a1 	beq.w	80050fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004fba:	4b34      	ldr	r3, [pc, #208]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f003 030c 	and.w	r3, r3, #12
 8004fc2:	2b08      	cmp	r3, #8
 8004fc4:	d05c      	beq.n	8005080 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d141      	bne.n	8005052 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fce:	4b31      	ldr	r3, [pc, #196]	@ (8005094 <HAL_RCC_OscConfig+0x478>)
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fd4:	f7fe ff98 	bl	8003f08 <HAL_GetTick>
 8004fd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fda:	e008      	b.n	8004fee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fdc:	f7fe ff94 	bl	8003f08 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d901      	bls.n	8004fee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e087      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fee:	4b27      	ldr	r3, [pc, #156]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1f0      	bne.n	8004fdc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	69da      	ldr	r2, [r3, #28]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a1b      	ldr	r3, [r3, #32]
 8005002:	431a      	orrs	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005008:	019b      	lsls	r3, r3, #6
 800500a:	431a      	orrs	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005010:	085b      	lsrs	r3, r3, #1
 8005012:	3b01      	subs	r3, #1
 8005014:	041b      	lsls	r3, r3, #16
 8005016:	431a      	orrs	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501c:	061b      	lsls	r3, r3, #24
 800501e:	491b      	ldr	r1, [pc, #108]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8005020:	4313      	orrs	r3, r2
 8005022:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005024:	4b1b      	ldr	r3, [pc, #108]	@ (8005094 <HAL_RCC_OscConfig+0x478>)
 8005026:	2201      	movs	r2, #1
 8005028:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800502a:	f7fe ff6d 	bl	8003f08 <HAL_GetTick>
 800502e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005030:	e008      	b.n	8005044 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005032:	f7fe ff69 	bl	8003f08 <HAL_GetTick>
 8005036:	4602      	mov	r2, r0
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	2b02      	cmp	r3, #2
 800503e:	d901      	bls.n	8005044 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e05c      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005044:	4b11      	ldr	r3, [pc, #68]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d0f0      	beq.n	8005032 <HAL_RCC_OscConfig+0x416>
 8005050:	e054      	b.n	80050fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005052:	4b10      	ldr	r3, [pc, #64]	@ (8005094 <HAL_RCC_OscConfig+0x478>)
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005058:	f7fe ff56 	bl	8003f08 <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005060:	f7fe ff52 	bl	8003f08 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e045      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005072:	4b06      	ldr	r3, [pc, #24]	@ (800508c <HAL_RCC_OscConfig+0x470>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0x444>
 800507e:	e03d      	b.n	80050fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	2b01      	cmp	r3, #1
 8005086:	d107      	bne.n	8005098 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e038      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
 800508c:	40023800 	.word	0x40023800
 8005090:	40007000 	.word	0x40007000
 8005094:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005098:	4b1b      	ldr	r3, [pc, #108]	@ (8005108 <HAL_RCC_OscConfig+0x4ec>)
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	699b      	ldr	r3, [r3, #24]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d028      	beq.n	80050f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d121      	bne.n	80050f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050be:	429a      	cmp	r2, r3
 80050c0:	d11a      	bne.n	80050f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050c2:	68fa      	ldr	r2, [r7, #12]
 80050c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80050c8:	4013      	ands	r3, r2
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80050ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d111      	bne.n	80050f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050de:	085b      	lsrs	r3, r3, #1
 80050e0:	3b01      	subs	r3, #1
 80050e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d107      	bne.n	80050f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d001      	beq.n	80050fc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e000      	b.n	80050fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3718      	adds	r7, #24
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	40023800 	.word	0x40023800

0800510c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d101      	bne.n	8005120 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e0cc      	b.n	80052ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005120:	4b68      	ldr	r3, [pc, #416]	@ (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0307 	and.w	r3, r3, #7
 8005128:	683a      	ldr	r2, [r7, #0]
 800512a:	429a      	cmp	r2, r3
 800512c:	d90c      	bls.n	8005148 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800512e:	4b65      	ldr	r3, [pc, #404]	@ (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005130:	683a      	ldr	r2, [r7, #0]
 8005132:	b2d2      	uxtb	r2, r2
 8005134:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005136:	4b63      	ldr	r3, [pc, #396]	@ (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0307 	and.w	r3, r3, #7
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	429a      	cmp	r2, r3
 8005142:	d001      	beq.n	8005148 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e0b8      	b.n	80052ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0302 	and.w	r3, r3, #2
 8005150:	2b00      	cmp	r3, #0
 8005152:	d020      	beq.n	8005196 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0304 	and.w	r3, r3, #4
 800515c:	2b00      	cmp	r3, #0
 800515e:	d005      	beq.n	800516c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005160:	4b59      	ldr	r3, [pc, #356]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	4a58      	ldr	r2, [pc, #352]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005166:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800516a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0308 	and.w	r3, r3, #8
 8005174:	2b00      	cmp	r3, #0
 8005176:	d005      	beq.n	8005184 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005178:	4b53      	ldr	r3, [pc, #332]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	4a52      	ldr	r2, [pc, #328]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 800517e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005182:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005184:	4b50      	ldr	r3, [pc, #320]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	494d      	ldr	r1, [pc, #308]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005192:	4313      	orrs	r3, r2
 8005194:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d044      	beq.n	800522c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d107      	bne.n	80051ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051aa:	4b47      	ldr	r3, [pc, #284]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d119      	bne.n	80051ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e07f      	b.n	80052ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d003      	beq.n	80051ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80051c6:	2b03      	cmp	r3, #3
 80051c8:	d107      	bne.n	80051da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051ca:	4b3f      	ldr	r3, [pc, #252]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d109      	bne.n	80051ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e06f      	b.n	80052ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051da:	4b3b      	ldr	r3, [pc, #236]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d101      	bne.n	80051ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e067      	b.n	80052ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051ea:	4b37      	ldr	r3, [pc, #220]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	f023 0203 	bic.w	r2, r3, #3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	4934      	ldr	r1, [pc, #208]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 80051f8:	4313      	orrs	r3, r2
 80051fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051fc:	f7fe fe84 	bl	8003f08 <HAL_GetTick>
 8005200:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005202:	e00a      	b.n	800521a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005204:	f7fe fe80 	bl	8003f08 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005212:	4293      	cmp	r3, r2
 8005214:	d901      	bls.n	800521a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e04f      	b.n	80052ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800521a:	4b2b      	ldr	r3, [pc, #172]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	f003 020c 	and.w	r2, r3, #12
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	429a      	cmp	r2, r3
 800522a:	d1eb      	bne.n	8005204 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800522c:	4b25      	ldr	r3, [pc, #148]	@ (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 0307 	and.w	r3, r3, #7
 8005234:	683a      	ldr	r2, [r7, #0]
 8005236:	429a      	cmp	r2, r3
 8005238:	d20c      	bcs.n	8005254 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800523a:	4b22      	ldr	r3, [pc, #136]	@ (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 800523c:	683a      	ldr	r2, [r7, #0]
 800523e:	b2d2      	uxtb	r2, r2
 8005240:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005242:	4b20      	ldr	r3, [pc, #128]	@ (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0307 	and.w	r3, r3, #7
 800524a:	683a      	ldr	r2, [r7, #0]
 800524c:	429a      	cmp	r2, r3
 800524e:	d001      	beq.n	8005254 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e032      	b.n	80052ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0304 	and.w	r3, r3, #4
 800525c:	2b00      	cmp	r3, #0
 800525e:	d008      	beq.n	8005272 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005260:	4b19      	ldr	r3, [pc, #100]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	4916      	ldr	r1, [pc, #88]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 800526e:	4313      	orrs	r3, r2
 8005270:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 0308 	and.w	r3, r3, #8
 800527a:	2b00      	cmp	r3, #0
 800527c:	d009      	beq.n	8005292 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800527e:	4b12      	ldr	r3, [pc, #72]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	00db      	lsls	r3, r3, #3
 800528c:	490e      	ldr	r1, [pc, #56]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 800528e:	4313      	orrs	r3, r2
 8005290:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005292:	f000 f821 	bl	80052d8 <HAL_RCC_GetSysClockFreq>
 8005296:	4602      	mov	r2, r0
 8005298:	4b0b      	ldr	r3, [pc, #44]	@ (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	091b      	lsrs	r3, r3, #4
 800529e:	f003 030f 	and.w	r3, r3, #15
 80052a2:	490a      	ldr	r1, [pc, #40]	@ (80052cc <HAL_RCC_ClockConfig+0x1c0>)
 80052a4:	5ccb      	ldrb	r3, [r1, r3]
 80052a6:	fa22 f303 	lsr.w	r3, r2, r3
 80052aa:	4a09      	ldr	r2, [pc, #36]	@ (80052d0 <HAL_RCC_ClockConfig+0x1c4>)
 80052ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80052ae:	4b09      	ldr	r3, [pc, #36]	@ (80052d4 <HAL_RCC_ClockConfig+0x1c8>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7fe fde4 	bl	8003e80 <HAL_InitTick>

  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	40023c00 	.word	0x40023c00
 80052c8:	40023800 	.word	0x40023800
 80052cc:	08008c74 	.word	0x08008c74
 80052d0:	20000064 	.word	0x20000064
 80052d4:	20000068 	.word	0x20000068

080052d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052dc:	b090      	sub	sp, #64	@ 0x40
 80052de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80052e0:	2300      	movs	r3, #0
 80052e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80052e4:	2300      	movs	r3, #0
 80052e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052e8:	2300      	movs	r3, #0
 80052ea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80052ec:	2300      	movs	r3, #0
 80052ee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80052f0:	4b59      	ldr	r3, [pc, #356]	@ (8005458 <HAL_RCC_GetSysClockFreq+0x180>)
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	f003 030c 	and.w	r3, r3, #12
 80052f8:	2b08      	cmp	r3, #8
 80052fa:	d00d      	beq.n	8005318 <HAL_RCC_GetSysClockFreq+0x40>
 80052fc:	2b08      	cmp	r3, #8
 80052fe:	f200 80a1 	bhi.w	8005444 <HAL_RCC_GetSysClockFreq+0x16c>
 8005302:	2b00      	cmp	r3, #0
 8005304:	d002      	beq.n	800530c <HAL_RCC_GetSysClockFreq+0x34>
 8005306:	2b04      	cmp	r3, #4
 8005308:	d003      	beq.n	8005312 <HAL_RCC_GetSysClockFreq+0x3a>
 800530a:	e09b      	b.n	8005444 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800530c:	4b53      	ldr	r3, [pc, #332]	@ (800545c <HAL_RCC_GetSysClockFreq+0x184>)
 800530e:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8005310:	e09b      	b.n	800544a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005312:	4b53      	ldr	r3, [pc, #332]	@ (8005460 <HAL_RCC_GetSysClockFreq+0x188>)
 8005314:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005316:	e098      	b.n	800544a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005318:	4b4f      	ldr	r3, [pc, #316]	@ (8005458 <HAL_RCC_GetSysClockFreq+0x180>)
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005320:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005322:	4b4d      	ldr	r3, [pc, #308]	@ (8005458 <HAL_RCC_GetSysClockFreq+0x180>)
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d028      	beq.n	8005380 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800532e:	4b4a      	ldr	r3, [pc, #296]	@ (8005458 <HAL_RCC_GetSysClockFreq+0x180>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	099b      	lsrs	r3, r3, #6
 8005334:	2200      	movs	r2, #0
 8005336:	623b      	str	r3, [r7, #32]
 8005338:	627a      	str	r2, [r7, #36]	@ 0x24
 800533a:	6a3b      	ldr	r3, [r7, #32]
 800533c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005340:	2100      	movs	r1, #0
 8005342:	4b47      	ldr	r3, [pc, #284]	@ (8005460 <HAL_RCC_GetSysClockFreq+0x188>)
 8005344:	fb03 f201 	mul.w	r2, r3, r1
 8005348:	2300      	movs	r3, #0
 800534a:	fb00 f303 	mul.w	r3, r0, r3
 800534e:	4413      	add	r3, r2
 8005350:	4a43      	ldr	r2, [pc, #268]	@ (8005460 <HAL_RCC_GetSysClockFreq+0x188>)
 8005352:	fba0 1202 	umull	r1, r2, r0, r2
 8005356:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005358:	460a      	mov	r2, r1
 800535a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800535c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800535e:	4413      	add	r3, r2
 8005360:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005364:	2200      	movs	r2, #0
 8005366:	61bb      	str	r3, [r7, #24]
 8005368:	61fa      	str	r2, [r7, #28]
 800536a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800536e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005372:	f7fb fb73 	bl	8000a5c <__aeabi_uldivmod>
 8005376:	4602      	mov	r2, r0
 8005378:	460b      	mov	r3, r1
 800537a:	4613      	mov	r3, r2
 800537c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800537e:	e053      	b.n	8005428 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005380:	4b35      	ldr	r3, [pc, #212]	@ (8005458 <HAL_RCC_GetSysClockFreq+0x180>)
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	099b      	lsrs	r3, r3, #6
 8005386:	2200      	movs	r2, #0
 8005388:	613b      	str	r3, [r7, #16]
 800538a:	617a      	str	r2, [r7, #20]
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005392:	f04f 0b00 	mov.w	fp, #0
 8005396:	4652      	mov	r2, sl
 8005398:	465b      	mov	r3, fp
 800539a:	f04f 0000 	mov.w	r0, #0
 800539e:	f04f 0100 	mov.w	r1, #0
 80053a2:	0159      	lsls	r1, r3, #5
 80053a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053a8:	0150      	lsls	r0, r2, #5
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	ebb2 080a 	subs.w	r8, r2, sl
 80053b2:	eb63 090b 	sbc.w	r9, r3, fp
 80053b6:	f04f 0200 	mov.w	r2, #0
 80053ba:	f04f 0300 	mov.w	r3, #0
 80053be:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80053c2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80053c6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80053ca:	ebb2 0408 	subs.w	r4, r2, r8
 80053ce:	eb63 0509 	sbc.w	r5, r3, r9
 80053d2:	f04f 0200 	mov.w	r2, #0
 80053d6:	f04f 0300 	mov.w	r3, #0
 80053da:	00eb      	lsls	r3, r5, #3
 80053dc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053e0:	00e2      	lsls	r2, r4, #3
 80053e2:	4614      	mov	r4, r2
 80053e4:	461d      	mov	r5, r3
 80053e6:	eb14 030a 	adds.w	r3, r4, sl
 80053ea:	603b      	str	r3, [r7, #0]
 80053ec:	eb45 030b 	adc.w	r3, r5, fp
 80053f0:	607b      	str	r3, [r7, #4]
 80053f2:	f04f 0200 	mov.w	r2, #0
 80053f6:	f04f 0300 	mov.w	r3, #0
 80053fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053fe:	4629      	mov	r1, r5
 8005400:	028b      	lsls	r3, r1, #10
 8005402:	4621      	mov	r1, r4
 8005404:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005408:	4621      	mov	r1, r4
 800540a:	028a      	lsls	r2, r1, #10
 800540c:	4610      	mov	r0, r2
 800540e:	4619      	mov	r1, r3
 8005410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005412:	2200      	movs	r2, #0
 8005414:	60bb      	str	r3, [r7, #8]
 8005416:	60fa      	str	r2, [r7, #12]
 8005418:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800541c:	f7fb fb1e 	bl	8000a5c <__aeabi_uldivmod>
 8005420:	4602      	mov	r2, r0
 8005422:	460b      	mov	r3, r1
 8005424:	4613      	mov	r3, r2
 8005426:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005428:	4b0b      	ldr	r3, [pc, #44]	@ (8005458 <HAL_RCC_GetSysClockFreq+0x180>)
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	0c1b      	lsrs	r3, r3, #16
 800542e:	f003 0303 	and.w	r3, r3, #3
 8005432:	3301      	adds	r3, #1
 8005434:	005b      	lsls	r3, r3, #1
 8005436:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8005438:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800543a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800543c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005440:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005442:	e002      	b.n	800544a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005444:	4b05      	ldr	r3, [pc, #20]	@ (800545c <HAL_RCC_GetSysClockFreq+0x184>)
 8005446:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005448:	bf00      	nop
    }
  }
  return sysclockfreq;
 800544a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800544c:	4618      	mov	r0, r3
 800544e:	3740      	adds	r7, #64	@ 0x40
 8005450:	46bd      	mov	sp, r7
 8005452:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005456:	bf00      	nop
 8005458:	40023800 	.word	0x40023800
 800545c:	00f42400 	.word	0x00f42400
 8005460:	016e3600 	.word	0x016e3600

08005464 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b086      	sub	sp, #24
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800546c:	2300      	movs	r3, #0
 800546e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005470:	2300      	movs	r3, #0
 8005472:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0301 	and.w	r3, r3, #1
 800547c:	2b00      	cmp	r3, #0
 800547e:	d105      	bne.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005488:	2b00      	cmp	r3, #0
 800548a:	d038      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800548c:	4b68      	ldr	r3, [pc, #416]	@ (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800548e:	2200      	movs	r2, #0
 8005490:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005492:	f7fe fd39 	bl	8003f08 <HAL_GetTick>
 8005496:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005498:	e008      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800549a:	f7fe fd35 	bl	8003f08 <HAL_GetTick>
 800549e:	4602      	mov	r2, r0
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	2b02      	cmp	r3, #2
 80054a6:	d901      	bls.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054a8:	2303      	movs	r3, #3
 80054aa:	e0bd      	b.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80054ac:	4b61      	ldr	r3, [pc, #388]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1f0      	bne.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	019b      	lsls	r3, r3, #6
 80054c2:	431a      	orrs	r2, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	071b      	lsls	r3, r3, #28
 80054ca:	495a      	ldr	r1, [pc, #360]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80054d2:	4b57      	ldr	r3, [pc, #348]	@ (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80054d4:	2201      	movs	r2, #1
 80054d6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80054d8:	f7fe fd16 	bl	8003f08 <HAL_GetTick>
 80054dc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054de:	e008      	b.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80054e0:	f7fe fd12 	bl	8003f08 <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d901      	bls.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e09a      	b.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054f2:	4b50      	ldr	r3, [pc, #320]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d0f0      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0302 	and.w	r3, r3, #2
 8005506:	2b00      	cmp	r3, #0
 8005508:	f000 8083 	beq.w	8005612 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800550c:	2300      	movs	r3, #0
 800550e:	60fb      	str	r3, [r7, #12]
 8005510:	4b48      	ldr	r3, [pc, #288]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005514:	4a47      	ldr	r2, [pc, #284]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005516:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800551a:	6413      	str	r3, [r2, #64]	@ 0x40
 800551c:	4b45      	ldr	r3, [pc, #276]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800551e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005524:	60fb      	str	r3, [r7, #12]
 8005526:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005528:	4b43      	ldr	r3, [pc, #268]	@ (8005638 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a42      	ldr	r2, [pc, #264]	@ (8005638 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800552e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005532:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005534:	f7fe fce8 	bl	8003f08 <HAL_GetTick>
 8005538:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800553a:	e008      	b.n	800554e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800553c:	f7fe fce4 	bl	8003f08 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	2b02      	cmp	r3, #2
 8005548:	d901      	bls.n	800554e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e06c      	b.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800554e:	4b3a      	ldr	r3, [pc, #232]	@ (8005638 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005556:	2b00      	cmp	r3, #0
 8005558:	d0f0      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800555a:	4b36      	ldr	r3, [pc, #216]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800555c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800555e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005562:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d02f      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x166>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005572:	693a      	ldr	r2, [r7, #16]
 8005574:	429a      	cmp	r2, r3
 8005576:	d028      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005578:	4b2e      	ldr	r3, [pc, #184]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800557a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800557c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005580:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005582:	4b2e      	ldr	r3, [pc, #184]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005584:	2201      	movs	r2, #1
 8005586:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005588:	4b2c      	ldr	r3, [pc, #176]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800558a:	2200      	movs	r2, #0
 800558c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800558e:	4a29      	ldr	r2, [pc, #164]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005594:	4b27      	ldr	r3, [pc, #156]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005598:	f003 0301 	and.w	r3, r3, #1
 800559c:	2b01      	cmp	r3, #1
 800559e:	d114      	bne.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80055a0:	f7fe fcb2 	bl	8003f08 <HAL_GetTick>
 80055a4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055a6:	e00a      	b.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055a8:	f7fe fcae 	bl	8003f08 <HAL_GetTick>
 80055ac:	4602      	mov	r2, r0
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d901      	bls.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e034      	b.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055be:	4b1d      	ldr	r3, [pc, #116]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055c2:	f003 0302 	and.w	r3, r3, #2
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d0ee      	beq.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055d6:	d10d      	bne.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80055d8:	4b16      	ldr	r3, [pc, #88]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	691b      	ldr	r3, [r3, #16]
 80055e4:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80055e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ec:	4911      	ldr	r1, [pc, #68]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055ee:	4313      	orrs	r3, r2
 80055f0:	608b      	str	r3, [r1, #8]
 80055f2:	e005      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80055f4:	4b0f      	ldr	r3, [pc, #60]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	4a0e      	ldr	r2, [pc, #56]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055fa:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80055fe:	6093      	str	r3, [r2, #8]
 8005600:	4b0c      	ldr	r3, [pc, #48]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005602:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	691b      	ldr	r3, [r3, #16]
 8005608:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800560c:	4909      	ldr	r1, [pc, #36]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800560e:	4313      	orrs	r3, r2
 8005610:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0308 	and.w	r3, r3, #8
 800561a:	2b00      	cmp	r3, #0
 800561c:	d003      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	7d1a      	ldrb	r2, [r3, #20]
 8005622:	4b07      	ldr	r3, [pc, #28]	@ (8005640 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005624:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005626:	2300      	movs	r3, #0
}
 8005628:	4618      	mov	r0, r3
 800562a:	3718      	adds	r7, #24
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	42470068 	.word	0x42470068
 8005634:	40023800 	.word	0x40023800
 8005638:	40007000 	.word	0x40007000
 800563c:	42470e40 	.word	0x42470e40
 8005640:	424711e0 	.word	0x424711e0

08005644 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e073      	b.n	8005742 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	7f5b      	ldrb	r3, [r3, #29]
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b00      	cmp	r3, #0
 8005662:	d105      	bne.n	8005670 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f7fe f996 	bl	800399c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2202      	movs	r2, #2
 8005674:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	f003 0310 	and.w	r3, r3, #16
 8005680:	2b10      	cmp	r3, #16
 8005682:	d055      	beq.n	8005730 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	22ca      	movs	r2, #202	@ 0xca
 800568a:	625a      	str	r2, [r3, #36]	@ 0x24
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2253      	movs	r2, #83	@ 0x53
 8005692:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 fa49 	bl	8005b2c <RTC_EnterInitMode>
 800569a:	4603      	mov	r3, r0
 800569c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800569e:	7bfb      	ldrb	r3, [r7, #15]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d12c      	bne.n	80056fe <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	6812      	ldr	r2, [r2, #0]
 80056ae:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80056b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056b6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6899      	ldr	r1, [r3, #8]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	685a      	ldr	r2, [r3, #4]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	431a      	orrs	r2, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	695b      	ldr	r3, [r3, #20]
 80056cc:	431a      	orrs	r2, r3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	430a      	orrs	r2, r1
 80056d4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	68d2      	ldr	r2, [r2, #12]
 80056de:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6919      	ldr	r1, [r3, #16]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	041a      	lsls	r2, r3, #16
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	430a      	orrs	r2, r1
 80056f2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f000 fa50 	bl	8005b9a <RTC_ExitInitMode>
 80056fa:	4603      	mov	r3, r0
 80056fc:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80056fe:	7bfb      	ldrb	r3, [r7, #15]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d110      	bne.n	8005726 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005712:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	699a      	ldr	r2, [r3, #24]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	430a      	orrs	r2, r1
 8005724:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	22ff      	movs	r2, #255	@ 0xff
 800572c:	625a      	str	r2, [r3, #36]	@ 0x24
 800572e:	e001      	b.n	8005734 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005730:	2300      	movs	r3, #0
 8005732:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005734:	7bfb      	ldrb	r3, [r7, #15]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d102      	bne.n	8005740 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2201      	movs	r2, #1
 800573e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005740:	7bfb      	ldrb	r3, [r7, #15]
}
 8005742:	4618      	mov	r0, r3
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}

0800574a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800574a:	b590      	push	{r4, r7, lr}
 800574c:	b087      	sub	sp, #28
 800574e:	af00      	add	r7, sp, #0
 8005750:	60f8      	str	r0, [r7, #12]
 8005752:	60b9      	str	r1, [r7, #8]
 8005754:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005756:	2300      	movs	r3, #0
 8005758:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	7f1b      	ldrb	r3, [r3, #28]
 800575e:	2b01      	cmp	r3, #1
 8005760:	d101      	bne.n	8005766 <HAL_RTC_SetTime+0x1c>
 8005762:	2302      	movs	r3, #2
 8005764:	e087      	b.n	8005876 <HAL_RTC_SetTime+0x12c>
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2201      	movs	r2, #1
 800576a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2202      	movs	r2, #2
 8005770:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d126      	bne.n	80057c6 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005782:	2b00      	cmp	r3, #0
 8005784:	d102      	bne.n	800578c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	2200      	movs	r2, #0
 800578a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	4618      	mov	r0, r3
 8005792:	f000 fa27 	bl	8005be4 <RTC_ByteToBcd2>
 8005796:	4603      	mov	r3, r0
 8005798:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	785b      	ldrb	r3, [r3, #1]
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 fa20 	bl	8005be4 <RTC_ByteToBcd2>
 80057a4:	4603      	mov	r3, r0
 80057a6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80057a8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	789b      	ldrb	r3, [r3, #2]
 80057ae:	4618      	mov	r0, r3
 80057b0:	f000 fa18 	bl	8005be4 <RTC_ByteToBcd2>
 80057b4:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80057b6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	78db      	ldrb	r3, [r3, #3]
 80057be:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80057c0:	4313      	orrs	r3, r2
 80057c2:	617b      	str	r3, [r7, #20]
 80057c4:	e018      	b.n	80057f8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d102      	bne.n	80057da <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	2200      	movs	r2, #0
 80057d8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	785b      	ldrb	r3, [r3, #1]
 80057e4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80057e6:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80057e8:	68ba      	ldr	r2, [r7, #8]
 80057ea:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80057ec:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	78db      	ldrb	r3, [r3, #3]
 80057f2:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80057f4:	4313      	orrs	r3, r2
 80057f6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	22ca      	movs	r2, #202	@ 0xca
 80057fe:	625a      	str	r2, [r3, #36]	@ 0x24
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2253      	movs	r2, #83	@ 0x53
 8005806:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f000 f98f 	bl	8005b2c <RTC_EnterInitMode>
 800580e:	4603      	mov	r3, r0
 8005810:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005812:	7cfb      	ldrb	r3, [r7, #19]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d120      	bne.n	800585a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005822:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005826:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	689a      	ldr	r2, [r3, #8]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005836:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6899      	ldr	r1, [r3, #8]
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	68da      	ldr	r2, [r3, #12]
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	431a      	orrs	r2, r3
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	430a      	orrs	r2, r1
 800584e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f000 f9a2 	bl	8005b9a <RTC_ExitInitMode>
 8005856:	4603      	mov	r3, r0
 8005858:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800585a:	7cfb      	ldrb	r3, [r7, #19]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d102      	bne.n	8005866 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2201      	movs	r2, #1
 8005864:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	22ff      	movs	r2, #255	@ 0xff
 800586c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	771a      	strb	r2, [r3, #28]

  return status;
 8005874:	7cfb      	ldrb	r3, [r7, #19]
}
 8005876:	4618      	mov	r0, r3
 8005878:	371c      	adds	r7, #28
 800587a:	46bd      	mov	sp, r7
 800587c:	bd90      	pop	{r4, r7, pc}

0800587e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800587e:	b580      	push	{r7, lr}
 8005880:	b086      	sub	sp, #24
 8005882:	af00      	add	r7, sp, #0
 8005884:	60f8      	str	r0, [r7, #12]
 8005886:	60b9      	str	r1, [r7, #8]
 8005888:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800588a:	2300      	movs	r3, #0
 800588c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80058b0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80058b4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	0c1b      	lsrs	r3, r3, #16
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058c0:	b2da      	uxtb	r2, r3
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	0a1b      	lsrs	r3, r3, #8
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058d0:	b2da      	uxtb	r2, r3
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058de:	b2da      	uxtb	r2, r3
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	0d9b      	lsrs	r3, r3, #22
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	b2da      	uxtb	r2, r3
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d11a      	bne.n	8005930 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 f98e 	bl	8005c20 <RTC_Bcd2ToByte>
 8005904:	4603      	mov	r3, r0
 8005906:	461a      	mov	r2, r3
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	785b      	ldrb	r3, [r3, #1]
 8005910:	4618      	mov	r0, r3
 8005912:	f000 f985 	bl	8005c20 <RTC_Bcd2ToByte>
 8005916:	4603      	mov	r3, r0
 8005918:	461a      	mov	r2, r3
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	789b      	ldrb	r3, [r3, #2]
 8005922:	4618      	mov	r0, r3
 8005924:	f000 f97c 	bl	8005c20 <RTC_Bcd2ToByte>
 8005928:	4603      	mov	r3, r0
 800592a:	461a      	mov	r2, r3
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3718      	adds	r7, #24
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}

0800593a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800593a:	b590      	push	{r4, r7, lr}
 800593c:	b087      	sub	sp, #28
 800593e:	af00      	add	r7, sp, #0
 8005940:	60f8      	str	r0, [r7, #12]
 8005942:	60b9      	str	r1, [r7, #8]
 8005944:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005946:	2300      	movs	r3, #0
 8005948:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	7f1b      	ldrb	r3, [r3, #28]
 800594e:	2b01      	cmp	r3, #1
 8005950:	d101      	bne.n	8005956 <HAL_RTC_SetDate+0x1c>
 8005952:	2302      	movs	r3, #2
 8005954:	e071      	b.n	8005a3a <HAL_RTC_SetDate+0x100>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2201      	movs	r2, #1
 800595a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2202      	movs	r2, #2
 8005960:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d10e      	bne.n	8005986 <HAL_RTC_SetDate+0x4c>
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	785b      	ldrb	r3, [r3, #1]
 800596c:	f003 0310 	and.w	r3, r3, #16
 8005970:	2b00      	cmp	r3, #0
 8005972:	d008      	beq.n	8005986 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	785b      	ldrb	r3, [r3, #1]
 8005978:	f023 0310 	bic.w	r3, r3, #16
 800597c:	b2db      	uxtb	r3, r3
 800597e:	330a      	adds	r3, #10
 8005980:	b2da      	uxtb	r2, r3
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d11c      	bne.n	80059c6 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	78db      	ldrb	r3, [r3, #3]
 8005990:	4618      	mov	r0, r3
 8005992:	f000 f927 	bl	8005be4 <RTC_ByteToBcd2>
 8005996:	4603      	mov	r3, r0
 8005998:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	785b      	ldrb	r3, [r3, #1]
 800599e:	4618      	mov	r0, r3
 80059a0:	f000 f920 	bl	8005be4 <RTC_ByteToBcd2>
 80059a4:	4603      	mov	r3, r0
 80059a6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80059a8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	789b      	ldrb	r3, [r3, #2]
 80059ae:	4618      	mov	r0, r3
 80059b0:	f000 f918 	bl	8005be4 <RTC_ByteToBcd2>
 80059b4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80059b6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80059c0:	4313      	orrs	r3, r2
 80059c2:	617b      	str	r3, [r7, #20]
 80059c4:	e00e      	b.n	80059e4 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	78db      	ldrb	r3, [r3, #3]
 80059ca:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	785b      	ldrb	r3, [r3, #1]
 80059d0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80059d2:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80059d4:	68ba      	ldr	r2, [r7, #8]
 80059d6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80059d8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	781b      	ldrb	r3, [r3, #0]
 80059de:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80059e0:	4313      	orrs	r3, r2
 80059e2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	22ca      	movs	r2, #202	@ 0xca
 80059ea:	625a      	str	r2, [r3, #36]	@ 0x24
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2253      	movs	r2, #83	@ 0x53
 80059f2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 f899 	bl	8005b2c <RTC_EnterInitMode>
 80059fa:	4603      	mov	r3, r0
 80059fc:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80059fe:	7cfb      	ldrb	r3, [r7, #19]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10c      	bne.n	8005a1e <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005a0e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005a12:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005a14:	68f8      	ldr	r0, [r7, #12]
 8005a16:	f000 f8c0 	bl	8005b9a <RTC_ExitInitMode>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005a1e:	7cfb      	ldrb	r3, [r7, #19]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d102      	bne.n	8005a2a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2201      	movs	r2, #1
 8005a28:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	22ff      	movs	r2, #255	@ 0xff
 8005a30:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	771a      	strb	r2, [r3, #28]

  return status;
 8005a38:	7cfb      	ldrb	r3, [r7, #19]
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	371c      	adds	r7, #28
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd90      	pop	{r4, r7, pc}

08005a42 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b086      	sub	sp, #24
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	60f8      	str	r0, [r7, #12]
 8005a4a:	60b9      	str	r1, [r7, #8]
 8005a4c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005a5c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005a60:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	0c1b      	lsrs	r3, r3, #16
 8005a66:	b2da      	uxtb	r2, r3
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	0a1b      	lsrs	r3, r3, #8
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	f003 031f 	and.w	r3, r3, #31
 8005a76:	b2da      	uxtb	r2, r3
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a84:	b2da      	uxtb	r2, r3
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	0b5b      	lsrs	r3, r3, #13
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	f003 0307 	and.w	r3, r3, #7
 8005a94:	b2da      	uxtb	r2, r3
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d11a      	bne.n	8005ad6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	78db      	ldrb	r3, [r3, #3]
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f000 f8bb 	bl	8005c20 <RTC_Bcd2ToByte>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	461a      	mov	r2, r3
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	785b      	ldrb	r3, [r3, #1]
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f000 f8b2 	bl	8005c20 <RTC_Bcd2ToByte>
 8005abc:	4603      	mov	r3, r0
 8005abe:	461a      	mov	r2, r3
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	789b      	ldrb	r3, [r3, #2]
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f000 f8a9 	bl	8005c20 <RTC_Bcd2ToByte>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005ad6:	2300      	movs	r3, #0
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3718      	adds	r7, #24
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a0d      	ldr	r2, [pc, #52]	@ (8005b28 <HAL_RTC_WaitForSynchro+0x48>)
 8005af2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005af4:	f7fe fa08 	bl	8003f08 <HAL_GetTick>
 8005af8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005afa:	e009      	b.n	8005b10 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005afc:	f7fe fa04 	bl	8003f08 <HAL_GetTick>
 8005b00:	4602      	mov	r2, r0
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b0a:	d901      	bls.n	8005b10 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e007      	b.n	8005b20 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	f003 0320 	and.w	r3, r3, #32
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d0ee      	beq.n	8005afc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3710      	adds	r7, #16
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}
 8005b28:	00013f5f 	.word	0x00013f5f

08005b2c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b34:	2300      	movs	r3, #0
 8005b36:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d122      	bne.n	8005b90 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68da      	ldr	r2, [r3, #12]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005b58:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b5a:	f7fe f9d5 	bl	8003f08 <HAL_GetTick>
 8005b5e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005b60:	e00c      	b.n	8005b7c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005b62:	f7fe f9d1 	bl	8003f08 <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b70:	d904      	bls.n	8005b7c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2204      	movs	r2, #4
 8005b76:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d102      	bne.n	8005b90 <RTC_EnterInitMode+0x64>
 8005b8a:	7bfb      	ldrb	r3, [r7, #15]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d1e8      	bne.n	8005b62 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3710      	adds	r7, #16
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}

08005b9a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005b9a:	b580      	push	{r7, lr}
 8005b9c:	b084      	sub	sp, #16
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	68da      	ldr	r2, [r3, #12]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005bb4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f003 0320 	and.w	r3, r3, #32
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d10a      	bne.n	8005bda <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f7ff ff8b 	bl	8005ae0 <HAL_RTC_WaitForSynchro>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d004      	beq.n	8005bda <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2204      	movs	r2, #4
 8005bd4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3710      	adds	r7, #16
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b085      	sub	sp, #20
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	4603      	mov	r3, r0
 8005bec:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005bf2:	e005      	b.n	8005c00 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005bfa:	79fb      	ldrb	r3, [r7, #7]
 8005bfc:	3b0a      	subs	r3, #10
 8005bfe:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005c00:	79fb      	ldrb	r3, [r7, #7]
 8005c02:	2b09      	cmp	r3, #9
 8005c04:	d8f6      	bhi.n	8005bf4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	011b      	lsls	r3, r3, #4
 8005c0c:	b2da      	uxtb	r2, r3
 8005c0e:	79fb      	ldrb	r3, [r7, #7]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	b2db      	uxtb	r3, r3
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3714      	adds	r7, #20
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	4603      	mov	r3, r0
 8005c28:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8005c2e:	79fb      	ldrb	r3, [r7, #7]
 8005c30:	091b      	lsrs	r3, r3, #4
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	461a      	mov	r2, r3
 8005c36:	4613      	mov	r3, r2
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	4413      	add	r3, r2
 8005c3c:	005b      	lsls	r3, r3, #1
 8005c3e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	b2da      	uxtb	r2, r3
 8005c44:	79fb      	ldrb	r3, [r7, #7]
 8005c46:	f003 030f 	and.w	r3, r3, #15
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	4413      	add	r3, r2
 8005c4e:	b2db      	uxtb	r3, r3
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3714      	adds	r7, #20
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr

08005c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d101      	bne.n	8005c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e041      	b.n	8005cf2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d106      	bne.n	8005c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7fd feb6 	bl	80039f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	3304      	adds	r3, #4
 8005c98:	4619      	mov	r1, r3
 8005c9a:	4610      	mov	r0, r2
 8005c9c:	f000 ffb6 	bl	8006c0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3708      	adds	r7, #8
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b082      	sub	sp, #8
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d101      	bne.n	8005d0c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e041      	b.n	8005d90 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d106      	bne.n	8005d26 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f000 f839 	bl	8005d98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2202      	movs	r2, #2
 8005d2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	3304      	adds	r3, #4
 8005d36:	4619      	mov	r1, r3
 8005d38:	4610      	mov	r0, r2
 8005d3a:	f000 ff67 	bl	8006c0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2201      	movs	r2, #1
 8005d42:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2201      	movs	r2, #1
 8005d5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2201      	movs	r2, #1
 8005d6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d8e:	2300      	movs	r3, #0
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3708      	adds	r7, #8
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}

08005d98 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b086      	sub	sp, #24
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
 8005db8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d109      	bne.n	8005dd8 <HAL_TIM_PWM_Start_DMA+0x2c>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	bf0c      	ite	eq
 8005dd0:	2301      	moveq	r3, #1
 8005dd2:	2300      	movne	r3, #0
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	e022      	b.n	8005e1e <HAL_TIM_PWM_Start_DMA+0x72>
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	2b04      	cmp	r3, #4
 8005ddc:	d109      	bne.n	8005df2 <HAL_TIM_PWM_Start_DMA+0x46>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	bf0c      	ite	eq
 8005dea:	2301      	moveq	r3, #1
 8005dec:	2300      	movne	r3, #0
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	e015      	b.n	8005e1e <HAL_TIM_PWM_Start_DMA+0x72>
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	2b08      	cmp	r3, #8
 8005df6:	d109      	bne.n	8005e0c <HAL_TIM_PWM_Start_DMA+0x60>
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	bf0c      	ite	eq
 8005e04:	2301      	moveq	r3, #1
 8005e06:	2300      	movne	r3, #0
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	e008      	b.n	8005e1e <HAL_TIM_PWM_Start_DMA+0x72>
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	bf0c      	ite	eq
 8005e18:	2301      	moveq	r3, #1
 8005e1a:	2300      	movne	r3, #0
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d001      	beq.n	8005e26 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8005e22:	2302      	movs	r3, #2
 8005e24:	e15d      	b.n	80060e2 <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d109      	bne.n	8005e40 <HAL_TIM_PWM_Start_DMA+0x94>
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	bf0c      	ite	eq
 8005e38:	2301      	moveq	r3, #1
 8005e3a:	2300      	movne	r3, #0
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	e022      	b.n	8005e86 <HAL_TIM_PWM_Start_DMA+0xda>
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	2b04      	cmp	r3, #4
 8005e44:	d109      	bne.n	8005e5a <HAL_TIM_PWM_Start_DMA+0xae>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	bf0c      	ite	eq
 8005e52:	2301      	moveq	r3, #1
 8005e54:	2300      	movne	r3, #0
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	e015      	b.n	8005e86 <HAL_TIM_PWM_Start_DMA+0xda>
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	2b08      	cmp	r3, #8
 8005e5e:	d109      	bne.n	8005e74 <HAL_TIM_PWM_Start_DMA+0xc8>
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	bf0c      	ite	eq
 8005e6c:	2301      	moveq	r3, #1
 8005e6e:	2300      	movne	r3, #0
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	e008      	b.n	8005e86 <HAL_TIM_PWM_Start_DMA+0xda>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	bf0c      	ite	eq
 8005e80:	2301      	moveq	r3, #1
 8005e82:	2300      	movne	r3, #0
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d024      	beq.n	8005ed4 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d002      	beq.n	8005e96 <HAL_TIM_PWM_Start_DMA+0xea>
 8005e90:	887b      	ldrh	r3, [r7, #2]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e123      	b.n	80060e2 <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d104      	bne.n	8005eaa <HAL_TIM_PWM_Start_DMA+0xfe>
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2202      	movs	r2, #2
 8005ea4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ea8:	e016      	b.n	8005ed8 <HAL_TIM_PWM_Start_DMA+0x12c>
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	2b04      	cmp	r3, #4
 8005eae:	d104      	bne.n	8005eba <HAL_TIM_PWM_Start_DMA+0x10e>
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2202      	movs	r2, #2
 8005eb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005eb8:	e00e      	b.n	8005ed8 <HAL_TIM_PWM_Start_DMA+0x12c>
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	2b08      	cmp	r3, #8
 8005ebe:	d104      	bne.n	8005eca <HAL_TIM_PWM_Start_DMA+0x11e>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2202      	movs	r2, #2
 8005ec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ec8:	e006      	b.n	8005ed8 <HAL_TIM_PWM_Start_DMA+0x12c>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2202      	movs	r2, #2
 8005ece:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ed2:	e001      	b.n	8005ed8 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e104      	b.n	80060e2 <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	2b0c      	cmp	r3, #12
 8005edc:	f200 80ae 	bhi.w	800603c <HAL_TIM_PWM_Start_DMA+0x290>
 8005ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ee8 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8005ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ee6:	bf00      	nop
 8005ee8:	08005f1d 	.word	0x08005f1d
 8005eec:	0800603d 	.word	0x0800603d
 8005ef0:	0800603d 	.word	0x0800603d
 8005ef4:	0800603d 	.word	0x0800603d
 8005ef8:	08005f65 	.word	0x08005f65
 8005efc:	0800603d 	.word	0x0800603d
 8005f00:	0800603d 	.word	0x0800603d
 8005f04:	0800603d 	.word	0x0800603d
 8005f08:	08005fad 	.word	0x08005fad
 8005f0c:	0800603d 	.word	0x0800603d
 8005f10:	0800603d 	.word	0x0800603d
 8005f14:	0800603d 	.word	0x0800603d
 8005f18:	08005ff5 	.word	0x08005ff5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f20:	4a72      	ldr	r2, [pc, #456]	@ (80060ec <HAL_TIM_PWM_Start_DMA+0x340>)
 8005f22:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f28:	4a71      	ldr	r2, [pc, #452]	@ (80060f0 <HAL_TIM_PWM_Start_DMA+0x344>)
 8005f2a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f30:	4a70      	ldr	r2, [pc, #448]	@ (80060f4 <HAL_TIM_PWM_Start_DMA+0x348>)
 8005f32:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005f38:	6879      	ldr	r1, [r7, #4]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	3334      	adds	r3, #52	@ 0x34
 8005f40:	461a      	mov	r2, r3
 8005f42:	887b      	ldrh	r3, [r7, #2]
 8005f44:	f7fe f9d0 	bl	80042e8 <HAL_DMA_Start_IT>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d001      	beq.n	8005f52 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e0c7      	b.n	80060e2 <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68da      	ldr	r2, [r3, #12]
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f60:	60da      	str	r2, [r3, #12]
      break;
 8005f62:	e06e      	b.n	8006042 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f68:	4a60      	ldr	r2, [pc, #384]	@ (80060ec <HAL_TIM_PWM_Start_DMA+0x340>)
 8005f6a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f70:	4a5f      	ldr	r2, [pc, #380]	@ (80060f0 <HAL_TIM_PWM_Start_DMA+0x344>)
 8005f72:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f78:	4a5e      	ldr	r2, [pc, #376]	@ (80060f4 <HAL_TIM_PWM_Start_DMA+0x348>)
 8005f7a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8005f80:	6879      	ldr	r1, [r7, #4]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	3338      	adds	r3, #56	@ 0x38
 8005f88:	461a      	mov	r2, r3
 8005f8a:	887b      	ldrh	r3, [r7, #2]
 8005f8c:	f7fe f9ac 	bl	80042e8 <HAL_DMA_Start_IT>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d001      	beq.n	8005f9a <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e0a3      	b.n	80060e2 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68da      	ldr	r2, [r3, #12]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005fa8:	60da      	str	r2, [r3, #12]
      break;
 8005faa:	e04a      	b.n	8006042 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb0:	4a4e      	ldr	r2, [pc, #312]	@ (80060ec <HAL_TIM_PWM_Start_DMA+0x340>)
 8005fb2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb8:	4a4d      	ldr	r2, [pc, #308]	@ (80060f0 <HAL_TIM_PWM_Start_DMA+0x344>)
 8005fba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fc0:	4a4c      	ldr	r2, [pc, #304]	@ (80060f4 <HAL_TIM_PWM_Start_DMA+0x348>)
 8005fc2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8005fc8:	6879      	ldr	r1, [r7, #4]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	333c      	adds	r3, #60	@ 0x3c
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	887b      	ldrh	r3, [r7, #2]
 8005fd4:	f7fe f988 	bl	80042e8 <HAL_DMA_Start_IT>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d001      	beq.n	8005fe2 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e07f      	b.n	80060e2 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68da      	ldr	r2, [r3, #12]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ff0:	60da      	str	r2, [r3, #12]
      break;
 8005ff2:	e026      	b.n	8006042 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ff8:	4a3c      	ldr	r2, [pc, #240]	@ (80060ec <HAL_TIM_PWM_Start_DMA+0x340>)
 8005ffa:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006000:	4a3b      	ldr	r2, [pc, #236]	@ (80060f0 <HAL_TIM_PWM_Start_DMA+0x344>)
 8006002:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006008:	4a3a      	ldr	r2, [pc, #232]	@ (80060f4 <HAL_TIM_PWM_Start_DMA+0x348>)
 800600a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006010:	6879      	ldr	r1, [r7, #4]
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	3340      	adds	r3, #64	@ 0x40
 8006018:	461a      	mov	r2, r3
 800601a:	887b      	ldrh	r3, [r7, #2]
 800601c:	f7fe f964 	bl	80042e8 <HAL_DMA_Start_IT>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d001      	beq.n	800602a <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e05b      	b.n	80060e2 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68da      	ldr	r2, [r3, #12]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006038:	60da      	str	r2, [r3, #12]
      break;
 800603a:	e002      	b.n	8006042 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	75fb      	strb	r3, [r7, #23]
      break;
 8006040:	bf00      	nop
  }

  if (status == HAL_OK)
 8006042:	7dfb      	ldrb	r3, [r7, #23]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d14b      	bne.n	80060e0 <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2201      	movs	r2, #1
 800604e:	68b9      	ldr	r1, [r7, #8]
 8006050:	4618      	mov	r0, r3
 8006052:	f001 f88d 	bl	8007170 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a27      	ldr	r2, [pc, #156]	@ (80060f8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d107      	bne.n	8006070 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800606e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a20      	ldr	r2, [pc, #128]	@ (80060f8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d018      	beq.n	80060ac <HAL_TIM_PWM_Start_DMA+0x300>
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006082:	d013      	beq.n	80060ac <HAL_TIM_PWM_Start_DMA+0x300>
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a1c      	ldr	r2, [pc, #112]	@ (80060fc <HAL_TIM_PWM_Start_DMA+0x350>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d00e      	beq.n	80060ac <HAL_TIM_PWM_Start_DMA+0x300>
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a1b      	ldr	r2, [pc, #108]	@ (8006100 <HAL_TIM_PWM_Start_DMA+0x354>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d009      	beq.n	80060ac <HAL_TIM_PWM_Start_DMA+0x300>
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a19      	ldr	r2, [pc, #100]	@ (8006104 <HAL_TIM_PWM_Start_DMA+0x358>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d004      	beq.n	80060ac <HAL_TIM_PWM_Start_DMA+0x300>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a18      	ldr	r2, [pc, #96]	@ (8006108 <HAL_TIM_PWM_Start_DMA+0x35c>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d111      	bne.n	80060d0 <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	f003 0307 	and.w	r3, r3, #7
 80060b6:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	2b06      	cmp	r3, #6
 80060bc:	d010      	beq.n	80060e0 <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f042 0201 	orr.w	r2, r2, #1
 80060cc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ce:	e007      	b.n	80060e0 <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f042 0201 	orr.w	r2, r2, #1
 80060de:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80060e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3718      	adds	r7, #24
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	08006afd 	.word	0x08006afd
 80060f0:	08006ba5 	.word	0x08006ba5
 80060f4:	08006a6b 	.word	0x08006a6b
 80060f8:	40010000 	.word	0x40010000
 80060fc:	40000400 	.word	0x40000400
 8006100:	40000800 	.word	0x40000800
 8006104:	40000c00 	.word	0x40000c00
 8006108:	40014000 	.word	0x40014000

0800610c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006116:	2300      	movs	r3, #0
 8006118:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	2b0c      	cmp	r3, #12
 800611e:	d855      	bhi.n	80061cc <HAL_TIM_PWM_Stop_DMA+0xc0>
 8006120:	a201      	add	r2, pc, #4	@ (adr r2, 8006128 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8006122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006126:	bf00      	nop
 8006128:	0800615d 	.word	0x0800615d
 800612c:	080061cd 	.word	0x080061cd
 8006130:	080061cd 	.word	0x080061cd
 8006134:	080061cd 	.word	0x080061cd
 8006138:	08006179 	.word	0x08006179
 800613c:	080061cd 	.word	0x080061cd
 8006140:	080061cd 	.word	0x080061cd
 8006144:	080061cd 	.word	0x080061cd
 8006148:	08006195 	.word	0x08006195
 800614c:	080061cd 	.word	0x080061cd
 8006150:	080061cd 	.word	0x080061cd
 8006154:	080061cd 	.word	0x080061cd
 8006158:	080061b1 	.word	0x080061b1
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68da      	ldr	r2, [r3, #12]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800616a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006170:	4618      	mov	r0, r3
 8006172:	f7fe f911 	bl	8004398 <HAL_DMA_Abort_IT>
      break;
 8006176:	e02c      	b.n	80061d2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68da      	ldr	r2, [r3, #12]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006186:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800618c:	4618      	mov	r0, r3
 800618e:	f7fe f903 	bl	8004398 <HAL_DMA_Abort_IT>
      break;
 8006192:	e01e      	b.n	80061d2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68da      	ldr	r2, [r3, #12]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061a2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7fe f8f5 	bl	8004398 <HAL_DMA_Abort_IT>
      break;
 80061ae:	e010      	b.n	80061d2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	68da      	ldr	r2, [r3, #12]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80061be:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061c4:	4618      	mov	r0, r3
 80061c6:	f7fe f8e7 	bl	8004398 <HAL_DMA_Abort_IT>
      break;
 80061ca:	e002      	b.n	80061d2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	73fb      	strb	r3, [r7, #15]
      break;
 80061d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80061d2:	7bfb      	ldrb	r3, [r7, #15]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d157      	bne.n	8006288 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2200      	movs	r2, #0
 80061de:	6839      	ldr	r1, [r7, #0]
 80061e0:	4618      	mov	r0, r3
 80061e2:	f000 ffc5 	bl	8007170 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a2a      	ldr	r2, [pc, #168]	@ (8006294 <HAL_TIM_PWM_Stop_DMA+0x188>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d117      	bne.n	8006220 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	6a1a      	ldr	r2, [r3, #32]
 80061f6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80061fa:	4013      	ands	r3, r2
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d10f      	bne.n	8006220 <HAL_TIM_PWM_Stop_DMA+0x114>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	6a1a      	ldr	r2, [r3, #32]
 8006206:	f240 4344 	movw	r3, #1092	@ 0x444
 800620a:	4013      	ands	r3, r2
 800620c:	2b00      	cmp	r3, #0
 800620e:	d107      	bne.n	8006220 <HAL_TIM_PWM_Stop_DMA+0x114>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800621e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	6a1a      	ldr	r2, [r3, #32]
 8006226:	f241 1311 	movw	r3, #4369	@ 0x1111
 800622a:	4013      	ands	r3, r2
 800622c:	2b00      	cmp	r3, #0
 800622e:	d10f      	bne.n	8006250 <HAL_TIM_PWM_Stop_DMA+0x144>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	6a1a      	ldr	r2, [r3, #32]
 8006236:	f240 4344 	movw	r3, #1092	@ 0x444
 800623a:	4013      	ands	r3, r2
 800623c:	2b00      	cmp	r3, #0
 800623e:	d107      	bne.n	8006250 <HAL_TIM_PWM_Stop_DMA+0x144>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f022 0201 	bic.w	r2, r2, #1
 800624e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d104      	bne.n	8006260 <HAL_TIM_PWM_Stop_DMA+0x154>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2201      	movs	r2, #1
 800625a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800625e:	e013      	b.n	8006288 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	2b04      	cmp	r3, #4
 8006264:	d104      	bne.n	8006270 <HAL_TIM_PWM_Stop_DMA+0x164>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800626e:	e00b      	b.n	8006288 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	2b08      	cmp	r3, #8
 8006274:	d104      	bne.n	8006280 <HAL_TIM_PWM_Stop_DMA+0x174>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2201      	movs	r2, #1
 800627a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800627e:	e003      	b.n	8006288 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8006288:	7bfb      	ldrb	r3, [r7, #15]
}
 800628a:	4618      	mov	r0, r3
 800628c:	3710      	adds	r7, #16
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	40010000 	.word	0x40010000

08006298 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b086      	sub	sp, #24
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d101      	bne.n	80062ac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e097      	b.n	80063dc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d106      	bne.n	80062c6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f7fd fbeb 	bl	8003a9c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2202      	movs	r2, #2
 80062ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	6812      	ldr	r2, [r2, #0]
 80062d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062dc:	f023 0307 	bic.w	r3, r3, #7
 80062e0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	3304      	adds	r3, #4
 80062ea:	4619      	mov	r1, r3
 80062ec:	4610      	mov	r0, r2
 80062ee:	f000 fc8d 	bl	8006c0c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6a1b      	ldr	r3, [r3, #32]
 8006308:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	697a      	ldr	r2, [r7, #20]
 8006310:	4313      	orrs	r3, r2
 8006312:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800631a:	f023 0303 	bic.w	r3, r3, #3
 800631e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	689a      	ldr	r2, [r3, #8]
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	021b      	lsls	r3, r3, #8
 800632a:	4313      	orrs	r3, r2
 800632c:	693a      	ldr	r2, [r7, #16]
 800632e:	4313      	orrs	r3, r2
 8006330:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006338:	f023 030c 	bic.w	r3, r3, #12
 800633c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006344:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006348:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	69db      	ldr	r3, [r3, #28]
 8006352:	021b      	lsls	r3, r3, #8
 8006354:	4313      	orrs	r3, r2
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	4313      	orrs	r3, r2
 800635a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	691b      	ldr	r3, [r3, #16]
 8006360:	011a      	lsls	r2, r3, #4
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	031b      	lsls	r3, r3, #12
 8006368:	4313      	orrs	r3, r2
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	4313      	orrs	r3, r2
 800636e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006376:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800637e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	685a      	ldr	r2, [r3, #4]
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	695b      	ldr	r3, [r3, #20]
 8006388:	011b      	lsls	r3, r3, #4
 800638a:	4313      	orrs	r3, r2
 800638c:	68fa      	ldr	r2, [r7, #12]
 800638e:	4313      	orrs	r3, r2
 8006390:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	697a      	ldr	r2, [r7, #20]
 8006398:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2201      	movs	r2, #1
 80063ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2201      	movs	r2, #1
 80063d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063da:	2300      	movs	r3, #0
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3718      	adds	r7, #24
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80063f4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80063fc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006404:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800640c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d110      	bne.n	8006436 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006414:	7bfb      	ldrb	r3, [r7, #15]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d102      	bne.n	8006420 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800641a:	7b7b      	ldrb	r3, [r7, #13]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d001      	beq.n	8006424 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e069      	b.n	80064f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2202      	movs	r2, #2
 8006428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2202      	movs	r2, #2
 8006430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006434:	e031      	b.n	800649a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	2b04      	cmp	r3, #4
 800643a:	d110      	bne.n	800645e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800643c:	7bbb      	ldrb	r3, [r7, #14]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d102      	bne.n	8006448 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006442:	7b3b      	ldrb	r3, [r7, #12]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d001      	beq.n	800644c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e055      	b.n	80064f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2202      	movs	r2, #2
 8006458:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800645c:	e01d      	b.n	800649a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800645e:	7bfb      	ldrb	r3, [r7, #15]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d108      	bne.n	8006476 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006464:	7bbb      	ldrb	r3, [r7, #14]
 8006466:	2b01      	cmp	r3, #1
 8006468:	d105      	bne.n	8006476 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800646a:	7b7b      	ldrb	r3, [r7, #13]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d102      	bne.n	8006476 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006470:	7b3b      	ldrb	r3, [r7, #12]
 8006472:	2b01      	cmp	r3, #1
 8006474:	d001      	beq.n	800647a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e03e      	b.n	80064f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2202      	movs	r2, #2
 800647e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2202      	movs	r2, #2
 8006486:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2202      	movs	r2, #2
 800648e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2202      	movs	r2, #2
 8006496:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d003      	beq.n	80064a8 <HAL_TIM_Encoder_Start+0xc4>
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	2b04      	cmp	r3, #4
 80064a4:	d008      	beq.n	80064b8 <HAL_TIM_Encoder_Start+0xd4>
 80064a6:	e00f      	b.n	80064c8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2201      	movs	r2, #1
 80064ae:	2100      	movs	r1, #0
 80064b0:	4618      	mov	r0, r3
 80064b2:	f000 fe5d 	bl	8007170 <TIM_CCxChannelCmd>
      break;
 80064b6:	e016      	b.n	80064e6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2201      	movs	r2, #1
 80064be:	2104      	movs	r1, #4
 80064c0:	4618      	mov	r0, r3
 80064c2:	f000 fe55 	bl	8007170 <TIM_CCxChannelCmd>
      break;
 80064c6:	e00e      	b.n	80064e6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	2201      	movs	r2, #1
 80064ce:	2100      	movs	r1, #0
 80064d0:	4618      	mov	r0, r3
 80064d2:	f000 fe4d 	bl	8007170 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2201      	movs	r2, #1
 80064dc:	2104      	movs	r1, #4
 80064de:	4618      	mov	r0, r3
 80064e0:	f000 fe46 	bl	8007170 <TIM_CCxChannelCmd>
      break;
 80064e4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f042 0201 	orr.w	r2, r2, #1
 80064f4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80064f6:	2300      	movs	r3, #0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	f003 0302 	and.w	r3, r3, #2
 800651e:	2b00      	cmp	r3, #0
 8006520:	d020      	beq.n	8006564 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f003 0302 	and.w	r3, r3, #2
 8006528:	2b00      	cmp	r3, #0
 800652a:	d01b      	beq.n	8006564 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f06f 0202 	mvn.w	r2, #2
 8006534:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2201      	movs	r2, #1
 800653a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	699b      	ldr	r3, [r3, #24]
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	2b00      	cmp	r3, #0
 8006548:	d003      	beq.n	8006552 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 fa65 	bl	8006a1a <HAL_TIM_IC_CaptureCallback>
 8006550:	e005      	b.n	800655e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 fa57 	bl	8006a06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f7fb f80d 	bl	8001578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	f003 0304 	and.w	r3, r3, #4
 800656a:	2b00      	cmp	r3, #0
 800656c:	d020      	beq.n	80065b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f003 0304 	and.w	r3, r3, #4
 8006574:	2b00      	cmp	r3, #0
 8006576:	d01b      	beq.n	80065b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f06f 0204 	mvn.w	r2, #4
 8006580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2202      	movs	r2, #2
 8006586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	699b      	ldr	r3, [r3, #24]
 800658e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 fa3f 	bl	8006a1a <HAL_TIM_IC_CaptureCallback>
 800659c:	e005      	b.n	80065aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 fa31 	bl	8006a06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f7fa ffe7 	bl	8001578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	f003 0308 	and.w	r3, r3, #8
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d020      	beq.n	80065fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f003 0308 	and.w	r3, r3, #8
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d01b      	beq.n	80065fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f06f 0208 	mvn.w	r2, #8
 80065cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2204      	movs	r2, #4
 80065d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	69db      	ldr	r3, [r3, #28]
 80065da:	f003 0303 	and.w	r3, r3, #3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d003      	beq.n	80065ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 fa19 	bl	8006a1a <HAL_TIM_IC_CaptureCallback>
 80065e8:	e005      	b.n	80065f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 fa0b 	bl	8006a06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f7fa ffc1 	bl	8001578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	f003 0310 	and.w	r3, r3, #16
 8006602:	2b00      	cmp	r3, #0
 8006604:	d020      	beq.n	8006648 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f003 0310 	and.w	r3, r3, #16
 800660c:	2b00      	cmp	r3, #0
 800660e:	d01b      	beq.n	8006648 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f06f 0210 	mvn.w	r2, #16
 8006618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2208      	movs	r2, #8
 800661e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800662a:	2b00      	cmp	r3, #0
 800662c:	d003      	beq.n	8006636 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 f9f3 	bl	8006a1a <HAL_TIM_IC_CaptureCallback>
 8006634:	e005      	b.n	8006642 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f000 f9e5 	bl	8006a06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f7fa ff9b 	bl	8001578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	f003 0301 	and.w	r3, r3, #1
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00c      	beq.n	800666c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	2b00      	cmp	r3, #0
 800665a:	d007      	beq.n	800666c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f06f 0201 	mvn.w	r2, #1
 8006664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 f9c3 	bl	80069f2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00c      	beq.n	8006690 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800667c:	2b00      	cmp	r3, #0
 800667e:	d007      	beq.n	8006690 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 fe60 	bl	8007350 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00c      	beq.n	80066b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d007      	beq.n	80066b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80066ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f9c7 	bl	8006a42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	f003 0320 	and.w	r3, r3, #32
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00c      	beq.n	80066d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f003 0320 	and.w	r3, r3, #32
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d007      	beq.n	80066d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f06f 0220 	mvn.w	r2, #32
 80066d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 fe32 	bl	800733c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066d8:	bf00      	nop
 80066da:	3710      	adds	r7, #16
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b086      	sub	sp, #24
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066ec:	2300      	movs	r3, #0
 80066ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d101      	bne.n	80066fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80066fa:	2302      	movs	r3, #2
 80066fc:	e0ae      	b.n	800685c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2b0c      	cmp	r3, #12
 800670a:	f200 809f 	bhi.w	800684c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800670e:	a201      	add	r2, pc, #4	@ (adr r2, 8006714 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006714:	08006749 	.word	0x08006749
 8006718:	0800684d 	.word	0x0800684d
 800671c:	0800684d 	.word	0x0800684d
 8006720:	0800684d 	.word	0x0800684d
 8006724:	08006789 	.word	0x08006789
 8006728:	0800684d 	.word	0x0800684d
 800672c:	0800684d 	.word	0x0800684d
 8006730:	0800684d 	.word	0x0800684d
 8006734:	080067cb 	.word	0x080067cb
 8006738:	0800684d 	.word	0x0800684d
 800673c:	0800684d 	.word	0x0800684d
 8006740:	0800684d 	.word	0x0800684d
 8006744:	0800680b 	.word	0x0800680b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68b9      	ldr	r1, [r7, #8]
 800674e:	4618      	mov	r0, r3
 8006750:	f000 fae8 	bl	8006d24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699a      	ldr	r2, [r3, #24]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f042 0208 	orr.w	r2, r2, #8
 8006762:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	699a      	ldr	r2, [r3, #24]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 0204 	bic.w	r2, r2, #4
 8006772:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	6999      	ldr	r1, [r3, #24]
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	691a      	ldr	r2, [r3, #16]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	430a      	orrs	r2, r1
 8006784:	619a      	str	r2, [r3, #24]
      break;
 8006786:	e064      	b.n	8006852 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	68b9      	ldr	r1, [r7, #8]
 800678e:	4618      	mov	r0, r3
 8006790:	f000 fb2e 	bl	8006df0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	699a      	ldr	r2, [r3, #24]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	699a      	ldr	r2, [r3, #24]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	6999      	ldr	r1, [r3, #24]
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	691b      	ldr	r3, [r3, #16]
 80067be:	021a      	lsls	r2, r3, #8
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	430a      	orrs	r2, r1
 80067c6:	619a      	str	r2, [r3, #24]
      break;
 80067c8:	e043      	b.n	8006852 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	68b9      	ldr	r1, [r7, #8]
 80067d0:	4618      	mov	r0, r3
 80067d2:	f000 fb79 	bl	8006ec8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	69da      	ldr	r2, [r3, #28]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f042 0208 	orr.w	r2, r2, #8
 80067e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	69da      	ldr	r2, [r3, #28]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f022 0204 	bic.w	r2, r2, #4
 80067f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	69d9      	ldr	r1, [r3, #28]
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	691a      	ldr	r2, [r3, #16]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	430a      	orrs	r2, r1
 8006806:	61da      	str	r2, [r3, #28]
      break;
 8006808:	e023      	b.n	8006852 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68b9      	ldr	r1, [r7, #8]
 8006810:	4618      	mov	r0, r3
 8006812:	f000 fbc3 	bl	8006f9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	69da      	ldr	r2, [r3, #28]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006824:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	69da      	ldr	r2, [r3, #28]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006834:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	69d9      	ldr	r1, [r3, #28]
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	691b      	ldr	r3, [r3, #16]
 8006840:	021a      	lsls	r2, r3, #8
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	430a      	orrs	r2, r1
 8006848:	61da      	str	r2, [r3, #28]
      break;
 800684a:	e002      	b.n	8006852 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	75fb      	strb	r3, [r7, #23]
      break;
 8006850:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800685a:	7dfb      	ldrb	r3, [r7, #23]
}
 800685c:	4618      	mov	r0, r3
 800685e:	3718      	adds	r7, #24
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}

08006864 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b084      	sub	sp, #16
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800686e:	2300      	movs	r3, #0
 8006870:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006878:	2b01      	cmp	r3, #1
 800687a:	d101      	bne.n	8006880 <HAL_TIM_ConfigClockSource+0x1c>
 800687c:	2302      	movs	r3, #2
 800687e:	e0b4      	b.n	80069ea <HAL_TIM_ConfigClockSource+0x186>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2202      	movs	r2, #2
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800689e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68ba      	ldr	r2, [r7, #8]
 80068ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068b8:	d03e      	beq.n	8006938 <HAL_TIM_ConfigClockSource+0xd4>
 80068ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068be:	f200 8087 	bhi.w	80069d0 <HAL_TIM_ConfigClockSource+0x16c>
 80068c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068c6:	f000 8086 	beq.w	80069d6 <HAL_TIM_ConfigClockSource+0x172>
 80068ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068ce:	d87f      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x16c>
 80068d0:	2b70      	cmp	r3, #112	@ 0x70
 80068d2:	d01a      	beq.n	800690a <HAL_TIM_ConfigClockSource+0xa6>
 80068d4:	2b70      	cmp	r3, #112	@ 0x70
 80068d6:	d87b      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x16c>
 80068d8:	2b60      	cmp	r3, #96	@ 0x60
 80068da:	d050      	beq.n	800697e <HAL_TIM_ConfigClockSource+0x11a>
 80068dc:	2b60      	cmp	r3, #96	@ 0x60
 80068de:	d877      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x16c>
 80068e0:	2b50      	cmp	r3, #80	@ 0x50
 80068e2:	d03c      	beq.n	800695e <HAL_TIM_ConfigClockSource+0xfa>
 80068e4:	2b50      	cmp	r3, #80	@ 0x50
 80068e6:	d873      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x16c>
 80068e8:	2b40      	cmp	r3, #64	@ 0x40
 80068ea:	d058      	beq.n	800699e <HAL_TIM_ConfigClockSource+0x13a>
 80068ec:	2b40      	cmp	r3, #64	@ 0x40
 80068ee:	d86f      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x16c>
 80068f0:	2b30      	cmp	r3, #48	@ 0x30
 80068f2:	d064      	beq.n	80069be <HAL_TIM_ConfigClockSource+0x15a>
 80068f4:	2b30      	cmp	r3, #48	@ 0x30
 80068f6:	d86b      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x16c>
 80068f8:	2b20      	cmp	r3, #32
 80068fa:	d060      	beq.n	80069be <HAL_TIM_ConfigClockSource+0x15a>
 80068fc:	2b20      	cmp	r3, #32
 80068fe:	d867      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x16c>
 8006900:	2b00      	cmp	r3, #0
 8006902:	d05c      	beq.n	80069be <HAL_TIM_ConfigClockSource+0x15a>
 8006904:	2b10      	cmp	r3, #16
 8006906:	d05a      	beq.n	80069be <HAL_TIM_ConfigClockSource+0x15a>
 8006908:	e062      	b.n	80069d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800691a:	f000 fc09 	bl	8007130 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800692c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	609a      	str	r2, [r3, #8]
      break;
 8006936:	e04f      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006948:	f000 fbf2 	bl	8007130 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	689a      	ldr	r2, [r3, #8]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800695a:	609a      	str	r2, [r3, #8]
      break;
 800695c:	e03c      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800696a:	461a      	mov	r2, r3
 800696c:	f000 fb66 	bl	800703c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2150      	movs	r1, #80	@ 0x50
 8006976:	4618      	mov	r0, r3
 8006978:	f000 fbbf 	bl	80070fa <TIM_ITRx_SetConfig>
      break;
 800697c:	e02c      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800698a:	461a      	mov	r2, r3
 800698c:	f000 fb85 	bl	800709a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2160      	movs	r1, #96	@ 0x60
 8006996:	4618      	mov	r0, r3
 8006998:	f000 fbaf 	bl	80070fa <TIM_ITRx_SetConfig>
      break;
 800699c:	e01c      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069aa:	461a      	mov	r2, r3
 80069ac:	f000 fb46 	bl	800703c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2140      	movs	r1, #64	@ 0x40
 80069b6:	4618      	mov	r0, r3
 80069b8:	f000 fb9f 	bl	80070fa <TIM_ITRx_SetConfig>
      break;
 80069bc:	e00c      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4619      	mov	r1, r3
 80069c8:	4610      	mov	r0, r2
 80069ca:	f000 fb96 	bl	80070fa <TIM_ITRx_SetConfig>
      break;
 80069ce:	e003      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	73fb      	strb	r3, [r7, #15]
      break;
 80069d4:	e000      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80069d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80069e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069f2:	b480      	push	{r7}
 80069f4:	b083      	sub	sp, #12
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80069fa:	bf00      	nop
 80069fc:	370c      	adds	r7, #12
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a06:	b480      	push	{r7}
 8006a08:	b083      	sub	sp, #12
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a0e:	bf00      	nop
 8006a10:	370c      	adds	r7, #12
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b083      	sub	sp, #12
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a22:	bf00      	nop
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b083      	sub	sp, #12
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006a36:	bf00      	nop
 8006a38:	370c      	adds	r7, #12
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr

08006a42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a42:	b480      	push	{r7}
 8006a44:	b083      	sub	sp, #12
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a4a:	bf00      	nop
 8006a4c:	370c      	adds	r7, #12
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006a56:	b480      	push	{r7}
 8006a58:	b083      	sub	sp, #12
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006a5e:	bf00      	nop
 8006a60:	370c      	adds	r7, #12
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	b084      	sub	sp, #16
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a76:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d107      	bne.n	8006a92 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2201      	movs	r2, #1
 8006a86:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a90:	e02a      	b.n	8006ae8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d107      	bne.n	8006aac <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2202      	movs	r2, #2
 8006aa0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006aaa:	e01d      	b.n	8006ae8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab0:	687a      	ldr	r2, [r7, #4]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d107      	bne.n	8006ac6 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2204      	movs	r2, #4
 8006aba:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ac4:	e010      	b.n	8006ae8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aca:	687a      	ldr	r2, [r7, #4]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d107      	bne.n	8006ae0 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2208      	movs	r2, #8
 8006ad4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006ade:	e003      	b.n	8006ae8 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8006ae8:	68f8      	ldr	r0, [r7, #12]
 8006aea:	f7ff ffb4 	bl	8006a56 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2200      	movs	r2, #0
 8006af2:	771a      	strb	r2, [r3, #28]
}
 8006af4:	bf00      	nop
 8006af6:	3710      	adds	r7, #16
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b08:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d10b      	bne.n	8006b2c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2201      	movs	r2, #1
 8006b18:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	69db      	ldr	r3, [r3, #28]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d136      	bne.n	8006b90 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2201      	movs	r2, #1
 8006b26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b2a:	e031      	b.n	8006b90 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d10b      	bne.n	8006b4e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2202      	movs	r2, #2
 8006b3a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	69db      	ldr	r3, [r3, #28]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d125      	bne.n	8006b90 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b4c:	e020      	b.n	8006b90 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d10b      	bne.n	8006b70 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2204      	movs	r2, #4
 8006b5c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	69db      	ldr	r3, [r3, #28]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d114      	bne.n	8006b90 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b6e:	e00f      	b.n	8006b90 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d10a      	bne.n	8006b90 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2208      	movs	r2, #8
 8006b7e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	69db      	ldr	r3, [r3, #28]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d103      	bne.n	8006b90 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f7fa fcf1 	bl	8001578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	771a      	strb	r2, [r3, #28]
}
 8006b9c:	bf00      	nop
 8006b9e:	3710      	adds	r7, #16
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d103      	bne.n	8006bc4 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	771a      	strb	r2, [r3, #28]
 8006bc2:	e019      	b.n	8006bf8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d103      	bne.n	8006bd6 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2202      	movs	r2, #2
 8006bd2:	771a      	strb	r2, [r3, #28]
 8006bd4:	e010      	b.n	8006bf8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d103      	bne.n	8006be8 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2204      	movs	r2, #4
 8006be4:	771a      	strb	r2, [r3, #28]
 8006be6:	e007      	b.n	8006bf8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bec:	687a      	ldr	r2, [r7, #4]
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d102      	bne.n	8006bf8 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2208      	movs	r2, #8
 8006bf6:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8006bf8:	68f8      	ldr	r0, [r7, #12]
 8006bfa:	f7ff ff18 	bl	8006a2e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2200      	movs	r2, #0
 8006c02:	771a      	strb	r2, [r3, #28]
}
 8006c04:	bf00      	nop
 8006c06:	3710      	adds	r7, #16
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b085      	sub	sp, #20
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a3a      	ldr	r2, [pc, #232]	@ (8006d08 <TIM_Base_SetConfig+0xfc>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d00f      	beq.n	8006c44 <TIM_Base_SetConfig+0x38>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c2a:	d00b      	beq.n	8006c44 <TIM_Base_SetConfig+0x38>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a37      	ldr	r2, [pc, #220]	@ (8006d0c <TIM_Base_SetConfig+0x100>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d007      	beq.n	8006c44 <TIM_Base_SetConfig+0x38>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a36      	ldr	r2, [pc, #216]	@ (8006d10 <TIM_Base_SetConfig+0x104>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d003      	beq.n	8006c44 <TIM_Base_SetConfig+0x38>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a35      	ldr	r2, [pc, #212]	@ (8006d14 <TIM_Base_SetConfig+0x108>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d108      	bne.n	8006c56 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	68fa      	ldr	r2, [r7, #12]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a2b      	ldr	r2, [pc, #172]	@ (8006d08 <TIM_Base_SetConfig+0xfc>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d01b      	beq.n	8006c96 <TIM_Base_SetConfig+0x8a>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c64:	d017      	beq.n	8006c96 <TIM_Base_SetConfig+0x8a>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a28      	ldr	r2, [pc, #160]	@ (8006d0c <TIM_Base_SetConfig+0x100>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d013      	beq.n	8006c96 <TIM_Base_SetConfig+0x8a>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a27      	ldr	r2, [pc, #156]	@ (8006d10 <TIM_Base_SetConfig+0x104>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d00f      	beq.n	8006c96 <TIM_Base_SetConfig+0x8a>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a26      	ldr	r2, [pc, #152]	@ (8006d14 <TIM_Base_SetConfig+0x108>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d00b      	beq.n	8006c96 <TIM_Base_SetConfig+0x8a>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a25      	ldr	r2, [pc, #148]	@ (8006d18 <TIM_Base_SetConfig+0x10c>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d007      	beq.n	8006c96 <TIM_Base_SetConfig+0x8a>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a24      	ldr	r2, [pc, #144]	@ (8006d1c <TIM_Base_SetConfig+0x110>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d003      	beq.n	8006c96 <TIM_Base_SetConfig+0x8a>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a23      	ldr	r2, [pc, #140]	@ (8006d20 <TIM_Base_SetConfig+0x114>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d108      	bne.n	8006ca8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	695b      	ldr	r3, [r3, #20]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	689a      	ldr	r2, [r3, #8]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4a0e      	ldr	r2, [pc, #56]	@ (8006d08 <TIM_Base_SetConfig+0xfc>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d103      	bne.n	8006cdc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	691a      	ldr	r2, [r3, #16]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	691b      	ldr	r3, [r3, #16]
 8006ce6:	f003 0301 	and.w	r3, r3, #1
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d105      	bne.n	8006cfa <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	691b      	ldr	r3, [r3, #16]
 8006cf2:	f023 0201 	bic.w	r2, r3, #1
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	611a      	str	r2, [r3, #16]
  }
}
 8006cfa:	bf00      	nop
 8006cfc:	3714      	adds	r7, #20
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop
 8006d08:	40010000 	.word	0x40010000
 8006d0c:	40000400 	.word	0x40000400
 8006d10:	40000800 	.word	0x40000800
 8006d14:	40000c00 	.word	0x40000c00
 8006d18:	40014000 	.word	0x40014000
 8006d1c:	40014400 	.word	0x40014400
 8006d20:	40014800 	.word	0x40014800

08006d24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b087      	sub	sp, #28
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6a1b      	ldr	r3, [r3, #32]
 8006d32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6a1b      	ldr	r3, [r3, #32]
 8006d38:	f023 0201 	bic.w	r2, r3, #1
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	699b      	ldr	r3, [r3, #24]
 8006d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f023 0303 	bic.w	r3, r3, #3
 8006d5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f023 0302 	bic.w	r3, r3, #2
 8006d6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	697a      	ldr	r2, [r7, #20]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8006dec <TIM_OC1_SetConfig+0xc8>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d10c      	bne.n	8006d9a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	f023 0308 	bic.w	r3, r3, #8
 8006d86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	68db      	ldr	r3, [r3, #12]
 8006d8c:	697a      	ldr	r2, [r7, #20]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f023 0304 	bic.w	r3, r3, #4
 8006d98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a13      	ldr	r2, [pc, #76]	@ (8006dec <TIM_OC1_SetConfig+0xc8>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d111      	bne.n	8006dc6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006da8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006db0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	695b      	ldr	r3, [r3, #20]
 8006db6:	693a      	ldr	r2, [r7, #16]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	699b      	ldr	r3, [r3, #24]
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	685a      	ldr	r2, [r3, #4]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	621a      	str	r2, [r3, #32]
}
 8006de0:	bf00      	nop
 8006de2:	371c      	adds	r7, #28
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr
 8006dec:	40010000 	.word	0x40010000

08006df0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b087      	sub	sp, #28
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6a1b      	ldr	r3, [r3, #32]
 8006dfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6a1b      	ldr	r3, [r3, #32]
 8006e04:	f023 0210 	bic.w	r2, r3, #16
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	699b      	ldr	r3, [r3, #24]
 8006e16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	021b      	lsls	r3, r3, #8
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	f023 0320 	bic.w	r3, r3, #32
 8006e3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	011b      	lsls	r3, r3, #4
 8006e42:	697a      	ldr	r2, [r7, #20]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a1e      	ldr	r2, [pc, #120]	@ (8006ec4 <TIM_OC2_SetConfig+0xd4>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d10d      	bne.n	8006e6c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	011b      	lsls	r3, r3, #4
 8006e5e:	697a      	ldr	r2, [r7, #20]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e6a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a15      	ldr	r2, [pc, #84]	@ (8006ec4 <TIM_OC2_SetConfig+0xd4>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d113      	bne.n	8006e9c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006e7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	695b      	ldr	r3, [r3, #20]
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	693a      	ldr	r2, [r7, #16]
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	699b      	ldr	r3, [r3, #24]
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	693a      	ldr	r2, [r7, #16]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	693a      	ldr	r2, [r7, #16]
 8006ea0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	685a      	ldr	r2, [r3, #4]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	697a      	ldr	r2, [r7, #20]
 8006eb4:	621a      	str	r2, [r3, #32]
}
 8006eb6:	bf00      	nop
 8006eb8:	371c      	adds	r7, #28
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop
 8006ec4:	40010000 	.word	0x40010000

08006ec8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b087      	sub	sp, #28
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6a1b      	ldr	r3, [r3, #32]
 8006ed6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6a1b      	ldr	r3, [r3, #32]
 8006edc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	69db      	ldr	r3, [r3, #28]
 8006eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ef6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f023 0303 	bic.w	r3, r3, #3
 8006efe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68fa      	ldr	r2, [r7, #12]
 8006f06:	4313      	orrs	r3, r2
 8006f08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006f10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	021b      	lsls	r3, r3, #8
 8006f18:	697a      	ldr	r2, [r7, #20]
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4a1d      	ldr	r2, [pc, #116]	@ (8006f98 <TIM_OC3_SetConfig+0xd0>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d10d      	bne.n	8006f42 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006f2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	68db      	ldr	r3, [r3, #12]
 8006f32:	021b      	lsls	r3, r3, #8
 8006f34:	697a      	ldr	r2, [r7, #20]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a14      	ldr	r2, [pc, #80]	@ (8006f98 <TIM_OC3_SetConfig+0xd0>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d113      	bne.n	8006f72 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	011b      	lsls	r3, r3, #4
 8006f60:	693a      	ldr	r2, [r7, #16]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	699b      	ldr	r3, [r3, #24]
 8006f6a:	011b      	lsls	r3, r3, #4
 8006f6c:	693a      	ldr	r2, [r7, #16]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	693a      	ldr	r2, [r7, #16]
 8006f76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	68fa      	ldr	r2, [r7, #12]
 8006f7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	685a      	ldr	r2, [r3, #4]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	621a      	str	r2, [r3, #32]
}
 8006f8c:	bf00      	nop
 8006f8e:	371c      	adds	r7, #28
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr
 8006f98:	40010000 	.word	0x40010000

08006f9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b087      	sub	sp, #28
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6a1b      	ldr	r3, [r3, #32]
 8006faa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6a1b      	ldr	r3, [r3, #32]
 8006fb0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	69db      	ldr	r3, [r3, #28]
 8006fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	021b      	lsls	r3, r3, #8
 8006fda:	68fa      	ldr	r2, [r7, #12]
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006fe6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	031b      	lsls	r3, r3, #12
 8006fee:	693a      	ldr	r2, [r7, #16]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	4a10      	ldr	r2, [pc, #64]	@ (8007038 <TIM_OC4_SetConfig+0x9c>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d109      	bne.n	8007010 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007002:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	695b      	ldr	r3, [r3, #20]
 8007008:	019b      	lsls	r3, r3, #6
 800700a:	697a      	ldr	r2, [r7, #20]
 800700c:	4313      	orrs	r3, r2
 800700e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	685a      	ldr	r2, [r3, #4]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	621a      	str	r2, [r3, #32]
}
 800702a:	bf00      	nop
 800702c:	371c      	adds	r7, #28
 800702e:	46bd      	mov	sp, r7
 8007030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007034:	4770      	bx	lr
 8007036:	bf00      	nop
 8007038:	40010000 	.word	0x40010000

0800703c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800703c:	b480      	push	{r7}
 800703e:	b087      	sub	sp, #28
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6a1b      	ldr	r3, [r3, #32]
 800704c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6a1b      	ldr	r3, [r3, #32]
 8007052:	f023 0201 	bic.w	r2, r3, #1
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007066:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	011b      	lsls	r3, r3, #4
 800706c:	693a      	ldr	r2, [r7, #16]
 800706e:	4313      	orrs	r3, r2
 8007070:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	f023 030a 	bic.w	r3, r3, #10
 8007078:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800707a:	697a      	ldr	r2, [r7, #20]
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	4313      	orrs	r3, r2
 8007080:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	693a      	ldr	r2, [r7, #16]
 8007086:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	697a      	ldr	r2, [r7, #20]
 800708c:	621a      	str	r2, [r3, #32]
}
 800708e:	bf00      	nop
 8007090:	371c      	adds	r7, #28
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr

0800709a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800709a:	b480      	push	{r7}
 800709c:	b087      	sub	sp, #28
 800709e:	af00      	add	r7, sp, #0
 80070a0:	60f8      	str	r0, [r7, #12]
 80070a2:	60b9      	str	r1, [r7, #8]
 80070a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6a1b      	ldr	r3, [r3, #32]
 80070aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6a1b      	ldr	r3, [r3, #32]
 80070b0:	f023 0210 	bic.w	r2, r3, #16
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	699b      	ldr	r3, [r3, #24]
 80070bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80070c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	031b      	lsls	r3, r3, #12
 80070ca:	693a      	ldr	r2, [r7, #16]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80070d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	011b      	lsls	r3, r3, #4
 80070dc:	697a      	ldr	r2, [r7, #20]
 80070de:	4313      	orrs	r3, r2
 80070e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	693a      	ldr	r2, [r7, #16]
 80070e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	697a      	ldr	r2, [r7, #20]
 80070ec:	621a      	str	r2, [r3, #32]
}
 80070ee:	bf00      	nop
 80070f0:	371c      	adds	r7, #28
 80070f2:	46bd      	mov	sp, r7
 80070f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f8:	4770      	bx	lr

080070fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070fa:	b480      	push	{r7}
 80070fc:	b085      	sub	sp, #20
 80070fe:	af00      	add	r7, sp, #0
 8007100:	6078      	str	r0, [r7, #4]
 8007102:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007110:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007112:	683a      	ldr	r2, [r7, #0]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	4313      	orrs	r3, r2
 8007118:	f043 0307 	orr.w	r3, r3, #7
 800711c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	609a      	str	r2, [r3, #8]
}
 8007124:	bf00      	nop
 8007126:	3714      	adds	r7, #20
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007130:	b480      	push	{r7}
 8007132:	b087      	sub	sp, #28
 8007134:	af00      	add	r7, sp, #0
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	607a      	str	r2, [r7, #4]
 800713c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800714a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	021a      	lsls	r2, r3, #8
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	431a      	orrs	r2, r3
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	4313      	orrs	r3, r2
 8007158:	697a      	ldr	r2, [r7, #20]
 800715a:	4313      	orrs	r3, r2
 800715c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	697a      	ldr	r2, [r7, #20]
 8007162:	609a      	str	r2, [r3, #8]
}
 8007164:	bf00      	nop
 8007166:	371c      	adds	r7, #28
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr

08007170 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007170:	b480      	push	{r7}
 8007172:	b087      	sub	sp, #28
 8007174:	af00      	add	r7, sp, #0
 8007176:	60f8      	str	r0, [r7, #12]
 8007178:	60b9      	str	r1, [r7, #8]
 800717a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	f003 031f 	and.w	r3, r3, #31
 8007182:	2201      	movs	r2, #1
 8007184:	fa02 f303 	lsl.w	r3, r2, r3
 8007188:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6a1a      	ldr	r2, [r3, #32]
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	43db      	mvns	r3, r3
 8007192:	401a      	ands	r2, r3
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6a1a      	ldr	r2, [r3, #32]
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	f003 031f 	and.w	r3, r3, #31
 80071a2:	6879      	ldr	r1, [r7, #4]
 80071a4:	fa01 f303 	lsl.w	r3, r1, r3
 80071a8:	431a      	orrs	r2, r3
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	621a      	str	r2, [r3, #32]
}
 80071ae:	bf00      	nop
 80071b0:	371c      	adds	r7, #28
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr
	...

080071bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071bc:	b480      	push	{r7}
 80071be:	b085      	sub	sp, #20
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d101      	bne.n	80071d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071d0:	2302      	movs	r3, #2
 80071d2:	e050      	b.n	8007276 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2202      	movs	r2, #2
 80071e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	4313      	orrs	r3, r2
 8007204:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68fa      	ldr	r2, [r7, #12]
 800720c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a1c      	ldr	r2, [pc, #112]	@ (8007284 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d018      	beq.n	800724a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007220:	d013      	beq.n	800724a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a18      	ldr	r2, [pc, #96]	@ (8007288 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d00e      	beq.n	800724a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a16      	ldr	r2, [pc, #88]	@ (800728c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d009      	beq.n	800724a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a15      	ldr	r2, [pc, #84]	@ (8007290 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d004      	beq.n	800724a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a13      	ldr	r2, [pc, #76]	@ (8007294 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d10c      	bne.n	8007264 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007250:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	68ba      	ldr	r2, [r7, #8]
 8007258:	4313      	orrs	r3, r2
 800725a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	68ba      	ldr	r2, [r7, #8]
 8007262:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2201      	movs	r2, #1
 8007268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3714      	adds	r7, #20
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop
 8007284:	40010000 	.word	0x40010000
 8007288:	40000400 	.word	0x40000400
 800728c:	40000800 	.word	0x40000800
 8007290:	40000c00 	.word	0x40000c00
 8007294:	40014000 	.word	0x40014000

08007298 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007298:	b480      	push	{r7}
 800729a:	b085      	sub	sp, #20
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80072a2:	2300      	movs	r3, #0
 80072a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d101      	bne.n	80072b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80072b0:	2302      	movs	r3, #2
 80072b2:	e03d      	b.n	8007330 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	4313      	orrs	r3, r2
 8007300:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	695b      	ldr	r3, [r3, #20]
 800730c:	4313      	orrs	r3, r2
 800730e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	69db      	ldr	r3, [r3, #28]
 800731a:	4313      	orrs	r3, r2
 800731c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	68fa      	ldr	r2, [r7, #12]
 8007324:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800732e:	2300      	movs	r3, #0
}
 8007330:	4618      	mov	r0, r3
 8007332:	3714      	adds	r7, #20
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007350:	b480      	push	{r7}
 8007352:	b083      	sub	sp, #12
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007358:	bf00      	nop
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <rand>:
 8007364:	4b16      	ldr	r3, [pc, #88]	@ (80073c0 <rand+0x5c>)
 8007366:	b510      	push	{r4, lr}
 8007368:	681c      	ldr	r4, [r3, #0]
 800736a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800736c:	b9b3      	cbnz	r3, 800739c <rand+0x38>
 800736e:	2018      	movs	r0, #24
 8007370:	f000 fa7a 	bl	8007868 <malloc>
 8007374:	4602      	mov	r2, r0
 8007376:	6320      	str	r0, [r4, #48]	@ 0x30
 8007378:	b920      	cbnz	r0, 8007384 <rand+0x20>
 800737a:	4b12      	ldr	r3, [pc, #72]	@ (80073c4 <rand+0x60>)
 800737c:	4812      	ldr	r0, [pc, #72]	@ (80073c8 <rand+0x64>)
 800737e:	2152      	movs	r1, #82	@ 0x52
 8007380:	f000 fa0a 	bl	8007798 <__assert_func>
 8007384:	4911      	ldr	r1, [pc, #68]	@ (80073cc <rand+0x68>)
 8007386:	4b12      	ldr	r3, [pc, #72]	@ (80073d0 <rand+0x6c>)
 8007388:	e9c0 1300 	strd	r1, r3, [r0]
 800738c:	4b11      	ldr	r3, [pc, #68]	@ (80073d4 <rand+0x70>)
 800738e:	6083      	str	r3, [r0, #8]
 8007390:	230b      	movs	r3, #11
 8007392:	8183      	strh	r3, [r0, #12]
 8007394:	2100      	movs	r1, #0
 8007396:	2001      	movs	r0, #1
 8007398:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800739c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800739e:	480e      	ldr	r0, [pc, #56]	@ (80073d8 <rand+0x74>)
 80073a0:	690b      	ldr	r3, [r1, #16]
 80073a2:	694c      	ldr	r4, [r1, #20]
 80073a4:	4a0d      	ldr	r2, [pc, #52]	@ (80073dc <rand+0x78>)
 80073a6:	4358      	muls	r0, r3
 80073a8:	fb02 0004 	mla	r0, r2, r4, r0
 80073ac:	fba3 3202 	umull	r3, r2, r3, r2
 80073b0:	3301      	adds	r3, #1
 80073b2:	eb40 0002 	adc.w	r0, r0, r2
 80073b6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80073ba:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80073be:	bd10      	pop	{r4, pc}
 80073c0:	2000007c 	.word	0x2000007c
 80073c4:	08008c8c 	.word	0x08008c8c
 80073c8:	08008ca3 	.word	0x08008ca3
 80073cc:	abcd330e 	.word	0xabcd330e
 80073d0:	e66d1234 	.word	0xe66d1234
 80073d4:	0005deec 	.word	0x0005deec
 80073d8:	5851f42d 	.word	0x5851f42d
 80073dc:	4c957f2d 	.word	0x4c957f2d

080073e0 <std>:
 80073e0:	2300      	movs	r3, #0
 80073e2:	b510      	push	{r4, lr}
 80073e4:	4604      	mov	r4, r0
 80073e6:	e9c0 3300 	strd	r3, r3, [r0]
 80073ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80073ee:	6083      	str	r3, [r0, #8]
 80073f0:	8181      	strh	r1, [r0, #12]
 80073f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80073f4:	81c2      	strh	r2, [r0, #14]
 80073f6:	6183      	str	r3, [r0, #24]
 80073f8:	4619      	mov	r1, r3
 80073fa:	2208      	movs	r2, #8
 80073fc:	305c      	adds	r0, #92	@ 0x5c
 80073fe:	f000 f92d 	bl	800765c <memset>
 8007402:	4b0d      	ldr	r3, [pc, #52]	@ (8007438 <std+0x58>)
 8007404:	6263      	str	r3, [r4, #36]	@ 0x24
 8007406:	4b0d      	ldr	r3, [pc, #52]	@ (800743c <std+0x5c>)
 8007408:	62a3      	str	r3, [r4, #40]	@ 0x28
 800740a:	4b0d      	ldr	r3, [pc, #52]	@ (8007440 <std+0x60>)
 800740c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800740e:	4b0d      	ldr	r3, [pc, #52]	@ (8007444 <std+0x64>)
 8007410:	6323      	str	r3, [r4, #48]	@ 0x30
 8007412:	4b0d      	ldr	r3, [pc, #52]	@ (8007448 <std+0x68>)
 8007414:	6224      	str	r4, [r4, #32]
 8007416:	429c      	cmp	r4, r3
 8007418:	d006      	beq.n	8007428 <std+0x48>
 800741a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800741e:	4294      	cmp	r4, r2
 8007420:	d002      	beq.n	8007428 <std+0x48>
 8007422:	33d0      	adds	r3, #208	@ 0xd0
 8007424:	429c      	cmp	r4, r3
 8007426:	d105      	bne.n	8007434 <std+0x54>
 8007428:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800742c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007430:	f000 b9a0 	b.w	8007774 <__retarget_lock_init_recursive>
 8007434:	bd10      	pop	{r4, pc}
 8007436:	bf00      	nop
 8007438:	08007565 	.word	0x08007565
 800743c:	08007587 	.word	0x08007587
 8007440:	080075bf 	.word	0x080075bf
 8007444:	080075e3 	.word	0x080075e3
 8007448:	20002458 	.word	0x20002458

0800744c <stdio_exit_handler>:
 800744c:	4a02      	ldr	r2, [pc, #8]	@ (8007458 <stdio_exit_handler+0xc>)
 800744e:	4903      	ldr	r1, [pc, #12]	@ (800745c <stdio_exit_handler+0x10>)
 8007450:	4803      	ldr	r0, [pc, #12]	@ (8007460 <stdio_exit_handler+0x14>)
 8007452:	f000 b869 	b.w	8007528 <_fwalk_sglue>
 8007456:	bf00      	nop
 8007458:	20000070 	.word	0x20000070
 800745c:	080080a9 	.word	0x080080a9
 8007460:	20000080 	.word	0x20000080

08007464 <cleanup_stdio>:
 8007464:	6841      	ldr	r1, [r0, #4]
 8007466:	4b0c      	ldr	r3, [pc, #48]	@ (8007498 <cleanup_stdio+0x34>)
 8007468:	4299      	cmp	r1, r3
 800746a:	b510      	push	{r4, lr}
 800746c:	4604      	mov	r4, r0
 800746e:	d001      	beq.n	8007474 <cleanup_stdio+0x10>
 8007470:	f000 fe1a 	bl	80080a8 <_fflush_r>
 8007474:	68a1      	ldr	r1, [r4, #8]
 8007476:	4b09      	ldr	r3, [pc, #36]	@ (800749c <cleanup_stdio+0x38>)
 8007478:	4299      	cmp	r1, r3
 800747a:	d002      	beq.n	8007482 <cleanup_stdio+0x1e>
 800747c:	4620      	mov	r0, r4
 800747e:	f000 fe13 	bl	80080a8 <_fflush_r>
 8007482:	68e1      	ldr	r1, [r4, #12]
 8007484:	4b06      	ldr	r3, [pc, #24]	@ (80074a0 <cleanup_stdio+0x3c>)
 8007486:	4299      	cmp	r1, r3
 8007488:	d004      	beq.n	8007494 <cleanup_stdio+0x30>
 800748a:	4620      	mov	r0, r4
 800748c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007490:	f000 be0a 	b.w	80080a8 <_fflush_r>
 8007494:	bd10      	pop	{r4, pc}
 8007496:	bf00      	nop
 8007498:	20002458 	.word	0x20002458
 800749c:	200024c0 	.word	0x200024c0
 80074a0:	20002528 	.word	0x20002528

080074a4 <global_stdio_init.part.0>:
 80074a4:	b510      	push	{r4, lr}
 80074a6:	4b0b      	ldr	r3, [pc, #44]	@ (80074d4 <global_stdio_init.part.0+0x30>)
 80074a8:	4c0b      	ldr	r4, [pc, #44]	@ (80074d8 <global_stdio_init.part.0+0x34>)
 80074aa:	4a0c      	ldr	r2, [pc, #48]	@ (80074dc <global_stdio_init.part.0+0x38>)
 80074ac:	601a      	str	r2, [r3, #0]
 80074ae:	4620      	mov	r0, r4
 80074b0:	2200      	movs	r2, #0
 80074b2:	2104      	movs	r1, #4
 80074b4:	f7ff ff94 	bl	80073e0 <std>
 80074b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80074bc:	2201      	movs	r2, #1
 80074be:	2109      	movs	r1, #9
 80074c0:	f7ff ff8e 	bl	80073e0 <std>
 80074c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80074c8:	2202      	movs	r2, #2
 80074ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074ce:	2112      	movs	r1, #18
 80074d0:	f7ff bf86 	b.w	80073e0 <std>
 80074d4:	20002590 	.word	0x20002590
 80074d8:	20002458 	.word	0x20002458
 80074dc:	0800744d 	.word	0x0800744d

080074e0 <__sfp_lock_acquire>:
 80074e0:	4801      	ldr	r0, [pc, #4]	@ (80074e8 <__sfp_lock_acquire+0x8>)
 80074e2:	f000 b948 	b.w	8007776 <__retarget_lock_acquire_recursive>
 80074e6:	bf00      	nop
 80074e8:	20002599 	.word	0x20002599

080074ec <__sfp_lock_release>:
 80074ec:	4801      	ldr	r0, [pc, #4]	@ (80074f4 <__sfp_lock_release+0x8>)
 80074ee:	f000 b943 	b.w	8007778 <__retarget_lock_release_recursive>
 80074f2:	bf00      	nop
 80074f4:	20002599 	.word	0x20002599

080074f8 <__sinit>:
 80074f8:	b510      	push	{r4, lr}
 80074fa:	4604      	mov	r4, r0
 80074fc:	f7ff fff0 	bl	80074e0 <__sfp_lock_acquire>
 8007500:	6a23      	ldr	r3, [r4, #32]
 8007502:	b11b      	cbz	r3, 800750c <__sinit+0x14>
 8007504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007508:	f7ff bff0 	b.w	80074ec <__sfp_lock_release>
 800750c:	4b04      	ldr	r3, [pc, #16]	@ (8007520 <__sinit+0x28>)
 800750e:	6223      	str	r3, [r4, #32]
 8007510:	4b04      	ldr	r3, [pc, #16]	@ (8007524 <__sinit+0x2c>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d1f5      	bne.n	8007504 <__sinit+0xc>
 8007518:	f7ff ffc4 	bl	80074a4 <global_stdio_init.part.0>
 800751c:	e7f2      	b.n	8007504 <__sinit+0xc>
 800751e:	bf00      	nop
 8007520:	08007465 	.word	0x08007465
 8007524:	20002590 	.word	0x20002590

08007528 <_fwalk_sglue>:
 8007528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800752c:	4607      	mov	r7, r0
 800752e:	4688      	mov	r8, r1
 8007530:	4614      	mov	r4, r2
 8007532:	2600      	movs	r6, #0
 8007534:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007538:	f1b9 0901 	subs.w	r9, r9, #1
 800753c:	d505      	bpl.n	800754a <_fwalk_sglue+0x22>
 800753e:	6824      	ldr	r4, [r4, #0]
 8007540:	2c00      	cmp	r4, #0
 8007542:	d1f7      	bne.n	8007534 <_fwalk_sglue+0xc>
 8007544:	4630      	mov	r0, r6
 8007546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800754a:	89ab      	ldrh	r3, [r5, #12]
 800754c:	2b01      	cmp	r3, #1
 800754e:	d907      	bls.n	8007560 <_fwalk_sglue+0x38>
 8007550:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007554:	3301      	adds	r3, #1
 8007556:	d003      	beq.n	8007560 <_fwalk_sglue+0x38>
 8007558:	4629      	mov	r1, r5
 800755a:	4638      	mov	r0, r7
 800755c:	47c0      	blx	r8
 800755e:	4306      	orrs	r6, r0
 8007560:	3568      	adds	r5, #104	@ 0x68
 8007562:	e7e9      	b.n	8007538 <_fwalk_sglue+0x10>

08007564 <__sread>:
 8007564:	b510      	push	{r4, lr}
 8007566:	460c      	mov	r4, r1
 8007568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800756c:	f000 f8b4 	bl	80076d8 <_read_r>
 8007570:	2800      	cmp	r0, #0
 8007572:	bfab      	itete	ge
 8007574:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007576:	89a3      	ldrhlt	r3, [r4, #12]
 8007578:	181b      	addge	r3, r3, r0
 800757a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800757e:	bfac      	ite	ge
 8007580:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007582:	81a3      	strhlt	r3, [r4, #12]
 8007584:	bd10      	pop	{r4, pc}

08007586 <__swrite>:
 8007586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800758a:	461f      	mov	r7, r3
 800758c:	898b      	ldrh	r3, [r1, #12]
 800758e:	05db      	lsls	r3, r3, #23
 8007590:	4605      	mov	r5, r0
 8007592:	460c      	mov	r4, r1
 8007594:	4616      	mov	r6, r2
 8007596:	d505      	bpl.n	80075a4 <__swrite+0x1e>
 8007598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800759c:	2302      	movs	r3, #2
 800759e:	2200      	movs	r2, #0
 80075a0:	f000 f888 	bl	80076b4 <_lseek_r>
 80075a4:	89a3      	ldrh	r3, [r4, #12]
 80075a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80075ae:	81a3      	strh	r3, [r4, #12]
 80075b0:	4632      	mov	r2, r6
 80075b2:	463b      	mov	r3, r7
 80075b4:	4628      	mov	r0, r5
 80075b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075ba:	f000 b89f 	b.w	80076fc <_write_r>

080075be <__sseek>:
 80075be:	b510      	push	{r4, lr}
 80075c0:	460c      	mov	r4, r1
 80075c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075c6:	f000 f875 	bl	80076b4 <_lseek_r>
 80075ca:	1c43      	adds	r3, r0, #1
 80075cc:	89a3      	ldrh	r3, [r4, #12]
 80075ce:	bf15      	itete	ne
 80075d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80075d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80075d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80075da:	81a3      	strheq	r3, [r4, #12]
 80075dc:	bf18      	it	ne
 80075de:	81a3      	strhne	r3, [r4, #12]
 80075e0:	bd10      	pop	{r4, pc}

080075e2 <__sclose>:
 80075e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075e6:	f000 b855 	b.w	8007694 <_close_r>

080075ea <_vsniprintf_r>:
 80075ea:	b530      	push	{r4, r5, lr}
 80075ec:	4614      	mov	r4, r2
 80075ee:	2c00      	cmp	r4, #0
 80075f0:	b09b      	sub	sp, #108	@ 0x6c
 80075f2:	4605      	mov	r5, r0
 80075f4:	461a      	mov	r2, r3
 80075f6:	da05      	bge.n	8007604 <_vsniprintf_r+0x1a>
 80075f8:	238b      	movs	r3, #139	@ 0x8b
 80075fa:	6003      	str	r3, [r0, #0]
 80075fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007600:	b01b      	add	sp, #108	@ 0x6c
 8007602:	bd30      	pop	{r4, r5, pc}
 8007604:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007608:	f8ad 300c 	strh.w	r3, [sp, #12]
 800760c:	bf14      	ite	ne
 800760e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007612:	4623      	moveq	r3, r4
 8007614:	9302      	str	r3, [sp, #8]
 8007616:	9305      	str	r3, [sp, #20]
 8007618:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800761c:	9100      	str	r1, [sp, #0]
 800761e:	9104      	str	r1, [sp, #16]
 8007620:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007624:	4669      	mov	r1, sp
 8007626:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007628:	f000 fa30 	bl	8007a8c <_svfiprintf_r>
 800762c:	1c43      	adds	r3, r0, #1
 800762e:	bfbc      	itt	lt
 8007630:	238b      	movlt	r3, #139	@ 0x8b
 8007632:	602b      	strlt	r3, [r5, #0]
 8007634:	2c00      	cmp	r4, #0
 8007636:	d0e3      	beq.n	8007600 <_vsniprintf_r+0x16>
 8007638:	9b00      	ldr	r3, [sp, #0]
 800763a:	2200      	movs	r2, #0
 800763c:	701a      	strb	r2, [r3, #0]
 800763e:	e7df      	b.n	8007600 <_vsniprintf_r+0x16>

08007640 <vsniprintf>:
 8007640:	b507      	push	{r0, r1, r2, lr}
 8007642:	9300      	str	r3, [sp, #0]
 8007644:	4613      	mov	r3, r2
 8007646:	460a      	mov	r2, r1
 8007648:	4601      	mov	r1, r0
 800764a:	4803      	ldr	r0, [pc, #12]	@ (8007658 <vsniprintf+0x18>)
 800764c:	6800      	ldr	r0, [r0, #0]
 800764e:	f7ff ffcc 	bl	80075ea <_vsniprintf_r>
 8007652:	b003      	add	sp, #12
 8007654:	f85d fb04 	ldr.w	pc, [sp], #4
 8007658:	2000007c 	.word	0x2000007c

0800765c <memset>:
 800765c:	4402      	add	r2, r0
 800765e:	4603      	mov	r3, r0
 8007660:	4293      	cmp	r3, r2
 8007662:	d100      	bne.n	8007666 <memset+0xa>
 8007664:	4770      	bx	lr
 8007666:	f803 1b01 	strb.w	r1, [r3], #1
 800766a:	e7f9      	b.n	8007660 <memset+0x4>

0800766c <strncpy>:
 800766c:	b510      	push	{r4, lr}
 800766e:	3901      	subs	r1, #1
 8007670:	4603      	mov	r3, r0
 8007672:	b132      	cbz	r2, 8007682 <strncpy+0x16>
 8007674:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007678:	f803 4b01 	strb.w	r4, [r3], #1
 800767c:	3a01      	subs	r2, #1
 800767e:	2c00      	cmp	r4, #0
 8007680:	d1f7      	bne.n	8007672 <strncpy+0x6>
 8007682:	441a      	add	r2, r3
 8007684:	2100      	movs	r1, #0
 8007686:	4293      	cmp	r3, r2
 8007688:	d100      	bne.n	800768c <strncpy+0x20>
 800768a:	bd10      	pop	{r4, pc}
 800768c:	f803 1b01 	strb.w	r1, [r3], #1
 8007690:	e7f9      	b.n	8007686 <strncpy+0x1a>
	...

08007694 <_close_r>:
 8007694:	b538      	push	{r3, r4, r5, lr}
 8007696:	4d06      	ldr	r5, [pc, #24]	@ (80076b0 <_close_r+0x1c>)
 8007698:	2300      	movs	r3, #0
 800769a:	4604      	mov	r4, r0
 800769c:	4608      	mov	r0, r1
 800769e:	602b      	str	r3, [r5, #0]
 80076a0:	f7fc fb26 	bl	8003cf0 <_close>
 80076a4:	1c43      	adds	r3, r0, #1
 80076a6:	d102      	bne.n	80076ae <_close_r+0x1a>
 80076a8:	682b      	ldr	r3, [r5, #0]
 80076aa:	b103      	cbz	r3, 80076ae <_close_r+0x1a>
 80076ac:	6023      	str	r3, [r4, #0]
 80076ae:	bd38      	pop	{r3, r4, r5, pc}
 80076b0:	20002594 	.word	0x20002594

080076b4 <_lseek_r>:
 80076b4:	b538      	push	{r3, r4, r5, lr}
 80076b6:	4d07      	ldr	r5, [pc, #28]	@ (80076d4 <_lseek_r+0x20>)
 80076b8:	4604      	mov	r4, r0
 80076ba:	4608      	mov	r0, r1
 80076bc:	4611      	mov	r1, r2
 80076be:	2200      	movs	r2, #0
 80076c0:	602a      	str	r2, [r5, #0]
 80076c2:	461a      	mov	r2, r3
 80076c4:	f7fc fb3b 	bl	8003d3e <_lseek>
 80076c8:	1c43      	adds	r3, r0, #1
 80076ca:	d102      	bne.n	80076d2 <_lseek_r+0x1e>
 80076cc:	682b      	ldr	r3, [r5, #0]
 80076ce:	b103      	cbz	r3, 80076d2 <_lseek_r+0x1e>
 80076d0:	6023      	str	r3, [r4, #0]
 80076d2:	bd38      	pop	{r3, r4, r5, pc}
 80076d4:	20002594 	.word	0x20002594

080076d8 <_read_r>:
 80076d8:	b538      	push	{r3, r4, r5, lr}
 80076da:	4d07      	ldr	r5, [pc, #28]	@ (80076f8 <_read_r+0x20>)
 80076dc:	4604      	mov	r4, r0
 80076de:	4608      	mov	r0, r1
 80076e0:	4611      	mov	r1, r2
 80076e2:	2200      	movs	r2, #0
 80076e4:	602a      	str	r2, [r5, #0]
 80076e6:	461a      	mov	r2, r3
 80076e8:	f7fc fac9 	bl	8003c7e <_read>
 80076ec:	1c43      	adds	r3, r0, #1
 80076ee:	d102      	bne.n	80076f6 <_read_r+0x1e>
 80076f0:	682b      	ldr	r3, [r5, #0]
 80076f2:	b103      	cbz	r3, 80076f6 <_read_r+0x1e>
 80076f4:	6023      	str	r3, [r4, #0]
 80076f6:	bd38      	pop	{r3, r4, r5, pc}
 80076f8:	20002594 	.word	0x20002594

080076fc <_write_r>:
 80076fc:	b538      	push	{r3, r4, r5, lr}
 80076fe:	4d07      	ldr	r5, [pc, #28]	@ (800771c <_write_r+0x20>)
 8007700:	4604      	mov	r4, r0
 8007702:	4608      	mov	r0, r1
 8007704:	4611      	mov	r1, r2
 8007706:	2200      	movs	r2, #0
 8007708:	602a      	str	r2, [r5, #0]
 800770a:	461a      	mov	r2, r3
 800770c:	f7fc fad4 	bl	8003cb8 <_write>
 8007710:	1c43      	adds	r3, r0, #1
 8007712:	d102      	bne.n	800771a <_write_r+0x1e>
 8007714:	682b      	ldr	r3, [r5, #0]
 8007716:	b103      	cbz	r3, 800771a <_write_r+0x1e>
 8007718:	6023      	str	r3, [r4, #0]
 800771a:	bd38      	pop	{r3, r4, r5, pc}
 800771c:	20002594 	.word	0x20002594

08007720 <__errno>:
 8007720:	4b01      	ldr	r3, [pc, #4]	@ (8007728 <__errno+0x8>)
 8007722:	6818      	ldr	r0, [r3, #0]
 8007724:	4770      	bx	lr
 8007726:	bf00      	nop
 8007728:	2000007c 	.word	0x2000007c

0800772c <__libc_init_array>:
 800772c:	b570      	push	{r4, r5, r6, lr}
 800772e:	4d0d      	ldr	r5, [pc, #52]	@ (8007764 <__libc_init_array+0x38>)
 8007730:	4c0d      	ldr	r4, [pc, #52]	@ (8007768 <__libc_init_array+0x3c>)
 8007732:	1b64      	subs	r4, r4, r5
 8007734:	10a4      	asrs	r4, r4, #2
 8007736:	2600      	movs	r6, #0
 8007738:	42a6      	cmp	r6, r4
 800773a:	d109      	bne.n	8007750 <__libc_init_array+0x24>
 800773c:	4d0b      	ldr	r5, [pc, #44]	@ (800776c <__libc_init_array+0x40>)
 800773e:	4c0c      	ldr	r4, [pc, #48]	@ (8007770 <__libc_init_array+0x44>)
 8007740:	f000 fff0 	bl	8008724 <_init>
 8007744:	1b64      	subs	r4, r4, r5
 8007746:	10a4      	asrs	r4, r4, #2
 8007748:	2600      	movs	r6, #0
 800774a:	42a6      	cmp	r6, r4
 800774c:	d105      	bne.n	800775a <__libc_init_array+0x2e>
 800774e:	bd70      	pop	{r4, r5, r6, pc}
 8007750:	f855 3b04 	ldr.w	r3, [r5], #4
 8007754:	4798      	blx	r3
 8007756:	3601      	adds	r6, #1
 8007758:	e7ee      	b.n	8007738 <__libc_init_array+0xc>
 800775a:	f855 3b04 	ldr.w	r3, [r5], #4
 800775e:	4798      	blx	r3
 8007760:	3601      	adds	r6, #1
 8007762:	e7f2      	b.n	800774a <__libc_init_array+0x1e>
 8007764:	08008d74 	.word	0x08008d74
 8007768:	08008d74 	.word	0x08008d74
 800776c:	08008d74 	.word	0x08008d74
 8007770:	08008d78 	.word	0x08008d78

08007774 <__retarget_lock_init_recursive>:
 8007774:	4770      	bx	lr

08007776 <__retarget_lock_acquire_recursive>:
 8007776:	4770      	bx	lr

08007778 <__retarget_lock_release_recursive>:
 8007778:	4770      	bx	lr

0800777a <memcpy>:
 800777a:	440a      	add	r2, r1
 800777c:	4291      	cmp	r1, r2
 800777e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007782:	d100      	bne.n	8007786 <memcpy+0xc>
 8007784:	4770      	bx	lr
 8007786:	b510      	push	{r4, lr}
 8007788:	f811 4b01 	ldrb.w	r4, [r1], #1
 800778c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007790:	4291      	cmp	r1, r2
 8007792:	d1f9      	bne.n	8007788 <memcpy+0xe>
 8007794:	bd10      	pop	{r4, pc}
	...

08007798 <__assert_func>:
 8007798:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800779a:	4614      	mov	r4, r2
 800779c:	461a      	mov	r2, r3
 800779e:	4b09      	ldr	r3, [pc, #36]	@ (80077c4 <__assert_func+0x2c>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4605      	mov	r5, r0
 80077a4:	68d8      	ldr	r0, [r3, #12]
 80077a6:	b954      	cbnz	r4, 80077be <__assert_func+0x26>
 80077a8:	4b07      	ldr	r3, [pc, #28]	@ (80077c8 <__assert_func+0x30>)
 80077aa:	461c      	mov	r4, r3
 80077ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80077b0:	9100      	str	r1, [sp, #0]
 80077b2:	462b      	mov	r3, r5
 80077b4:	4905      	ldr	r1, [pc, #20]	@ (80077cc <__assert_func+0x34>)
 80077b6:	f000 fc9f 	bl	80080f8 <fiprintf>
 80077ba:	f000 fcd9 	bl	8008170 <abort>
 80077be:	4b04      	ldr	r3, [pc, #16]	@ (80077d0 <__assert_func+0x38>)
 80077c0:	e7f4      	b.n	80077ac <__assert_func+0x14>
 80077c2:	bf00      	nop
 80077c4:	2000007c 	.word	0x2000007c
 80077c8:	08008d36 	.word	0x08008d36
 80077cc:	08008d08 	.word	0x08008d08
 80077d0:	08008cfb 	.word	0x08008cfb

080077d4 <_free_r>:
 80077d4:	b538      	push	{r3, r4, r5, lr}
 80077d6:	4605      	mov	r5, r0
 80077d8:	2900      	cmp	r1, #0
 80077da:	d041      	beq.n	8007860 <_free_r+0x8c>
 80077dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077e0:	1f0c      	subs	r4, r1, #4
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	bfb8      	it	lt
 80077e6:	18e4      	addlt	r4, r4, r3
 80077e8:	f000 f8e8 	bl	80079bc <__malloc_lock>
 80077ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007864 <_free_r+0x90>)
 80077ee:	6813      	ldr	r3, [r2, #0]
 80077f0:	b933      	cbnz	r3, 8007800 <_free_r+0x2c>
 80077f2:	6063      	str	r3, [r4, #4]
 80077f4:	6014      	str	r4, [r2, #0]
 80077f6:	4628      	mov	r0, r5
 80077f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077fc:	f000 b8e4 	b.w	80079c8 <__malloc_unlock>
 8007800:	42a3      	cmp	r3, r4
 8007802:	d908      	bls.n	8007816 <_free_r+0x42>
 8007804:	6820      	ldr	r0, [r4, #0]
 8007806:	1821      	adds	r1, r4, r0
 8007808:	428b      	cmp	r3, r1
 800780a:	bf01      	itttt	eq
 800780c:	6819      	ldreq	r1, [r3, #0]
 800780e:	685b      	ldreq	r3, [r3, #4]
 8007810:	1809      	addeq	r1, r1, r0
 8007812:	6021      	streq	r1, [r4, #0]
 8007814:	e7ed      	b.n	80077f2 <_free_r+0x1e>
 8007816:	461a      	mov	r2, r3
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	b10b      	cbz	r3, 8007820 <_free_r+0x4c>
 800781c:	42a3      	cmp	r3, r4
 800781e:	d9fa      	bls.n	8007816 <_free_r+0x42>
 8007820:	6811      	ldr	r1, [r2, #0]
 8007822:	1850      	adds	r0, r2, r1
 8007824:	42a0      	cmp	r0, r4
 8007826:	d10b      	bne.n	8007840 <_free_r+0x6c>
 8007828:	6820      	ldr	r0, [r4, #0]
 800782a:	4401      	add	r1, r0
 800782c:	1850      	adds	r0, r2, r1
 800782e:	4283      	cmp	r3, r0
 8007830:	6011      	str	r1, [r2, #0]
 8007832:	d1e0      	bne.n	80077f6 <_free_r+0x22>
 8007834:	6818      	ldr	r0, [r3, #0]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	6053      	str	r3, [r2, #4]
 800783a:	4408      	add	r0, r1
 800783c:	6010      	str	r0, [r2, #0]
 800783e:	e7da      	b.n	80077f6 <_free_r+0x22>
 8007840:	d902      	bls.n	8007848 <_free_r+0x74>
 8007842:	230c      	movs	r3, #12
 8007844:	602b      	str	r3, [r5, #0]
 8007846:	e7d6      	b.n	80077f6 <_free_r+0x22>
 8007848:	6820      	ldr	r0, [r4, #0]
 800784a:	1821      	adds	r1, r4, r0
 800784c:	428b      	cmp	r3, r1
 800784e:	bf04      	itt	eq
 8007850:	6819      	ldreq	r1, [r3, #0]
 8007852:	685b      	ldreq	r3, [r3, #4]
 8007854:	6063      	str	r3, [r4, #4]
 8007856:	bf04      	itt	eq
 8007858:	1809      	addeq	r1, r1, r0
 800785a:	6021      	streq	r1, [r4, #0]
 800785c:	6054      	str	r4, [r2, #4]
 800785e:	e7ca      	b.n	80077f6 <_free_r+0x22>
 8007860:	bd38      	pop	{r3, r4, r5, pc}
 8007862:	bf00      	nop
 8007864:	200025a0 	.word	0x200025a0

08007868 <malloc>:
 8007868:	4b02      	ldr	r3, [pc, #8]	@ (8007874 <malloc+0xc>)
 800786a:	4601      	mov	r1, r0
 800786c:	6818      	ldr	r0, [r3, #0]
 800786e:	f000 b825 	b.w	80078bc <_malloc_r>
 8007872:	bf00      	nop
 8007874:	2000007c 	.word	0x2000007c

08007878 <sbrk_aligned>:
 8007878:	b570      	push	{r4, r5, r6, lr}
 800787a:	4e0f      	ldr	r6, [pc, #60]	@ (80078b8 <sbrk_aligned+0x40>)
 800787c:	460c      	mov	r4, r1
 800787e:	6831      	ldr	r1, [r6, #0]
 8007880:	4605      	mov	r5, r0
 8007882:	b911      	cbnz	r1, 800788a <sbrk_aligned+0x12>
 8007884:	f000 fc64 	bl	8008150 <_sbrk_r>
 8007888:	6030      	str	r0, [r6, #0]
 800788a:	4621      	mov	r1, r4
 800788c:	4628      	mov	r0, r5
 800788e:	f000 fc5f 	bl	8008150 <_sbrk_r>
 8007892:	1c43      	adds	r3, r0, #1
 8007894:	d103      	bne.n	800789e <sbrk_aligned+0x26>
 8007896:	f04f 34ff 	mov.w	r4, #4294967295
 800789a:	4620      	mov	r0, r4
 800789c:	bd70      	pop	{r4, r5, r6, pc}
 800789e:	1cc4      	adds	r4, r0, #3
 80078a0:	f024 0403 	bic.w	r4, r4, #3
 80078a4:	42a0      	cmp	r0, r4
 80078a6:	d0f8      	beq.n	800789a <sbrk_aligned+0x22>
 80078a8:	1a21      	subs	r1, r4, r0
 80078aa:	4628      	mov	r0, r5
 80078ac:	f000 fc50 	bl	8008150 <_sbrk_r>
 80078b0:	3001      	adds	r0, #1
 80078b2:	d1f2      	bne.n	800789a <sbrk_aligned+0x22>
 80078b4:	e7ef      	b.n	8007896 <sbrk_aligned+0x1e>
 80078b6:	bf00      	nop
 80078b8:	2000259c 	.word	0x2000259c

080078bc <_malloc_r>:
 80078bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078c0:	1ccd      	adds	r5, r1, #3
 80078c2:	f025 0503 	bic.w	r5, r5, #3
 80078c6:	3508      	adds	r5, #8
 80078c8:	2d0c      	cmp	r5, #12
 80078ca:	bf38      	it	cc
 80078cc:	250c      	movcc	r5, #12
 80078ce:	2d00      	cmp	r5, #0
 80078d0:	4606      	mov	r6, r0
 80078d2:	db01      	blt.n	80078d8 <_malloc_r+0x1c>
 80078d4:	42a9      	cmp	r1, r5
 80078d6:	d904      	bls.n	80078e2 <_malloc_r+0x26>
 80078d8:	230c      	movs	r3, #12
 80078da:	6033      	str	r3, [r6, #0]
 80078dc:	2000      	movs	r0, #0
 80078de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079b8 <_malloc_r+0xfc>
 80078e6:	f000 f869 	bl	80079bc <__malloc_lock>
 80078ea:	f8d8 3000 	ldr.w	r3, [r8]
 80078ee:	461c      	mov	r4, r3
 80078f0:	bb44      	cbnz	r4, 8007944 <_malloc_r+0x88>
 80078f2:	4629      	mov	r1, r5
 80078f4:	4630      	mov	r0, r6
 80078f6:	f7ff ffbf 	bl	8007878 <sbrk_aligned>
 80078fa:	1c43      	adds	r3, r0, #1
 80078fc:	4604      	mov	r4, r0
 80078fe:	d158      	bne.n	80079b2 <_malloc_r+0xf6>
 8007900:	f8d8 4000 	ldr.w	r4, [r8]
 8007904:	4627      	mov	r7, r4
 8007906:	2f00      	cmp	r7, #0
 8007908:	d143      	bne.n	8007992 <_malloc_r+0xd6>
 800790a:	2c00      	cmp	r4, #0
 800790c:	d04b      	beq.n	80079a6 <_malloc_r+0xea>
 800790e:	6823      	ldr	r3, [r4, #0]
 8007910:	4639      	mov	r1, r7
 8007912:	4630      	mov	r0, r6
 8007914:	eb04 0903 	add.w	r9, r4, r3
 8007918:	f000 fc1a 	bl	8008150 <_sbrk_r>
 800791c:	4581      	cmp	r9, r0
 800791e:	d142      	bne.n	80079a6 <_malloc_r+0xea>
 8007920:	6821      	ldr	r1, [r4, #0]
 8007922:	1a6d      	subs	r5, r5, r1
 8007924:	4629      	mov	r1, r5
 8007926:	4630      	mov	r0, r6
 8007928:	f7ff ffa6 	bl	8007878 <sbrk_aligned>
 800792c:	3001      	adds	r0, #1
 800792e:	d03a      	beq.n	80079a6 <_malloc_r+0xea>
 8007930:	6823      	ldr	r3, [r4, #0]
 8007932:	442b      	add	r3, r5
 8007934:	6023      	str	r3, [r4, #0]
 8007936:	f8d8 3000 	ldr.w	r3, [r8]
 800793a:	685a      	ldr	r2, [r3, #4]
 800793c:	bb62      	cbnz	r2, 8007998 <_malloc_r+0xdc>
 800793e:	f8c8 7000 	str.w	r7, [r8]
 8007942:	e00f      	b.n	8007964 <_malloc_r+0xa8>
 8007944:	6822      	ldr	r2, [r4, #0]
 8007946:	1b52      	subs	r2, r2, r5
 8007948:	d420      	bmi.n	800798c <_malloc_r+0xd0>
 800794a:	2a0b      	cmp	r2, #11
 800794c:	d917      	bls.n	800797e <_malloc_r+0xc2>
 800794e:	1961      	adds	r1, r4, r5
 8007950:	42a3      	cmp	r3, r4
 8007952:	6025      	str	r5, [r4, #0]
 8007954:	bf18      	it	ne
 8007956:	6059      	strne	r1, [r3, #4]
 8007958:	6863      	ldr	r3, [r4, #4]
 800795a:	bf08      	it	eq
 800795c:	f8c8 1000 	streq.w	r1, [r8]
 8007960:	5162      	str	r2, [r4, r5]
 8007962:	604b      	str	r3, [r1, #4]
 8007964:	4630      	mov	r0, r6
 8007966:	f000 f82f 	bl	80079c8 <__malloc_unlock>
 800796a:	f104 000b 	add.w	r0, r4, #11
 800796e:	1d23      	adds	r3, r4, #4
 8007970:	f020 0007 	bic.w	r0, r0, #7
 8007974:	1ac2      	subs	r2, r0, r3
 8007976:	bf1c      	itt	ne
 8007978:	1a1b      	subne	r3, r3, r0
 800797a:	50a3      	strne	r3, [r4, r2]
 800797c:	e7af      	b.n	80078de <_malloc_r+0x22>
 800797e:	6862      	ldr	r2, [r4, #4]
 8007980:	42a3      	cmp	r3, r4
 8007982:	bf0c      	ite	eq
 8007984:	f8c8 2000 	streq.w	r2, [r8]
 8007988:	605a      	strne	r2, [r3, #4]
 800798a:	e7eb      	b.n	8007964 <_malloc_r+0xa8>
 800798c:	4623      	mov	r3, r4
 800798e:	6864      	ldr	r4, [r4, #4]
 8007990:	e7ae      	b.n	80078f0 <_malloc_r+0x34>
 8007992:	463c      	mov	r4, r7
 8007994:	687f      	ldr	r7, [r7, #4]
 8007996:	e7b6      	b.n	8007906 <_malloc_r+0x4a>
 8007998:	461a      	mov	r2, r3
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	42a3      	cmp	r3, r4
 800799e:	d1fb      	bne.n	8007998 <_malloc_r+0xdc>
 80079a0:	2300      	movs	r3, #0
 80079a2:	6053      	str	r3, [r2, #4]
 80079a4:	e7de      	b.n	8007964 <_malloc_r+0xa8>
 80079a6:	230c      	movs	r3, #12
 80079a8:	6033      	str	r3, [r6, #0]
 80079aa:	4630      	mov	r0, r6
 80079ac:	f000 f80c 	bl	80079c8 <__malloc_unlock>
 80079b0:	e794      	b.n	80078dc <_malloc_r+0x20>
 80079b2:	6005      	str	r5, [r0, #0]
 80079b4:	e7d6      	b.n	8007964 <_malloc_r+0xa8>
 80079b6:	bf00      	nop
 80079b8:	200025a0 	.word	0x200025a0

080079bc <__malloc_lock>:
 80079bc:	4801      	ldr	r0, [pc, #4]	@ (80079c4 <__malloc_lock+0x8>)
 80079be:	f7ff beda 	b.w	8007776 <__retarget_lock_acquire_recursive>
 80079c2:	bf00      	nop
 80079c4:	20002598 	.word	0x20002598

080079c8 <__malloc_unlock>:
 80079c8:	4801      	ldr	r0, [pc, #4]	@ (80079d0 <__malloc_unlock+0x8>)
 80079ca:	f7ff bed5 	b.w	8007778 <__retarget_lock_release_recursive>
 80079ce:	bf00      	nop
 80079d0:	20002598 	.word	0x20002598

080079d4 <__ssputs_r>:
 80079d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079d8:	688e      	ldr	r6, [r1, #8]
 80079da:	461f      	mov	r7, r3
 80079dc:	42be      	cmp	r6, r7
 80079de:	680b      	ldr	r3, [r1, #0]
 80079e0:	4682      	mov	sl, r0
 80079e2:	460c      	mov	r4, r1
 80079e4:	4690      	mov	r8, r2
 80079e6:	d82d      	bhi.n	8007a44 <__ssputs_r+0x70>
 80079e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80079f0:	d026      	beq.n	8007a40 <__ssputs_r+0x6c>
 80079f2:	6965      	ldr	r5, [r4, #20]
 80079f4:	6909      	ldr	r1, [r1, #16]
 80079f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079fa:	eba3 0901 	sub.w	r9, r3, r1
 80079fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007a02:	1c7b      	adds	r3, r7, #1
 8007a04:	444b      	add	r3, r9
 8007a06:	106d      	asrs	r5, r5, #1
 8007a08:	429d      	cmp	r5, r3
 8007a0a:	bf38      	it	cc
 8007a0c:	461d      	movcc	r5, r3
 8007a0e:	0553      	lsls	r3, r2, #21
 8007a10:	d527      	bpl.n	8007a62 <__ssputs_r+0x8e>
 8007a12:	4629      	mov	r1, r5
 8007a14:	f7ff ff52 	bl	80078bc <_malloc_r>
 8007a18:	4606      	mov	r6, r0
 8007a1a:	b360      	cbz	r0, 8007a76 <__ssputs_r+0xa2>
 8007a1c:	6921      	ldr	r1, [r4, #16]
 8007a1e:	464a      	mov	r2, r9
 8007a20:	f7ff feab 	bl	800777a <memcpy>
 8007a24:	89a3      	ldrh	r3, [r4, #12]
 8007a26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a2e:	81a3      	strh	r3, [r4, #12]
 8007a30:	6126      	str	r6, [r4, #16]
 8007a32:	6165      	str	r5, [r4, #20]
 8007a34:	444e      	add	r6, r9
 8007a36:	eba5 0509 	sub.w	r5, r5, r9
 8007a3a:	6026      	str	r6, [r4, #0]
 8007a3c:	60a5      	str	r5, [r4, #8]
 8007a3e:	463e      	mov	r6, r7
 8007a40:	42be      	cmp	r6, r7
 8007a42:	d900      	bls.n	8007a46 <__ssputs_r+0x72>
 8007a44:	463e      	mov	r6, r7
 8007a46:	6820      	ldr	r0, [r4, #0]
 8007a48:	4632      	mov	r2, r6
 8007a4a:	4641      	mov	r1, r8
 8007a4c:	f000 fb66 	bl	800811c <memmove>
 8007a50:	68a3      	ldr	r3, [r4, #8]
 8007a52:	1b9b      	subs	r3, r3, r6
 8007a54:	60a3      	str	r3, [r4, #8]
 8007a56:	6823      	ldr	r3, [r4, #0]
 8007a58:	4433      	add	r3, r6
 8007a5a:	6023      	str	r3, [r4, #0]
 8007a5c:	2000      	movs	r0, #0
 8007a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a62:	462a      	mov	r2, r5
 8007a64:	f000 fb8b 	bl	800817e <_realloc_r>
 8007a68:	4606      	mov	r6, r0
 8007a6a:	2800      	cmp	r0, #0
 8007a6c:	d1e0      	bne.n	8007a30 <__ssputs_r+0x5c>
 8007a6e:	6921      	ldr	r1, [r4, #16]
 8007a70:	4650      	mov	r0, sl
 8007a72:	f7ff feaf 	bl	80077d4 <_free_r>
 8007a76:	230c      	movs	r3, #12
 8007a78:	f8ca 3000 	str.w	r3, [sl]
 8007a7c:	89a3      	ldrh	r3, [r4, #12]
 8007a7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a82:	81a3      	strh	r3, [r4, #12]
 8007a84:	f04f 30ff 	mov.w	r0, #4294967295
 8007a88:	e7e9      	b.n	8007a5e <__ssputs_r+0x8a>
	...

08007a8c <_svfiprintf_r>:
 8007a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a90:	4698      	mov	r8, r3
 8007a92:	898b      	ldrh	r3, [r1, #12]
 8007a94:	061b      	lsls	r3, r3, #24
 8007a96:	b09d      	sub	sp, #116	@ 0x74
 8007a98:	4607      	mov	r7, r0
 8007a9a:	460d      	mov	r5, r1
 8007a9c:	4614      	mov	r4, r2
 8007a9e:	d510      	bpl.n	8007ac2 <_svfiprintf_r+0x36>
 8007aa0:	690b      	ldr	r3, [r1, #16]
 8007aa2:	b973      	cbnz	r3, 8007ac2 <_svfiprintf_r+0x36>
 8007aa4:	2140      	movs	r1, #64	@ 0x40
 8007aa6:	f7ff ff09 	bl	80078bc <_malloc_r>
 8007aaa:	6028      	str	r0, [r5, #0]
 8007aac:	6128      	str	r0, [r5, #16]
 8007aae:	b930      	cbnz	r0, 8007abe <_svfiprintf_r+0x32>
 8007ab0:	230c      	movs	r3, #12
 8007ab2:	603b      	str	r3, [r7, #0]
 8007ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab8:	b01d      	add	sp, #116	@ 0x74
 8007aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007abe:	2340      	movs	r3, #64	@ 0x40
 8007ac0:	616b      	str	r3, [r5, #20]
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ac6:	2320      	movs	r3, #32
 8007ac8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007acc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ad0:	2330      	movs	r3, #48	@ 0x30
 8007ad2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007c70 <_svfiprintf_r+0x1e4>
 8007ad6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007ada:	f04f 0901 	mov.w	r9, #1
 8007ade:	4623      	mov	r3, r4
 8007ae0:	469a      	mov	sl, r3
 8007ae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ae6:	b10a      	cbz	r2, 8007aec <_svfiprintf_r+0x60>
 8007ae8:	2a25      	cmp	r2, #37	@ 0x25
 8007aea:	d1f9      	bne.n	8007ae0 <_svfiprintf_r+0x54>
 8007aec:	ebba 0b04 	subs.w	fp, sl, r4
 8007af0:	d00b      	beq.n	8007b0a <_svfiprintf_r+0x7e>
 8007af2:	465b      	mov	r3, fp
 8007af4:	4622      	mov	r2, r4
 8007af6:	4629      	mov	r1, r5
 8007af8:	4638      	mov	r0, r7
 8007afa:	f7ff ff6b 	bl	80079d4 <__ssputs_r>
 8007afe:	3001      	adds	r0, #1
 8007b00:	f000 80a7 	beq.w	8007c52 <_svfiprintf_r+0x1c6>
 8007b04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b06:	445a      	add	r2, fp
 8007b08:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b0a:	f89a 3000 	ldrb.w	r3, [sl]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f000 809f 	beq.w	8007c52 <_svfiprintf_r+0x1c6>
 8007b14:	2300      	movs	r3, #0
 8007b16:	f04f 32ff 	mov.w	r2, #4294967295
 8007b1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b1e:	f10a 0a01 	add.w	sl, sl, #1
 8007b22:	9304      	str	r3, [sp, #16]
 8007b24:	9307      	str	r3, [sp, #28]
 8007b26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b2c:	4654      	mov	r4, sl
 8007b2e:	2205      	movs	r2, #5
 8007b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b34:	484e      	ldr	r0, [pc, #312]	@ (8007c70 <_svfiprintf_r+0x1e4>)
 8007b36:	f7f8 fb53 	bl	80001e0 <memchr>
 8007b3a:	9a04      	ldr	r2, [sp, #16]
 8007b3c:	b9d8      	cbnz	r0, 8007b76 <_svfiprintf_r+0xea>
 8007b3e:	06d0      	lsls	r0, r2, #27
 8007b40:	bf44      	itt	mi
 8007b42:	2320      	movmi	r3, #32
 8007b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b48:	0711      	lsls	r1, r2, #28
 8007b4a:	bf44      	itt	mi
 8007b4c:	232b      	movmi	r3, #43	@ 0x2b
 8007b4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b52:	f89a 3000 	ldrb.w	r3, [sl]
 8007b56:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b58:	d015      	beq.n	8007b86 <_svfiprintf_r+0xfa>
 8007b5a:	9a07      	ldr	r2, [sp, #28]
 8007b5c:	4654      	mov	r4, sl
 8007b5e:	2000      	movs	r0, #0
 8007b60:	f04f 0c0a 	mov.w	ip, #10
 8007b64:	4621      	mov	r1, r4
 8007b66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b6a:	3b30      	subs	r3, #48	@ 0x30
 8007b6c:	2b09      	cmp	r3, #9
 8007b6e:	d94b      	bls.n	8007c08 <_svfiprintf_r+0x17c>
 8007b70:	b1b0      	cbz	r0, 8007ba0 <_svfiprintf_r+0x114>
 8007b72:	9207      	str	r2, [sp, #28]
 8007b74:	e014      	b.n	8007ba0 <_svfiprintf_r+0x114>
 8007b76:	eba0 0308 	sub.w	r3, r0, r8
 8007b7a:	fa09 f303 	lsl.w	r3, r9, r3
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	9304      	str	r3, [sp, #16]
 8007b82:	46a2      	mov	sl, r4
 8007b84:	e7d2      	b.n	8007b2c <_svfiprintf_r+0xa0>
 8007b86:	9b03      	ldr	r3, [sp, #12]
 8007b88:	1d19      	adds	r1, r3, #4
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	9103      	str	r1, [sp, #12]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	bfbb      	ittet	lt
 8007b92:	425b      	neglt	r3, r3
 8007b94:	f042 0202 	orrlt.w	r2, r2, #2
 8007b98:	9307      	strge	r3, [sp, #28]
 8007b9a:	9307      	strlt	r3, [sp, #28]
 8007b9c:	bfb8      	it	lt
 8007b9e:	9204      	strlt	r2, [sp, #16]
 8007ba0:	7823      	ldrb	r3, [r4, #0]
 8007ba2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ba4:	d10a      	bne.n	8007bbc <_svfiprintf_r+0x130>
 8007ba6:	7863      	ldrb	r3, [r4, #1]
 8007ba8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007baa:	d132      	bne.n	8007c12 <_svfiprintf_r+0x186>
 8007bac:	9b03      	ldr	r3, [sp, #12]
 8007bae:	1d1a      	adds	r2, r3, #4
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	9203      	str	r2, [sp, #12]
 8007bb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007bb8:	3402      	adds	r4, #2
 8007bba:	9305      	str	r3, [sp, #20]
 8007bbc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007c80 <_svfiprintf_r+0x1f4>
 8007bc0:	7821      	ldrb	r1, [r4, #0]
 8007bc2:	2203      	movs	r2, #3
 8007bc4:	4650      	mov	r0, sl
 8007bc6:	f7f8 fb0b 	bl	80001e0 <memchr>
 8007bca:	b138      	cbz	r0, 8007bdc <_svfiprintf_r+0x150>
 8007bcc:	9b04      	ldr	r3, [sp, #16]
 8007bce:	eba0 000a 	sub.w	r0, r0, sl
 8007bd2:	2240      	movs	r2, #64	@ 0x40
 8007bd4:	4082      	lsls	r2, r0
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	3401      	adds	r4, #1
 8007bda:	9304      	str	r3, [sp, #16]
 8007bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007be0:	4824      	ldr	r0, [pc, #144]	@ (8007c74 <_svfiprintf_r+0x1e8>)
 8007be2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007be6:	2206      	movs	r2, #6
 8007be8:	f7f8 fafa 	bl	80001e0 <memchr>
 8007bec:	2800      	cmp	r0, #0
 8007bee:	d036      	beq.n	8007c5e <_svfiprintf_r+0x1d2>
 8007bf0:	4b21      	ldr	r3, [pc, #132]	@ (8007c78 <_svfiprintf_r+0x1ec>)
 8007bf2:	bb1b      	cbnz	r3, 8007c3c <_svfiprintf_r+0x1b0>
 8007bf4:	9b03      	ldr	r3, [sp, #12]
 8007bf6:	3307      	adds	r3, #7
 8007bf8:	f023 0307 	bic.w	r3, r3, #7
 8007bfc:	3308      	adds	r3, #8
 8007bfe:	9303      	str	r3, [sp, #12]
 8007c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c02:	4433      	add	r3, r6
 8007c04:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c06:	e76a      	b.n	8007ade <_svfiprintf_r+0x52>
 8007c08:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c0c:	460c      	mov	r4, r1
 8007c0e:	2001      	movs	r0, #1
 8007c10:	e7a8      	b.n	8007b64 <_svfiprintf_r+0xd8>
 8007c12:	2300      	movs	r3, #0
 8007c14:	3401      	adds	r4, #1
 8007c16:	9305      	str	r3, [sp, #20]
 8007c18:	4619      	mov	r1, r3
 8007c1a:	f04f 0c0a 	mov.w	ip, #10
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c24:	3a30      	subs	r2, #48	@ 0x30
 8007c26:	2a09      	cmp	r2, #9
 8007c28:	d903      	bls.n	8007c32 <_svfiprintf_r+0x1a6>
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d0c6      	beq.n	8007bbc <_svfiprintf_r+0x130>
 8007c2e:	9105      	str	r1, [sp, #20]
 8007c30:	e7c4      	b.n	8007bbc <_svfiprintf_r+0x130>
 8007c32:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c36:	4604      	mov	r4, r0
 8007c38:	2301      	movs	r3, #1
 8007c3a:	e7f0      	b.n	8007c1e <_svfiprintf_r+0x192>
 8007c3c:	ab03      	add	r3, sp, #12
 8007c3e:	9300      	str	r3, [sp, #0]
 8007c40:	462a      	mov	r2, r5
 8007c42:	4b0e      	ldr	r3, [pc, #56]	@ (8007c7c <_svfiprintf_r+0x1f0>)
 8007c44:	a904      	add	r1, sp, #16
 8007c46:	4638      	mov	r0, r7
 8007c48:	f3af 8000 	nop.w
 8007c4c:	1c42      	adds	r2, r0, #1
 8007c4e:	4606      	mov	r6, r0
 8007c50:	d1d6      	bne.n	8007c00 <_svfiprintf_r+0x174>
 8007c52:	89ab      	ldrh	r3, [r5, #12]
 8007c54:	065b      	lsls	r3, r3, #25
 8007c56:	f53f af2d 	bmi.w	8007ab4 <_svfiprintf_r+0x28>
 8007c5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c5c:	e72c      	b.n	8007ab8 <_svfiprintf_r+0x2c>
 8007c5e:	ab03      	add	r3, sp, #12
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	462a      	mov	r2, r5
 8007c64:	4b05      	ldr	r3, [pc, #20]	@ (8007c7c <_svfiprintf_r+0x1f0>)
 8007c66:	a904      	add	r1, sp, #16
 8007c68:	4638      	mov	r0, r7
 8007c6a:	f000 f879 	bl	8007d60 <_printf_i>
 8007c6e:	e7ed      	b.n	8007c4c <_svfiprintf_r+0x1c0>
 8007c70:	08008d37 	.word	0x08008d37
 8007c74:	08008d41 	.word	0x08008d41
 8007c78:	00000000 	.word	0x00000000
 8007c7c:	080079d5 	.word	0x080079d5
 8007c80:	08008d3d 	.word	0x08008d3d

08007c84 <_printf_common>:
 8007c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c88:	4616      	mov	r6, r2
 8007c8a:	4698      	mov	r8, r3
 8007c8c:	688a      	ldr	r2, [r1, #8]
 8007c8e:	690b      	ldr	r3, [r1, #16]
 8007c90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c94:	4293      	cmp	r3, r2
 8007c96:	bfb8      	it	lt
 8007c98:	4613      	movlt	r3, r2
 8007c9a:	6033      	str	r3, [r6, #0]
 8007c9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ca0:	4607      	mov	r7, r0
 8007ca2:	460c      	mov	r4, r1
 8007ca4:	b10a      	cbz	r2, 8007caa <_printf_common+0x26>
 8007ca6:	3301      	adds	r3, #1
 8007ca8:	6033      	str	r3, [r6, #0]
 8007caa:	6823      	ldr	r3, [r4, #0]
 8007cac:	0699      	lsls	r1, r3, #26
 8007cae:	bf42      	ittt	mi
 8007cb0:	6833      	ldrmi	r3, [r6, #0]
 8007cb2:	3302      	addmi	r3, #2
 8007cb4:	6033      	strmi	r3, [r6, #0]
 8007cb6:	6825      	ldr	r5, [r4, #0]
 8007cb8:	f015 0506 	ands.w	r5, r5, #6
 8007cbc:	d106      	bne.n	8007ccc <_printf_common+0x48>
 8007cbe:	f104 0a19 	add.w	sl, r4, #25
 8007cc2:	68e3      	ldr	r3, [r4, #12]
 8007cc4:	6832      	ldr	r2, [r6, #0]
 8007cc6:	1a9b      	subs	r3, r3, r2
 8007cc8:	42ab      	cmp	r3, r5
 8007cca:	dc26      	bgt.n	8007d1a <_printf_common+0x96>
 8007ccc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007cd0:	6822      	ldr	r2, [r4, #0]
 8007cd2:	3b00      	subs	r3, #0
 8007cd4:	bf18      	it	ne
 8007cd6:	2301      	movne	r3, #1
 8007cd8:	0692      	lsls	r2, r2, #26
 8007cda:	d42b      	bmi.n	8007d34 <_printf_common+0xb0>
 8007cdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ce0:	4641      	mov	r1, r8
 8007ce2:	4638      	mov	r0, r7
 8007ce4:	47c8      	blx	r9
 8007ce6:	3001      	adds	r0, #1
 8007ce8:	d01e      	beq.n	8007d28 <_printf_common+0xa4>
 8007cea:	6823      	ldr	r3, [r4, #0]
 8007cec:	6922      	ldr	r2, [r4, #16]
 8007cee:	f003 0306 	and.w	r3, r3, #6
 8007cf2:	2b04      	cmp	r3, #4
 8007cf4:	bf02      	ittt	eq
 8007cf6:	68e5      	ldreq	r5, [r4, #12]
 8007cf8:	6833      	ldreq	r3, [r6, #0]
 8007cfa:	1aed      	subeq	r5, r5, r3
 8007cfc:	68a3      	ldr	r3, [r4, #8]
 8007cfe:	bf0c      	ite	eq
 8007d00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d04:	2500      	movne	r5, #0
 8007d06:	4293      	cmp	r3, r2
 8007d08:	bfc4      	itt	gt
 8007d0a:	1a9b      	subgt	r3, r3, r2
 8007d0c:	18ed      	addgt	r5, r5, r3
 8007d0e:	2600      	movs	r6, #0
 8007d10:	341a      	adds	r4, #26
 8007d12:	42b5      	cmp	r5, r6
 8007d14:	d11a      	bne.n	8007d4c <_printf_common+0xc8>
 8007d16:	2000      	movs	r0, #0
 8007d18:	e008      	b.n	8007d2c <_printf_common+0xa8>
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	4652      	mov	r2, sl
 8007d1e:	4641      	mov	r1, r8
 8007d20:	4638      	mov	r0, r7
 8007d22:	47c8      	blx	r9
 8007d24:	3001      	adds	r0, #1
 8007d26:	d103      	bne.n	8007d30 <_printf_common+0xac>
 8007d28:	f04f 30ff 	mov.w	r0, #4294967295
 8007d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d30:	3501      	adds	r5, #1
 8007d32:	e7c6      	b.n	8007cc2 <_printf_common+0x3e>
 8007d34:	18e1      	adds	r1, r4, r3
 8007d36:	1c5a      	adds	r2, r3, #1
 8007d38:	2030      	movs	r0, #48	@ 0x30
 8007d3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007d3e:	4422      	add	r2, r4
 8007d40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d48:	3302      	adds	r3, #2
 8007d4a:	e7c7      	b.n	8007cdc <_printf_common+0x58>
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	4622      	mov	r2, r4
 8007d50:	4641      	mov	r1, r8
 8007d52:	4638      	mov	r0, r7
 8007d54:	47c8      	blx	r9
 8007d56:	3001      	adds	r0, #1
 8007d58:	d0e6      	beq.n	8007d28 <_printf_common+0xa4>
 8007d5a:	3601      	adds	r6, #1
 8007d5c:	e7d9      	b.n	8007d12 <_printf_common+0x8e>
	...

08007d60 <_printf_i>:
 8007d60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d64:	7e0f      	ldrb	r7, [r1, #24]
 8007d66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d68:	2f78      	cmp	r7, #120	@ 0x78
 8007d6a:	4691      	mov	r9, r2
 8007d6c:	4680      	mov	r8, r0
 8007d6e:	460c      	mov	r4, r1
 8007d70:	469a      	mov	sl, r3
 8007d72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007d76:	d807      	bhi.n	8007d88 <_printf_i+0x28>
 8007d78:	2f62      	cmp	r7, #98	@ 0x62
 8007d7a:	d80a      	bhi.n	8007d92 <_printf_i+0x32>
 8007d7c:	2f00      	cmp	r7, #0
 8007d7e:	f000 80d2 	beq.w	8007f26 <_printf_i+0x1c6>
 8007d82:	2f58      	cmp	r7, #88	@ 0x58
 8007d84:	f000 80b9 	beq.w	8007efa <_printf_i+0x19a>
 8007d88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d90:	e03a      	b.n	8007e08 <_printf_i+0xa8>
 8007d92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d96:	2b15      	cmp	r3, #21
 8007d98:	d8f6      	bhi.n	8007d88 <_printf_i+0x28>
 8007d9a:	a101      	add	r1, pc, #4	@ (adr r1, 8007da0 <_printf_i+0x40>)
 8007d9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007da0:	08007df9 	.word	0x08007df9
 8007da4:	08007e0d 	.word	0x08007e0d
 8007da8:	08007d89 	.word	0x08007d89
 8007dac:	08007d89 	.word	0x08007d89
 8007db0:	08007d89 	.word	0x08007d89
 8007db4:	08007d89 	.word	0x08007d89
 8007db8:	08007e0d 	.word	0x08007e0d
 8007dbc:	08007d89 	.word	0x08007d89
 8007dc0:	08007d89 	.word	0x08007d89
 8007dc4:	08007d89 	.word	0x08007d89
 8007dc8:	08007d89 	.word	0x08007d89
 8007dcc:	08007f0d 	.word	0x08007f0d
 8007dd0:	08007e37 	.word	0x08007e37
 8007dd4:	08007ec7 	.word	0x08007ec7
 8007dd8:	08007d89 	.word	0x08007d89
 8007ddc:	08007d89 	.word	0x08007d89
 8007de0:	08007f2f 	.word	0x08007f2f
 8007de4:	08007d89 	.word	0x08007d89
 8007de8:	08007e37 	.word	0x08007e37
 8007dec:	08007d89 	.word	0x08007d89
 8007df0:	08007d89 	.word	0x08007d89
 8007df4:	08007ecf 	.word	0x08007ecf
 8007df8:	6833      	ldr	r3, [r6, #0]
 8007dfa:	1d1a      	adds	r2, r3, #4
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	6032      	str	r2, [r6, #0]
 8007e00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e09d      	b.n	8007f48 <_printf_i+0x1e8>
 8007e0c:	6833      	ldr	r3, [r6, #0]
 8007e0e:	6820      	ldr	r0, [r4, #0]
 8007e10:	1d19      	adds	r1, r3, #4
 8007e12:	6031      	str	r1, [r6, #0]
 8007e14:	0606      	lsls	r6, r0, #24
 8007e16:	d501      	bpl.n	8007e1c <_printf_i+0xbc>
 8007e18:	681d      	ldr	r5, [r3, #0]
 8007e1a:	e003      	b.n	8007e24 <_printf_i+0xc4>
 8007e1c:	0645      	lsls	r5, r0, #25
 8007e1e:	d5fb      	bpl.n	8007e18 <_printf_i+0xb8>
 8007e20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007e24:	2d00      	cmp	r5, #0
 8007e26:	da03      	bge.n	8007e30 <_printf_i+0xd0>
 8007e28:	232d      	movs	r3, #45	@ 0x2d
 8007e2a:	426d      	negs	r5, r5
 8007e2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e30:	4859      	ldr	r0, [pc, #356]	@ (8007f98 <_printf_i+0x238>)
 8007e32:	230a      	movs	r3, #10
 8007e34:	e011      	b.n	8007e5a <_printf_i+0xfa>
 8007e36:	6821      	ldr	r1, [r4, #0]
 8007e38:	6833      	ldr	r3, [r6, #0]
 8007e3a:	0608      	lsls	r0, r1, #24
 8007e3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e40:	d402      	bmi.n	8007e48 <_printf_i+0xe8>
 8007e42:	0649      	lsls	r1, r1, #25
 8007e44:	bf48      	it	mi
 8007e46:	b2ad      	uxthmi	r5, r5
 8007e48:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e4a:	4853      	ldr	r0, [pc, #332]	@ (8007f98 <_printf_i+0x238>)
 8007e4c:	6033      	str	r3, [r6, #0]
 8007e4e:	bf14      	ite	ne
 8007e50:	230a      	movne	r3, #10
 8007e52:	2308      	moveq	r3, #8
 8007e54:	2100      	movs	r1, #0
 8007e56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007e5a:	6866      	ldr	r6, [r4, #4]
 8007e5c:	60a6      	str	r6, [r4, #8]
 8007e5e:	2e00      	cmp	r6, #0
 8007e60:	bfa2      	ittt	ge
 8007e62:	6821      	ldrge	r1, [r4, #0]
 8007e64:	f021 0104 	bicge.w	r1, r1, #4
 8007e68:	6021      	strge	r1, [r4, #0]
 8007e6a:	b90d      	cbnz	r5, 8007e70 <_printf_i+0x110>
 8007e6c:	2e00      	cmp	r6, #0
 8007e6e:	d04b      	beq.n	8007f08 <_printf_i+0x1a8>
 8007e70:	4616      	mov	r6, r2
 8007e72:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e76:	fb03 5711 	mls	r7, r3, r1, r5
 8007e7a:	5dc7      	ldrb	r7, [r0, r7]
 8007e7c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e80:	462f      	mov	r7, r5
 8007e82:	42bb      	cmp	r3, r7
 8007e84:	460d      	mov	r5, r1
 8007e86:	d9f4      	bls.n	8007e72 <_printf_i+0x112>
 8007e88:	2b08      	cmp	r3, #8
 8007e8a:	d10b      	bne.n	8007ea4 <_printf_i+0x144>
 8007e8c:	6823      	ldr	r3, [r4, #0]
 8007e8e:	07df      	lsls	r7, r3, #31
 8007e90:	d508      	bpl.n	8007ea4 <_printf_i+0x144>
 8007e92:	6923      	ldr	r3, [r4, #16]
 8007e94:	6861      	ldr	r1, [r4, #4]
 8007e96:	4299      	cmp	r1, r3
 8007e98:	bfde      	ittt	le
 8007e9a:	2330      	movle	r3, #48	@ 0x30
 8007e9c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ea0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007ea4:	1b92      	subs	r2, r2, r6
 8007ea6:	6122      	str	r2, [r4, #16]
 8007ea8:	f8cd a000 	str.w	sl, [sp]
 8007eac:	464b      	mov	r3, r9
 8007eae:	aa03      	add	r2, sp, #12
 8007eb0:	4621      	mov	r1, r4
 8007eb2:	4640      	mov	r0, r8
 8007eb4:	f7ff fee6 	bl	8007c84 <_printf_common>
 8007eb8:	3001      	adds	r0, #1
 8007eba:	d14a      	bne.n	8007f52 <_printf_i+0x1f2>
 8007ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec0:	b004      	add	sp, #16
 8007ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ec6:	6823      	ldr	r3, [r4, #0]
 8007ec8:	f043 0320 	orr.w	r3, r3, #32
 8007ecc:	6023      	str	r3, [r4, #0]
 8007ece:	4833      	ldr	r0, [pc, #204]	@ (8007f9c <_printf_i+0x23c>)
 8007ed0:	2778      	movs	r7, #120	@ 0x78
 8007ed2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ed6:	6823      	ldr	r3, [r4, #0]
 8007ed8:	6831      	ldr	r1, [r6, #0]
 8007eda:	061f      	lsls	r7, r3, #24
 8007edc:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ee0:	d402      	bmi.n	8007ee8 <_printf_i+0x188>
 8007ee2:	065f      	lsls	r7, r3, #25
 8007ee4:	bf48      	it	mi
 8007ee6:	b2ad      	uxthmi	r5, r5
 8007ee8:	6031      	str	r1, [r6, #0]
 8007eea:	07d9      	lsls	r1, r3, #31
 8007eec:	bf44      	itt	mi
 8007eee:	f043 0320 	orrmi.w	r3, r3, #32
 8007ef2:	6023      	strmi	r3, [r4, #0]
 8007ef4:	b11d      	cbz	r5, 8007efe <_printf_i+0x19e>
 8007ef6:	2310      	movs	r3, #16
 8007ef8:	e7ac      	b.n	8007e54 <_printf_i+0xf4>
 8007efa:	4827      	ldr	r0, [pc, #156]	@ (8007f98 <_printf_i+0x238>)
 8007efc:	e7e9      	b.n	8007ed2 <_printf_i+0x172>
 8007efe:	6823      	ldr	r3, [r4, #0]
 8007f00:	f023 0320 	bic.w	r3, r3, #32
 8007f04:	6023      	str	r3, [r4, #0]
 8007f06:	e7f6      	b.n	8007ef6 <_printf_i+0x196>
 8007f08:	4616      	mov	r6, r2
 8007f0a:	e7bd      	b.n	8007e88 <_printf_i+0x128>
 8007f0c:	6833      	ldr	r3, [r6, #0]
 8007f0e:	6825      	ldr	r5, [r4, #0]
 8007f10:	6961      	ldr	r1, [r4, #20]
 8007f12:	1d18      	adds	r0, r3, #4
 8007f14:	6030      	str	r0, [r6, #0]
 8007f16:	062e      	lsls	r6, r5, #24
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	d501      	bpl.n	8007f20 <_printf_i+0x1c0>
 8007f1c:	6019      	str	r1, [r3, #0]
 8007f1e:	e002      	b.n	8007f26 <_printf_i+0x1c6>
 8007f20:	0668      	lsls	r0, r5, #25
 8007f22:	d5fb      	bpl.n	8007f1c <_printf_i+0x1bc>
 8007f24:	8019      	strh	r1, [r3, #0]
 8007f26:	2300      	movs	r3, #0
 8007f28:	6123      	str	r3, [r4, #16]
 8007f2a:	4616      	mov	r6, r2
 8007f2c:	e7bc      	b.n	8007ea8 <_printf_i+0x148>
 8007f2e:	6833      	ldr	r3, [r6, #0]
 8007f30:	1d1a      	adds	r2, r3, #4
 8007f32:	6032      	str	r2, [r6, #0]
 8007f34:	681e      	ldr	r6, [r3, #0]
 8007f36:	6862      	ldr	r2, [r4, #4]
 8007f38:	2100      	movs	r1, #0
 8007f3a:	4630      	mov	r0, r6
 8007f3c:	f7f8 f950 	bl	80001e0 <memchr>
 8007f40:	b108      	cbz	r0, 8007f46 <_printf_i+0x1e6>
 8007f42:	1b80      	subs	r0, r0, r6
 8007f44:	6060      	str	r0, [r4, #4]
 8007f46:	6863      	ldr	r3, [r4, #4]
 8007f48:	6123      	str	r3, [r4, #16]
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f50:	e7aa      	b.n	8007ea8 <_printf_i+0x148>
 8007f52:	6923      	ldr	r3, [r4, #16]
 8007f54:	4632      	mov	r2, r6
 8007f56:	4649      	mov	r1, r9
 8007f58:	4640      	mov	r0, r8
 8007f5a:	47d0      	blx	sl
 8007f5c:	3001      	adds	r0, #1
 8007f5e:	d0ad      	beq.n	8007ebc <_printf_i+0x15c>
 8007f60:	6823      	ldr	r3, [r4, #0]
 8007f62:	079b      	lsls	r3, r3, #30
 8007f64:	d413      	bmi.n	8007f8e <_printf_i+0x22e>
 8007f66:	68e0      	ldr	r0, [r4, #12]
 8007f68:	9b03      	ldr	r3, [sp, #12]
 8007f6a:	4298      	cmp	r0, r3
 8007f6c:	bfb8      	it	lt
 8007f6e:	4618      	movlt	r0, r3
 8007f70:	e7a6      	b.n	8007ec0 <_printf_i+0x160>
 8007f72:	2301      	movs	r3, #1
 8007f74:	4632      	mov	r2, r6
 8007f76:	4649      	mov	r1, r9
 8007f78:	4640      	mov	r0, r8
 8007f7a:	47d0      	blx	sl
 8007f7c:	3001      	adds	r0, #1
 8007f7e:	d09d      	beq.n	8007ebc <_printf_i+0x15c>
 8007f80:	3501      	adds	r5, #1
 8007f82:	68e3      	ldr	r3, [r4, #12]
 8007f84:	9903      	ldr	r1, [sp, #12]
 8007f86:	1a5b      	subs	r3, r3, r1
 8007f88:	42ab      	cmp	r3, r5
 8007f8a:	dcf2      	bgt.n	8007f72 <_printf_i+0x212>
 8007f8c:	e7eb      	b.n	8007f66 <_printf_i+0x206>
 8007f8e:	2500      	movs	r5, #0
 8007f90:	f104 0619 	add.w	r6, r4, #25
 8007f94:	e7f5      	b.n	8007f82 <_printf_i+0x222>
 8007f96:	bf00      	nop
 8007f98:	08008d48 	.word	0x08008d48
 8007f9c:	08008d59 	.word	0x08008d59

08007fa0 <__sflush_r>:
 8007fa0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fa8:	0716      	lsls	r6, r2, #28
 8007faa:	4605      	mov	r5, r0
 8007fac:	460c      	mov	r4, r1
 8007fae:	d454      	bmi.n	800805a <__sflush_r+0xba>
 8007fb0:	684b      	ldr	r3, [r1, #4]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	dc02      	bgt.n	8007fbc <__sflush_r+0x1c>
 8007fb6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	dd48      	ble.n	800804e <__sflush_r+0xae>
 8007fbc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fbe:	2e00      	cmp	r6, #0
 8007fc0:	d045      	beq.n	800804e <__sflush_r+0xae>
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007fc8:	682f      	ldr	r7, [r5, #0]
 8007fca:	6a21      	ldr	r1, [r4, #32]
 8007fcc:	602b      	str	r3, [r5, #0]
 8007fce:	d030      	beq.n	8008032 <__sflush_r+0x92>
 8007fd0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007fd2:	89a3      	ldrh	r3, [r4, #12]
 8007fd4:	0759      	lsls	r1, r3, #29
 8007fd6:	d505      	bpl.n	8007fe4 <__sflush_r+0x44>
 8007fd8:	6863      	ldr	r3, [r4, #4]
 8007fda:	1ad2      	subs	r2, r2, r3
 8007fdc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007fde:	b10b      	cbz	r3, 8007fe4 <__sflush_r+0x44>
 8007fe0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007fe2:	1ad2      	subs	r2, r2, r3
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fe8:	6a21      	ldr	r1, [r4, #32]
 8007fea:	4628      	mov	r0, r5
 8007fec:	47b0      	blx	r6
 8007fee:	1c43      	adds	r3, r0, #1
 8007ff0:	89a3      	ldrh	r3, [r4, #12]
 8007ff2:	d106      	bne.n	8008002 <__sflush_r+0x62>
 8007ff4:	6829      	ldr	r1, [r5, #0]
 8007ff6:	291d      	cmp	r1, #29
 8007ff8:	d82b      	bhi.n	8008052 <__sflush_r+0xb2>
 8007ffa:	4a2a      	ldr	r2, [pc, #168]	@ (80080a4 <__sflush_r+0x104>)
 8007ffc:	410a      	asrs	r2, r1
 8007ffe:	07d6      	lsls	r6, r2, #31
 8008000:	d427      	bmi.n	8008052 <__sflush_r+0xb2>
 8008002:	2200      	movs	r2, #0
 8008004:	6062      	str	r2, [r4, #4]
 8008006:	04d9      	lsls	r1, r3, #19
 8008008:	6922      	ldr	r2, [r4, #16]
 800800a:	6022      	str	r2, [r4, #0]
 800800c:	d504      	bpl.n	8008018 <__sflush_r+0x78>
 800800e:	1c42      	adds	r2, r0, #1
 8008010:	d101      	bne.n	8008016 <__sflush_r+0x76>
 8008012:	682b      	ldr	r3, [r5, #0]
 8008014:	b903      	cbnz	r3, 8008018 <__sflush_r+0x78>
 8008016:	6560      	str	r0, [r4, #84]	@ 0x54
 8008018:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800801a:	602f      	str	r7, [r5, #0]
 800801c:	b1b9      	cbz	r1, 800804e <__sflush_r+0xae>
 800801e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008022:	4299      	cmp	r1, r3
 8008024:	d002      	beq.n	800802c <__sflush_r+0x8c>
 8008026:	4628      	mov	r0, r5
 8008028:	f7ff fbd4 	bl	80077d4 <_free_r>
 800802c:	2300      	movs	r3, #0
 800802e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008030:	e00d      	b.n	800804e <__sflush_r+0xae>
 8008032:	2301      	movs	r3, #1
 8008034:	4628      	mov	r0, r5
 8008036:	47b0      	blx	r6
 8008038:	4602      	mov	r2, r0
 800803a:	1c50      	adds	r0, r2, #1
 800803c:	d1c9      	bne.n	8007fd2 <__sflush_r+0x32>
 800803e:	682b      	ldr	r3, [r5, #0]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d0c6      	beq.n	8007fd2 <__sflush_r+0x32>
 8008044:	2b1d      	cmp	r3, #29
 8008046:	d001      	beq.n	800804c <__sflush_r+0xac>
 8008048:	2b16      	cmp	r3, #22
 800804a:	d11e      	bne.n	800808a <__sflush_r+0xea>
 800804c:	602f      	str	r7, [r5, #0]
 800804e:	2000      	movs	r0, #0
 8008050:	e022      	b.n	8008098 <__sflush_r+0xf8>
 8008052:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008056:	b21b      	sxth	r3, r3
 8008058:	e01b      	b.n	8008092 <__sflush_r+0xf2>
 800805a:	690f      	ldr	r7, [r1, #16]
 800805c:	2f00      	cmp	r7, #0
 800805e:	d0f6      	beq.n	800804e <__sflush_r+0xae>
 8008060:	0793      	lsls	r3, r2, #30
 8008062:	680e      	ldr	r6, [r1, #0]
 8008064:	bf08      	it	eq
 8008066:	694b      	ldreq	r3, [r1, #20]
 8008068:	600f      	str	r7, [r1, #0]
 800806a:	bf18      	it	ne
 800806c:	2300      	movne	r3, #0
 800806e:	eba6 0807 	sub.w	r8, r6, r7
 8008072:	608b      	str	r3, [r1, #8]
 8008074:	f1b8 0f00 	cmp.w	r8, #0
 8008078:	dde9      	ble.n	800804e <__sflush_r+0xae>
 800807a:	6a21      	ldr	r1, [r4, #32]
 800807c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800807e:	4643      	mov	r3, r8
 8008080:	463a      	mov	r2, r7
 8008082:	4628      	mov	r0, r5
 8008084:	47b0      	blx	r6
 8008086:	2800      	cmp	r0, #0
 8008088:	dc08      	bgt.n	800809c <__sflush_r+0xfc>
 800808a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800808e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008092:	81a3      	strh	r3, [r4, #12]
 8008094:	f04f 30ff 	mov.w	r0, #4294967295
 8008098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800809c:	4407      	add	r7, r0
 800809e:	eba8 0800 	sub.w	r8, r8, r0
 80080a2:	e7e7      	b.n	8008074 <__sflush_r+0xd4>
 80080a4:	dfbffffe 	.word	0xdfbffffe

080080a8 <_fflush_r>:
 80080a8:	b538      	push	{r3, r4, r5, lr}
 80080aa:	690b      	ldr	r3, [r1, #16]
 80080ac:	4605      	mov	r5, r0
 80080ae:	460c      	mov	r4, r1
 80080b0:	b913      	cbnz	r3, 80080b8 <_fflush_r+0x10>
 80080b2:	2500      	movs	r5, #0
 80080b4:	4628      	mov	r0, r5
 80080b6:	bd38      	pop	{r3, r4, r5, pc}
 80080b8:	b118      	cbz	r0, 80080c2 <_fflush_r+0x1a>
 80080ba:	6a03      	ldr	r3, [r0, #32]
 80080bc:	b90b      	cbnz	r3, 80080c2 <_fflush_r+0x1a>
 80080be:	f7ff fa1b 	bl	80074f8 <__sinit>
 80080c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d0f3      	beq.n	80080b2 <_fflush_r+0xa>
 80080ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80080cc:	07d0      	lsls	r0, r2, #31
 80080ce:	d404      	bmi.n	80080da <_fflush_r+0x32>
 80080d0:	0599      	lsls	r1, r3, #22
 80080d2:	d402      	bmi.n	80080da <_fflush_r+0x32>
 80080d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080d6:	f7ff fb4e 	bl	8007776 <__retarget_lock_acquire_recursive>
 80080da:	4628      	mov	r0, r5
 80080dc:	4621      	mov	r1, r4
 80080de:	f7ff ff5f 	bl	8007fa0 <__sflush_r>
 80080e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080e4:	07da      	lsls	r2, r3, #31
 80080e6:	4605      	mov	r5, r0
 80080e8:	d4e4      	bmi.n	80080b4 <_fflush_r+0xc>
 80080ea:	89a3      	ldrh	r3, [r4, #12]
 80080ec:	059b      	lsls	r3, r3, #22
 80080ee:	d4e1      	bmi.n	80080b4 <_fflush_r+0xc>
 80080f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080f2:	f7ff fb41 	bl	8007778 <__retarget_lock_release_recursive>
 80080f6:	e7dd      	b.n	80080b4 <_fflush_r+0xc>

080080f8 <fiprintf>:
 80080f8:	b40e      	push	{r1, r2, r3}
 80080fa:	b503      	push	{r0, r1, lr}
 80080fc:	4601      	mov	r1, r0
 80080fe:	ab03      	add	r3, sp, #12
 8008100:	4805      	ldr	r0, [pc, #20]	@ (8008118 <fiprintf+0x20>)
 8008102:	f853 2b04 	ldr.w	r2, [r3], #4
 8008106:	6800      	ldr	r0, [r0, #0]
 8008108:	9301      	str	r3, [sp, #4]
 800810a:	f000 f88f 	bl	800822c <_vfiprintf_r>
 800810e:	b002      	add	sp, #8
 8008110:	f85d eb04 	ldr.w	lr, [sp], #4
 8008114:	b003      	add	sp, #12
 8008116:	4770      	bx	lr
 8008118:	2000007c 	.word	0x2000007c

0800811c <memmove>:
 800811c:	4288      	cmp	r0, r1
 800811e:	b510      	push	{r4, lr}
 8008120:	eb01 0402 	add.w	r4, r1, r2
 8008124:	d902      	bls.n	800812c <memmove+0x10>
 8008126:	4284      	cmp	r4, r0
 8008128:	4623      	mov	r3, r4
 800812a:	d807      	bhi.n	800813c <memmove+0x20>
 800812c:	1e43      	subs	r3, r0, #1
 800812e:	42a1      	cmp	r1, r4
 8008130:	d008      	beq.n	8008144 <memmove+0x28>
 8008132:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008136:	f803 2f01 	strb.w	r2, [r3, #1]!
 800813a:	e7f8      	b.n	800812e <memmove+0x12>
 800813c:	4402      	add	r2, r0
 800813e:	4601      	mov	r1, r0
 8008140:	428a      	cmp	r2, r1
 8008142:	d100      	bne.n	8008146 <memmove+0x2a>
 8008144:	bd10      	pop	{r4, pc}
 8008146:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800814a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800814e:	e7f7      	b.n	8008140 <memmove+0x24>

08008150 <_sbrk_r>:
 8008150:	b538      	push	{r3, r4, r5, lr}
 8008152:	4d06      	ldr	r5, [pc, #24]	@ (800816c <_sbrk_r+0x1c>)
 8008154:	2300      	movs	r3, #0
 8008156:	4604      	mov	r4, r0
 8008158:	4608      	mov	r0, r1
 800815a:	602b      	str	r3, [r5, #0]
 800815c:	f7fb fdfc 	bl	8003d58 <_sbrk>
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	d102      	bne.n	800816a <_sbrk_r+0x1a>
 8008164:	682b      	ldr	r3, [r5, #0]
 8008166:	b103      	cbz	r3, 800816a <_sbrk_r+0x1a>
 8008168:	6023      	str	r3, [r4, #0]
 800816a:	bd38      	pop	{r3, r4, r5, pc}
 800816c:	20002594 	.word	0x20002594

08008170 <abort>:
 8008170:	b508      	push	{r3, lr}
 8008172:	2006      	movs	r0, #6
 8008174:	f000 fa2e 	bl	80085d4 <raise>
 8008178:	2001      	movs	r0, #1
 800817a:	f7fb fd75 	bl	8003c68 <_exit>

0800817e <_realloc_r>:
 800817e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008182:	4680      	mov	r8, r0
 8008184:	4615      	mov	r5, r2
 8008186:	460c      	mov	r4, r1
 8008188:	b921      	cbnz	r1, 8008194 <_realloc_r+0x16>
 800818a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800818e:	4611      	mov	r1, r2
 8008190:	f7ff bb94 	b.w	80078bc <_malloc_r>
 8008194:	b92a      	cbnz	r2, 80081a2 <_realloc_r+0x24>
 8008196:	f7ff fb1d 	bl	80077d4 <_free_r>
 800819a:	2400      	movs	r4, #0
 800819c:	4620      	mov	r0, r4
 800819e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081a2:	f000 fa33 	bl	800860c <_malloc_usable_size_r>
 80081a6:	4285      	cmp	r5, r0
 80081a8:	4606      	mov	r6, r0
 80081aa:	d802      	bhi.n	80081b2 <_realloc_r+0x34>
 80081ac:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80081b0:	d8f4      	bhi.n	800819c <_realloc_r+0x1e>
 80081b2:	4629      	mov	r1, r5
 80081b4:	4640      	mov	r0, r8
 80081b6:	f7ff fb81 	bl	80078bc <_malloc_r>
 80081ba:	4607      	mov	r7, r0
 80081bc:	2800      	cmp	r0, #0
 80081be:	d0ec      	beq.n	800819a <_realloc_r+0x1c>
 80081c0:	42b5      	cmp	r5, r6
 80081c2:	462a      	mov	r2, r5
 80081c4:	4621      	mov	r1, r4
 80081c6:	bf28      	it	cs
 80081c8:	4632      	movcs	r2, r6
 80081ca:	f7ff fad6 	bl	800777a <memcpy>
 80081ce:	4621      	mov	r1, r4
 80081d0:	4640      	mov	r0, r8
 80081d2:	f7ff faff 	bl	80077d4 <_free_r>
 80081d6:	463c      	mov	r4, r7
 80081d8:	e7e0      	b.n	800819c <_realloc_r+0x1e>

080081da <__sfputc_r>:
 80081da:	6893      	ldr	r3, [r2, #8]
 80081dc:	3b01      	subs	r3, #1
 80081de:	2b00      	cmp	r3, #0
 80081e0:	b410      	push	{r4}
 80081e2:	6093      	str	r3, [r2, #8]
 80081e4:	da08      	bge.n	80081f8 <__sfputc_r+0x1e>
 80081e6:	6994      	ldr	r4, [r2, #24]
 80081e8:	42a3      	cmp	r3, r4
 80081ea:	db01      	blt.n	80081f0 <__sfputc_r+0x16>
 80081ec:	290a      	cmp	r1, #10
 80081ee:	d103      	bne.n	80081f8 <__sfputc_r+0x1e>
 80081f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081f4:	f000 b932 	b.w	800845c <__swbuf_r>
 80081f8:	6813      	ldr	r3, [r2, #0]
 80081fa:	1c58      	adds	r0, r3, #1
 80081fc:	6010      	str	r0, [r2, #0]
 80081fe:	7019      	strb	r1, [r3, #0]
 8008200:	4608      	mov	r0, r1
 8008202:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008206:	4770      	bx	lr

08008208 <__sfputs_r>:
 8008208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800820a:	4606      	mov	r6, r0
 800820c:	460f      	mov	r7, r1
 800820e:	4614      	mov	r4, r2
 8008210:	18d5      	adds	r5, r2, r3
 8008212:	42ac      	cmp	r4, r5
 8008214:	d101      	bne.n	800821a <__sfputs_r+0x12>
 8008216:	2000      	movs	r0, #0
 8008218:	e007      	b.n	800822a <__sfputs_r+0x22>
 800821a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800821e:	463a      	mov	r2, r7
 8008220:	4630      	mov	r0, r6
 8008222:	f7ff ffda 	bl	80081da <__sfputc_r>
 8008226:	1c43      	adds	r3, r0, #1
 8008228:	d1f3      	bne.n	8008212 <__sfputs_r+0xa>
 800822a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800822c <_vfiprintf_r>:
 800822c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008230:	460d      	mov	r5, r1
 8008232:	b09d      	sub	sp, #116	@ 0x74
 8008234:	4614      	mov	r4, r2
 8008236:	4698      	mov	r8, r3
 8008238:	4606      	mov	r6, r0
 800823a:	b118      	cbz	r0, 8008244 <_vfiprintf_r+0x18>
 800823c:	6a03      	ldr	r3, [r0, #32]
 800823e:	b90b      	cbnz	r3, 8008244 <_vfiprintf_r+0x18>
 8008240:	f7ff f95a 	bl	80074f8 <__sinit>
 8008244:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008246:	07d9      	lsls	r1, r3, #31
 8008248:	d405      	bmi.n	8008256 <_vfiprintf_r+0x2a>
 800824a:	89ab      	ldrh	r3, [r5, #12]
 800824c:	059a      	lsls	r2, r3, #22
 800824e:	d402      	bmi.n	8008256 <_vfiprintf_r+0x2a>
 8008250:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008252:	f7ff fa90 	bl	8007776 <__retarget_lock_acquire_recursive>
 8008256:	89ab      	ldrh	r3, [r5, #12]
 8008258:	071b      	lsls	r3, r3, #28
 800825a:	d501      	bpl.n	8008260 <_vfiprintf_r+0x34>
 800825c:	692b      	ldr	r3, [r5, #16]
 800825e:	b99b      	cbnz	r3, 8008288 <_vfiprintf_r+0x5c>
 8008260:	4629      	mov	r1, r5
 8008262:	4630      	mov	r0, r6
 8008264:	f000 f938 	bl	80084d8 <__swsetup_r>
 8008268:	b170      	cbz	r0, 8008288 <_vfiprintf_r+0x5c>
 800826a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800826c:	07dc      	lsls	r4, r3, #31
 800826e:	d504      	bpl.n	800827a <_vfiprintf_r+0x4e>
 8008270:	f04f 30ff 	mov.w	r0, #4294967295
 8008274:	b01d      	add	sp, #116	@ 0x74
 8008276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800827a:	89ab      	ldrh	r3, [r5, #12]
 800827c:	0598      	lsls	r0, r3, #22
 800827e:	d4f7      	bmi.n	8008270 <_vfiprintf_r+0x44>
 8008280:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008282:	f7ff fa79 	bl	8007778 <__retarget_lock_release_recursive>
 8008286:	e7f3      	b.n	8008270 <_vfiprintf_r+0x44>
 8008288:	2300      	movs	r3, #0
 800828a:	9309      	str	r3, [sp, #36]	@ 0x24
 800828c:	2320      	movs	r3, #32
 800828e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008292:	f8cd 800c 	str.w	r8, [sp, #12]
 8008296:	2330      	movs	r3, #48	@ 0x30
 8008298:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008448 <_vfiprintf_r+0x21c>
 800829c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082a0:	f04f 0901 	mov.w	r9, #1
 80082a4:	4623      	mov	r3, r4
 80082a6:	469a      	mov	sl, r3
 80082a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082ac:	b10a      	cbz	r2, 80082b2 <_vfiprintf_r+0x86>
 80082ae:	2a25      	cmp	r2, #37	@ 0x25
 80082b0:	d1f9      	bne.n	80082a6 <_vfiprintf_r+0x7a>
 80082b2:	ebba 0b04 	subs.w	fp, sl, r4
 80082b6:	d00b      	beq.n	80082d0 <_vfiprintf_r+0xa4>
 80082b8:	465b      	mov	r3, fp
 80082ba:	4622      	mov	r2, r4
 80082bc:	4629      	mov	r1, r5
 80082be:	4630      	mov	r0, r6
 80082c0:	f7ff ffa2 	bl	8008208 <__sfputs_r>
 80082c4:	3001      	adds	r0, #1
 80082c6:	f000 80a7 	beq.w	8008418 <_vfiprintf_r+0x1ec>
 80082ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082cc:	445a      	add	r2, fp
 80082ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80082d0:	f89a 3000 	ldrb.w	r3, [sl]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	f000 809f 	beq.w	8008418 <_vfiprintf_r+0x1ec>
 80082da:	2300      	movs	r3, #0
 80082dc:	f04f 32ff 	mov.w	r2, #4294967295
 80082e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082e4:	f10a 0a01 	add.w	sl, sl, #1
 80082e8:	9304      	str	r3, [sp, #16]
 80082ea:	9307      	str	r3, [sp, #28]
 80082ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80082f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80082f2:	4654      	mov	r4, sl
 80082f4:	2205      	movs	r2, #5
 80082f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082fa:	4853      	ldr	r0, [pc, #332]	@ (8008448 <_vfiprintf_r+0x21c>)
 80082fc:	f7f7 ff70 	bl	80001e0 <memchr>
 8008300:	9a04      	ldr	r2, [sp, #16]
 8008302:	b9d8      	cbnz	r0, 800833c <_vfiprintf_r+0x110>
 8008304:	06d1      	lsls	r1, r2, #27
 8008306:	bf44      	itt	mi
 8008308:	2320      	movmi	r3, #32
 800830a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800830e:	0713      	lsls	r3, r2, #28
 8008310:	bf44      	itt	mi
 8008312:	232b      	movmi	r3, #43	@ 0x2b
 8008314:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008318:	f89a 3000 	ldrb.w	r3, [sl]
 800831c:	2b2a      	cmp	r3, #42	@ 0x2a
 800831e:	d015      	beq.n	800834c <_vfiprintf_r+0x120>
 8008320:	9a07      	ldr	r2, [sp, #28]
 8008322:	4654      	mov	r4, sl
 8008324:	2000      	movs	r0, #0
 8008326:	f04f 0c0a 	mov.w	ip, #10
 800832a:	4621      	mov	r1, r4
 800832c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008330:	3b30      	subs	r3, #48	@ 0x30
 8008332:	2b09      	cmp	r3, #9
 8008334:	d94b      	bls.n	80083ce <_vfiprintf_r+0x1a2>
 8008336:	b1b0      	cbz	r0, 8008366 <_vfiprintf_r+0x13a>
 8008338:	9207      	str	r2, [sp, #28]
 800833a:	e014      	b.n	8008366 <_vfiprintf_r+0x13a>
 800833c:	eba0 0308 	sub.w	r3, r0, r8
 8008340:	fa09 f303 	lsl.w	r3, r9, r3
 8008344:	4313      	orrs	r3, r2
 8008346:	9304      	str	r3, [sp, #16]
 8008348:	46a2      	mov	sl, r4
 800834a:	e7d2      	b.n	80082f2 <_vfiprintf_r+0xc6>
 800834c:	9b03      	ldr	r3, [sp, #12]
 800834e:	1d19      	adds	r1, r3, #4
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	9103      	str	r1, [sp, #12]
 8008354:	2b00      	cmp	r3, #0
 8008356:	bfbb      	ittet	lt
 8008358:	425b      	neglt	r3, r3
 800835a:	f042 0202 	orrlt.w	r2, r2, #2
 800835e:	9307      	strge	r3, [sp, #28]
 8008360:	9307      	strlt	r3, [sp, #28]
 8008362:	bfb8      	it	lt
 8008364:	9204      	strlt	r2, [sp, #16]
 8008366:	7823      	ldrb	r3, [r4, #0]
 8008368:	2b2e      	cmp	r3, #46	@ 0x2e
 800836a:	d10a      	bne.n	8008382 <_vfiprintf_r+0x156>
 800836c:	7863      	ldrb	r3, [r4, #1]
 800836e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008370:	d132      	bne.n	80083d8 <_vfiprintf_r+0x1ac>
 8008372:	9b03      	ldr	r3, [sp, #12]
 8008374:	1d1a      	adds	r2, r3, #4
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	9203      	str	r2, [sp, #12]
 800837a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800837e:	3402      	adds	r4, #2
 8008380:	9305      	str	r3, [sp, #20]
 8008382:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008458 <_vfiprintf_r+0x22c>
 8008386:	7821      	ldrb	r1, [r4, #0]
 8008388:	2203      	movs	r2, #3
 800838a:	4650      	mov	r0, sl
 800838c:	f7f7 ff28 	bl	80001e0 <memchr>
 8008390:	b138      	cbz	r0, 80083a2 <_vfiprintf_r+0x176>
 8008392:	9b04      	ldr	r3, [sp, #16]
 8008394:	eba0 000a 	sub.w	r0, r0, sl
 8008398:	2240      	movs	r2, #64	@ 0x40
 800839a:	4082      	lsls	r2, r0
 800839c:	4313      	orrs	r3, r2
 800839e:	3401      	adds	r4, #1
 80083a0:	9304      	str	r3, [sp, #16]
 80083a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083a6:	4829      	ldr	r0, [pc, #164]	@ (800844c <_vfiprintf_r+0x220>)
 80083a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083ac:	2206      	movs	r2, #6
 80083ae:	f7f7 ff17 	bl	80001e0 <memchr>
 80083b2:	2800      	cmp	r0, #0
 80083b4:	d03f      	beq.n	8008436 <_vfiprintf_r+0x20a>
 80083b6:	4b26      	ldr	r3, [pc, #152]	@ (8008450 <_vfiprintf_r+0x224>)
 80083b8:	bb1b      	cbnz	r3, 8008402 <_vfiprintf_r+0x1d6>
 80083ba:	9b03      	ldr	r3, [sp, #12]
 80083bc:	3307      	adds	r3, #7
 80083be:	f023 0307 	bic.w	r3, r3, #7
 80083c2:	3308      	adds	r3, #8
 80083c4:	9303      	str	r3, [sp, #12]
 80083c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083c8:	443b      	add	r3, r7
 80083ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80083cc:	e76a      	b.n	80082a4 <_vfiprintf_r+0x78>
 80083ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80083d2:	460c      	mov	r4, r1
 80083d4:	2001      	movs	r0, #1
 80083d6:	e7a8      	b.n	800832a <_vfiprintf_r+0xfe>
 80083d8:	2300      	movs	r3, #0
 80083da:	3401      	adds	r4, #1
 80083dc:	9305      	str	r3, [sp, #20]
 80083de:	4619      	mov	r1, r3
 80083e0:	f04f 0c0a 	mov.w	ip, #10
 80083e4:	4620      	mov	r0, r4
 80083e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083ea:	3a30      	subs	r2, #48	@ 0x30
 80083ec:	2a09      	cmp	r2, #9
 80083ee:	d903      	bls.n	80083f8 <_vfiprintf_r+0x1cc>
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d0c6      	beq.n	8008382 <_vfiprintf_r+0x156>
 80083f4:	9105      	str	r1, [sp, #20]
 80083f6:	e7c4      	b.n	8008382 <_vfiprintf_r+0x156>
 80083f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80083fc:	4604      	mov	r4, r0
 80083fe:	2301      	movs	r3, #1
 8008400:	e7f0      	b.n	80083e4 <_vfiprintf_r+0x1b8>
 8008402:	ab03      	add	r3, sp, #12
 8008404:	9300      	str	r3, [sp, #0]
 8008406:	462a      	mov	r2, r5
 8008408:	4b12      	ldr	r3, [pc, #72]	@ (8008454 <_vfiprintf_r+0x228>)
 800840a:	a904      	add	r1, sp, #16
 800840c:	4630      	mov	r0, r6
 800840e:	f3af 8000 	nop.w
 8008412:	4607      	mov	r7, r0
 8008414:	1c78      	adds	r0, r7, #1
 8008416:	d1d6      	bne.n	80083c6 <_vfiprintf_r+0x19a>
 8008418:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800841a:	07d9      	lsls	r1, r3, #31
 800841c:	d405      	bmi.n	800842a <_vfiprintf_r+0x1fe>
 800841e:	89ab      	ldrh	r3, [r5, #12]
 8008420:	059a      	lsls	r2, r3, #22
 8008422:	d402      	bmi.n	800842a <_vfiprintf_r+0x1fe>
 8008424:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008426:	f7ff f9a7 	bl	8007778 <__retarget_lock_release_recursive>
 800842a:	89ab      	ldrh	r3, [r5, #12]
 800842c:	065b      	lsls	r3, r3, #25
 800842e:	f53f af1f 	bmi.w	8008270 <_vfiprintf_r+0x44>
 8008432:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008434:	e71e      	b.n	8008274 <_vfiprintf_r+0x48>
 8008436:	ab03      	add	r3, sp, #12
 8008438:	9300      	str	r3, [sp, #0]
 800843a:	462a      	mov	r2, r5
 800843c:	4b05      	ldr	r3, [pc, #20]	@ (8008454 <_vfiprintf_r+0x228>)
 800843e:	a904      	add	r1, sp, #16
 8008440:	4630      	mov	r0, r6
 8008442:	f7ff fc8d 	bl	8007d60 <_printf_i>
 8008446:	e7e4      	b.n	8008412 <_vfiprintf_r+0x1e6>
 8008448:	08008d37 	.word	0x08008d37
 800844c:	08008d41 	.word	0x08008d41
 8008450:	00000000 	.word	0x00000000
 8008454:	08008209 	.word	0x08008209
 8008458:	08008d3d 	.word	0x08008d3d

0800845c <__swbuf_r>:
 800845c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800845e:	460e      	mov	r6, r1
 8008460:	4614      	mov	r4, r2
 8008462:	4605      	mov	r5, r0
 8008464:	b118      	cbz	r0, 800846e <__swbuf_r+0x12>
 8008466:	6a03      	ldr	r3, [r0, #32]
 8008468:	b90b      	cbnz	r3, 800846e <__swbuf_r+0x12>
 800846a:	f7ff f845 	bl	80074f8 <__sinit>
 800846e:	69a3      	ldr	r3, [r4, #24]
 8008470:	60a3      	str	r3, [r4, #8]
 8008472:	89a3      	ldrh	r3, [r4, #12]
 8008474:	071a      	lsls	r2, r3, #28
 8008476:	d501      	bpl.n	800847c <__swbuf_r+0x20>
 8008478:	6923      	ldr	r3, [r4, #16]
 800847a:	b943      	cbnz	r3, 800848e <__swbuf_r+0x32>
 800847c:	4621      	mov	r1, r4
 800847e:	4628      	mov	r0, r5
 8008480:	f000 f82a 	bl	80084d8 <__swsetup_r>
 8008484:	b118      	cbz	r0, 800848e <__swbuf_r+0x32>
 8008486:	f04f 37ff 	mov.w	r7, #4294967295
 800848a:	4638      	mov	r0, r7
 800848c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800848e:	6823      	ldr	r3, [r4, #0]
 8008490:	6922      	ldr	r2, [r4, #16]
 8008492:	1a98      	subs	r0, r3, r2
 8008494:	6963      	ldr	r3, [r4, #20]
 8008496:	b2f6      	uxtb	r6, r6
 8008498:	4283      	cmp	r3, r0
 800849a:	4637      	mov	r7, r6
 800849c:	dc05      	bgt.n	80084aa <__swbuf_r+0x4e>
 800849e:	4621      	mov	r1, r4
 80084a0:	4628      	mov	r0, r5
 80084a2:	f7ff fe01 	bl	80080a8 <_fflush_r>
 80084a6:	2800      	cmp	r0, #0
 80084a8:	d1ed      	bne.n	8008486 <__swbuf_r+0x2a>
 80084aa:	68a3      	ldr	r3, [r4, #8]
 80084ac:	3b01      	subs	r3, #1
 80084ae:	60a3      	str	r3, [r4, #8]
 80084b0:	6823      	ldr	r3, [r4, #0]
 80084b2:	1c5a      	adds	r2, r3, #1
 80084b4:	6022      	str	r2, [r4, #0]
 80084b6:	701e      	strb	r6, [r3, #0]
 80084b8:	6962      	ldr	r2, [r4, #20]
 80084ba:	1c43      	adds	r3, r0, #1
 80084bc:	429a      	cmp	r2, r3
 80084be:	d004      	beq.n	80084ca <__swbuf_r+0x6e>
 80084c0:	89a3      	ldrh	r3, [r4, #12]
 80084c2:	07db      	lsls	r3, r3, #31
 80084c4:	d5e1      	bpl.n	800848a <__swbuf_r+0x2e>
 80084c6:	2e0a      	cmp	r6, #10
 80084c8:	d1df      	bne.n	800848a <__swbuf_r+0x2e>
 80084ca:	4621      	mov	r1, r4
 80084cc:	4628      	mov	r0, r5
 80084ce:	f7ff fdeb 	bl	80080a8 <_fflush_r>
 80084d2:	2800      	cmp	r0, #0
 80084d4:	d0d9      	beq.n	800848a <__swbuf_r+0x2e>
 80084d6:	e7d6      	b.n	8008486 <__swbuf_r+0x2a>

080084d8 <__swsetup_r>:
 80084d8:	b538      	push	{r3, r4, r5, lr}
 80084da:	4b29      	ldr	r3, [pc, #164]	@ (8008580 <__swsetup_r+0xa8>)
 80084dc:	4605      	mov	r5, r0
 80084de:	6818      	ldr	r0, [r3, #0]
 80084e0:	460c      	mov	r4, r1
 80084e2:	b118      	cbz	r0, 80084ec <__swsetup_r+0x14>
 80084e4:	6a03      	ldr	r3, [r0, #32]
 80084e6:	b90b      	cbnz	r3, 80084ec <__swsetup_r+0x14>
 80084e8:	f7ff f806 	bl	80074f8 <__sinit>
 80084ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084f0:	0719      	lsls	r1, r3, #28
 80084f2:	d422      	bmi.n	800853a <__swsetup_r+0x62>
 80084f4:	06da      	lsls	r2, r3, #27
 80084f6:	d407      	bmi.n	8008508 <__swsetup_r+0x30>
 80084f8:	2209      	movs	r2, #9
 80084fa:	602a      	str	r2, [r5, #0]
 80084fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008500:	81a3      	strh	r3, [r4, #12]
 8008502:	f04f 30ff 	mov.w	r0, #4294967295
 8008506:	e033      	b.n	8008570 <__swsetup_r+0x98>
 8008508:	0758      	lsls	r0, r3, #29
 800850a:	d512      	bpl.n	8008532 <__swsetup_r+0x5a>
 800850c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800850e:	b141      	cbz	r1, 8008522 <__swsetup_r+0x4a>
 8008510:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008514:	4299      	cmp	r1, r3
 8008516:	d002      	beq.n	800851e <__swsetup_r+0x46>
 8008518:	4628      	mov	r0, r5
 800851a:	f7ff f95b 	bl	80077d4 <_free_r>
 800851e:	2300      	movs	r3, #0
 8008520:	6363      	str	r3, [r4, #52]	@ 0x34
 8008522:	89a3      	ldrh	r3, [r4, #12]
 8008524:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008528:	81a3      	strh	r3, [r4, #12]
 800852a:	2300      	movs	r3, #0
 800852c:	6063      	str	r3, [r4, #4]
 800852e:	6923      	ldr	r3, [r4, #16]
 8008530:	6023      	str	r3, [r4, #0]
 8008532:	89a3      	ldrh	r3, [r4, #12]
 8008534:	f043 0308 	orr.w	r3, r3, #8
 8008538:	81a3      	strh	r3, [r4, #12]
 800853a:	6923      	ldr	r3, [r4, #16]
 800853c:	b94b      	cbnz	r3, 8008552 <__swsetup_r+0x7a>
 800853e:	89a3      	ldrh	r3, [r4, #12]
 8008540:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008548:	d003      	beq.n	8008552 <__swsetup_r+0x7a>
 800854a:	4621      	mov	r1, r4
 800854c:	4628      	mov	r0, r5
 800854e:	f000 f88b 	bl	8008668 <__smakebuf_r>
 8008552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008556:	f013 0201 	ands.w	r2, r3, #1
 800855a:	d00a      	beq.n	8008572 <__swsetup_r+0x9a>
 800855c:	2200      	movs	r2, #0
 800855e:	60a2      	str	r2, [r4, #8]
 8008560:	6962      	ldr	r2, [r4, #20]
 8008562:	4252      	negs	r2, r2
 8008564:	61a2      	str	r2, [r4, #24]
 8008566:	6922      	ldr	r2, [r4, #16]
 8008568:	b942      	cbnz	r2, 800857c <__swsetup_r+0xa4>
 800856a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800856e:	d1c5      	bne.n	80084fc <__swsetup_r+0x24>
 8008570:	bd38      	pop	{r3, r4, r5, pc}
 8008572:	0799      	lsls	r1, r3, #30
 8008574:	bf58      	it	pl
 8008576:	6962      	ldrpl	r2, [r4, #20]
 8008578:	60a2      	str	r2, [r4, #8]
 800857a:	e7f4      	b.n	8008566 <__swsetup_r+0x8e>
 800857c:	2000      	movs	r0, #0
 800857e:	e7f7      	b.n	8008570 <__swsetup_r+0x98>
 8008580:	2000007c 	.word	0x2000007c

08008584 <_raise_r>:
 8008584:	291f      	cmp	r1, #31
 8008586:	b538      	push	{r3, r4, r5, lr}
 8008588:	4605      	mov	r5, r0
 800858a:	460c      	mov	r4, r1
 800858c:	d904      	bls.n	8008598 <_raise_r+0x14>
 800858e:	2316      	movs	r3, #22
 8008590:	6003      	str	r3, [r0, #0]
 8008592:	f04f 30ff 	mov.w	r0, #4294967295
 8008596:	bd38      	pop	{r3, r4, r5, pc}
 8008598:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800859a:	b112      	cbz	r2, 80085a2 <_raise_r+0x1e>
 800859c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80085a0:	b94b      	cbnz	r3, 80085b6 <_raise_r+0x32>
 80085a2:	4628      	mov	r0, r5
 80085a4:	f000 f830 	bl	8008608 <_getpid_r>
 80085a8:	4622      	mov	r2, r4
 80085aa:	4601      	mov	r1, r0
 80085ac:	4628      	mov	r0, r5
 80085ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085b2:	f000 b817 	b.w	80085e4 <_kill_r>
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d00a      	beq.n	80085d0 <_raise_r+0x4c>
 80085ba:	1c59      	adds	r1, r3, #1
 80085bc:	d103      	bne.n	80085c6 <_raise_r+0x42>
 80085be:	2316      	movs	r3, #22
 80085c0:	6003      	str	r3, [r0, #0]
 80085c2:	2001      	movs	r0, #1
 80085c4:	e7e7      	b.n	8008596 <_raise_r+0x12>
 80085c6:	2100      	movs	r1, #0
 80085c8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80085cc:	4620      	mov	r0, r4
 80085ce:	4798      	blx	r3
 80085d0:	2000      	movs	r0, #0
 80085d2:	e7e0      	b.n	8008596 <_raise_r+0x12>

080085d4 <raise>:
 80085d4:	4b02      	ldr	r3, [pc, #8]	@ (80085e0 <raise+0xc>)
 80085d6:	4601      	mov	r1, r0
 80085d8:	6818      	ldr	r0, [r3, #0]
 80085da:	f7ff bfd3 	b.w	8008584 <_raise_r>
 80085de:	bf00      	nop
 80085e0:	2000007c 	.word	0x2000007c

080085e4 <_kill_r>:
 80085e4:	b538      	push	{r3, r4, r5, lr}
 80085e6:	4d07      	ldr	r5, [pc, #28]	@ (8008604 <_kill_r+0x20>)
 80085e8:	2300      	movs	r3, #0
 80085ea:	4604      	mov	r4, r0
 80085ec:	4608      	mov	r0, r1
 80085ee:	4611      	mov	r1, r2
 80085f0:	602b      	str	r3, [r5, #0]
 80085f2:	f7fb fb29 	bl	8003c48 <_kill>
 80085f6:	1c43      	adds	r3, r0, #1
 80085f8:	d102      	bne.n	8008600 <_kill_r+0x1c>
 80085fa:	682b      	ldr	r3, [r5, #0]
 80085fc:	b103      	cbz	r3, 8008600 <_kill_r+0x1c>
 80085fe:	6023      	str	r3, [r4, #0]
 8008600:	bd38      	pop	{r3, r4, r5, pc}
 8008602:	bf00      	nop
 8008604:	20002594 	.word	0x20002594

08008608 <_getpid_r>:
 8008608:	f7fb bb16 	b.w	8003c38 <_getpid>

0800860c <_malloc_usable_size_r>:
 800860c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008610:	1f18      	subs	r0, r3, #4
 8008612:	2b00      	cmp	r3, #0
 8008614:	bfbc      	itt	lt
 8008616:	580b      	ldrlt	r3, [r1, r0]
 8008618:	18c0      	addlt	r0, r0, r3
 800861a:	4770      	bx	lr

0800861c <__swhatbuf_r>:
 800861c:	b570      	push	{r4, r5, r6, lr}
 800861e:	460c      	mov	r4, r1
 8008620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008624:	2900      	cmp	r1, #0
 8008626:	b096      	sub	sp, #88	@ 0x58
 8008628:	4615      	mov	r5, r2
 800862a:	461e      	mov	r6, r3
 800862c:	da0d      	bge.n	800864a <__swhatbuf_r+0x2e>
 800862e:	89a3      	ldrh	r3, [r4, #12]
 8008630:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008634:	f04f 0100 	mov.w	r1, #0
 8008638:	bf14      	ite	ne
 800863a:	2340      	movne	r3, #64	@ 0x40
 800863c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008640:	2000      	movs	r0, #0
 8008642:	6031      	str	r1, [r6, #0]
 8008644:	602b      	str	r3, [r5, #0]
 8008646:	b016      	add	sp, #88	@ 0x58
 8008648:	bd70      	pop	{r4, r5, r6, pc}
 800864a:	466a      	mov	r2, sp
 800864c:	f000 f848 	bl	80086e0 <_fstat_r>
 8008650:	2800      	cmp	r0, #0
 8008652:	dbec      	blt.n	800862e <__swhatbuf_r+0x12>
 8008654:	9901      	ldr	r1, [sp, #4]
 8008656:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800865a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800865e:	4259      	negs	r1, r3
 8008660:	4159      	adcs	r1, r3
 8008662:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008666:	e7eb      	b.n	8008640 <__swhatbuf_r+0x24>

08008668 <__smakebuf_r>:
 8008668:	898b      	ldrh	r3, [r1, #12]
 800866a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800866c:	079d      	lsls	r5, r3, #30
 800866e:	4606      	mov	r6, r0
 8008670:	460c      	mov	r4, r1
 8008672:	d507      	bpl.n	8008684 <__smakebuf_r+0x1c>
 8008674:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008678:	6023      	str	r3, [r4, #0]
 800867a:	6123      	str	r3, [r4, #16]
 800867c:	2301      	movs	r3, #1
 800867e:	6163      	str	r3, [r4, #20]
 8008680:	b003      	add	sp, #12
 8008682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008684:	ab01      	add	r3, sp, #4
 8008686:	466a      	mov	r2, sp
 8008688:	f7ff ffc8 	bl	800861c <__swhatbuf_r>
 800868c:	9f00      	ldr	r7, [sp, #0]
 800868e:	4605      	mov	r5, r0
 8008690:	4639      	mov	r1, r7
 8008692:	4630      	mov	r0, r6
 8008694:	f7ff f912 	bl	80078bc <_malloc_r>
 8008698:	b948      	cbnz	r0, 80086ae <__smakebuf_r+0x46>
 800869a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800869e:	059a      	lsls	r2, r3, #22
 80086a0:	d4ee      	bmi.n	8008680 <__smakebuf_r+0x18>
 80086a2:	f023 0303 	bic.w	r3, r3, #3
 80086a6:	f043 0302 	orr.w	r3, r3, #2
 80086aa:	81a3      	strh	r3, [r4, #12]
 80086ac:	e7e2      	b.n	8008674 <__smakebuf_r+0xc>
 80086ae:	89a3      	ldrh	r3, [r4, #12]
 80086b0:	6020      	str	r0, [r4, #0]
 80086b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086b6:	81a3      	strh	r3, [r4, #12]
 80086b8:	9b01      	ldr	r3, [sp, #4]
 80086ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80086be:	b15b      	cbz	r3, 80086d8 <__smakebuf_r+0x70>
 80086c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086c4:	4630      	mov	r0, r6
 80086c6:	f000 f81d 	bl	8008704 <_isatty_r>
 80086ca:	b128      	cbz	r0, 80086d8 <__smakebuf_r+0x70>
 80086cc:	89a3      	ldrh	r3, [r4, #12]
 80086ce:	f023 0303 	bic.w	r3, r3, #3
 80086d2:	f043 0301 	orr.w	r3, r3, #1
 80086d6:	81a3      	strh	r3, [r4, #12]
 80086d8:	89a3      	ldrh	r3, [r4, #12]
 80086da:	431d      	orrs	r5, r3
 80086dc:	81a5      	strh	r5, [r4, #12]
 80086de:	e7cf      	b.n	8008680 <__smakebuf_r+0x18>

080086e0 <_fstat_r>:
 80086e0:	b538      	push	{r3, r4, r5, lr}
 80086e2:	4d07      	ldr	r5, [pc, #28]	@ (8008700 <_fstat_r+0x20>)
 80086e4:	2300      	movs	r3, #0
 80086e6:	4604      	mov	r4, r0
 80086e8:	4608      	mov	r0, r1
 80086ea:	4611      	mov	r1, r2
 80086ec:	602b      	str	r3, [r5, #0]
 80086ee:	f7fb fb0b 	bl	8003d08 <_fstat>
 80086f2:	1c43      	adds	r3, r0, #1
 80086f4:	d102      	bne.n	80086fc <_fstat_r+0x1c>
 80086f6:	682b      	ldr	r3, [r5, #0]
 80086f8:	b103      	cbz	r3, 80086fc <_fstat_r+0x1c>
 80086fa:	6023      	str	r3, [r4, #0]
 80086fc:	bd38      	pop	{r3, r4, r5, pc}
 80086fe:	bf00      	nop
 8008700:	20002594 	.word	0x20002594

08008704 <_isatty_r>:
 8008704:	b538      	push	{r3, r4, r5, lr}
 8008706:	4d06      	ldr	r5, [pc, #24]	@ (8008720 <_isatty_r+0x1c>)
 8008708:	2300      	movs	r3, #0
 800870a:	4604      	mov	r4, r0
 800870c:	4608      	mov	r0, r1
 800870e:	602b      	str	r3, [r5, #0]
 8008710:	f7fb fb0a 	bl	8003d28 <_isatty>
 8008714:	1c43      	adds	r3, r0, #1
 8008716:	d102      	bne.n	800871e <_isatty_r+0x1a>
 8008718:	682b      	ldr	r3, [r5, #0]
 800871a:	b103      	cbz	r3, 800871e <_isatty_r+0x1a>
 800871c:	6023      	str	r3, [r4, #0]
 800871e:	bd38      	pop	{r3, r4, r5, pc}
 8008720:	20002594 	.word	0x20002594

08008724 <_init>:
 8008724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008726:	bf00      	nop
 8008728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800872a:	bc08      	pop	{r3}
 800872c:	469e      	mov	lr, r3
 800872e:	4770      	bx	lr

08008730 <_fini>:
 8008730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008732:	bf00      	nop
 8008734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008736:	bc08      	pop	{r3}
 8008738:	469e      	mov	lr, r3
 800873a:	4770      	bx	lr
