#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Wed Jul 19 20:07:09 2017
# Process ID: 8940
# Log file: C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/IIC_eeprom/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/IIC_eeprom/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/IIC_eeprom/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin P66 [get_ports scl]
endgroup
startgroup
set_property package_pin P67 [get_ports sda]
endgroup
set_property is_loc_fixed false [get_ports [list  sda]]
set_property is_loc_fixed true [get_ports [list  sda]]
set_property iostandard LVCMOS33 [get_ports [list scl]]
set_property iostandard LVCMOS33 [get_ports [list sda]]
save_constraints
