$date
	Tue Dec  6 12:00:31 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module psShiftReg_testbench $end
$var wire 1 ! serialOut $end
$var wire 11 " data [10:0] $end
$var reg 1 # bit_clk $end
$var reg 1 $ clk $end
$var reg 1 % load $end
$var reg 8 & parallelIn [7:0] $end
$var reg 1 ' rst $end
$scope module dut $end
$var wire 1 # bit_clk $end
$var wire 1 $ clk $end
$var wire 1 % load $end
$var wire 8 ( parallelIn [7:0] $end
$var wire 1 ' rst $end
$var wire 1 ! serialOut $end
$var reg 11 ) data [10:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111 )
b10101010 (
1'
b10101010 &
x%
0$
x#
b11111111111 "
1!
$end
#5
0#
0%
0'
1$
#10
0$
#15
b11010101001 "
b11010101001 )
1%
1$
#20
0$
#25
0%
1$
#30
0$
#35
1#
1$
#40
0$
#45
0!
b11101010100 "
b11101010100 )
0#
1$
#50
0$
#55
1$
#60
0$
#65
1#
1$
#70
0$
#75
0#
b11110101010 "
b11110101010 )
1$
#80
0$
#85
1$
#90
0$
#95
1#
1$
#100
0$
#105
1!
b11111010101 "
b11111010101 )
0#
1$
#110
0$
#115
1$
#120
0$
#125
1#
1$
#130
0$
#135
0!
0#
b11111101010 "
b11111101010 )
1$
#140
0$
#145
1$
#150
0$
#155
1#
1$
#160
0$
#165
1!
b11111110101 "
b11111110101 )
0#
1$
#170
0$
#175
1$
#180
0$
#185
1#
1$
#190
0$
#195
0!
0#
b11111111010 "
b11111111010 )
1$
#200
0$
#205
1$
#210
0$
#215
1#
1$
#220
0$
#225
1!
b11111111101 "
b11111111101 )
0#
1$
#230
0$
#235
1$
#240
0$
#245
1#
1$
#250
0$
#255
0!
0#
b11111111110 "
b11111111110 )
1$
#260
0$
#265
1$
#270
0$
#275
1#
1$
#280
0$
#285
1!
b11111111111 "
b11111111111 )
0#
1$
#290
0$
#295
1$
#300
0$
#305
1#
1$
#310
0$
#315
0#
1$
#320
0$
#325
1$
#330
0$
#335
1#
1$
#340
0$
#345
0#
1$
#350
0$
#355
1$
#360
0$
#365
1$
