<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>The NEORV32 Processor - Software Framework: [The NEORV32 Processor](https://github.com/stnolting/neorv32) (RISC-V-compliant)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">The NEORV32 Processor - Software Framework
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">[The NEORV32 Processor](<a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>) (RISC-V-compliant) </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p><a href="https://travis-ci.com/stnolting/neorv32"></a> <a href="https://github.com/stnolting/neorv32/blob/master/LICENSE"></a> <a href="https://github.com/stnolting/neorv32/releases"></a></p>
<ul>
<li><a href="#Introduction">Introduction</a></li>
<li><a href="#Features">Features</a></li>
<li><a href="#FPGA-Implementation-Results">FPGA Implementation Results</a></li>
<li><a href="#Performance">Performance</a></li>
<li><a href="#Top-Entity">Top Entity</a></li>
<li><a href="#Getting-Started"><b>Getting Started</b></a></li>
<li><a href="#Contribute">Contribute</a></li>
<li><a href="#Legal">Legal</a></li>
</ul>
<p>The NEORV32 is a customizable full-scale mikrocontroller-like processor system based on a <a href="https://github.com/stnolting/neorv32_riscv_compliance">RISC-V-compliant</a> <code>rv32i</code> CPU with optional <code>E</code>, <code>C</code>, <code>M</code>, <code>Zicsr</code> and <code>Zifencei</code> extensions. The CPU was built from scratch and is compliant to the <b>Unprivileged ISA Specification Version 2.1</b> and a subset of the <b>Privileged Architecture Specification Version 1.12-draft</b>.</p>
<p>The NEORV32 is intended as auxiliary processor within a larger SoC designs or as stand-alone custom microcontroller. Its top entity can be directly synthesized for any FPGA without modifications and provides a full-scale RISC-V based microcontroller.</p>
<p>The processor provides common peripherals and interfaces like input and output ports, serial interfaces for UART, I²C and SPI, interrupt controller, timers and embedded memories. External memories, peripherals and custom IP can be attached via a Wishbone-based external memory interface. All optional features beyond the base CPU can be enabled and configured via VHDL generics.</p>
<p>This project comes with a complete software ecosystem that features core libraries for high-level usage of the provided functions and peripherals, application makefiles, a runtime environment and several example programs. All software source files provide a doxygen-based <a href="https://stnolting.github.io/neorv32/files.html">documentary</a>.</p>
<p>The project is intended to work "out of the box". Just synthesize the test setup from this project, upload it to your FPGA board of choice and start playing with the NEORV32. If you do not want to <a href="https://github.com/riscv/riscv-gnu-toolchain">compile the GCC toolchains</a> by yourself, you can also download <a href="https://github.com/stnolting/riscv_gcc_prebuilt">pre-compiled toolchains</a> for Linux.</p>
<p>For more information take a look a the <a href="https://raw.githubusercontent.com/stnolting/neorv32/master/docs/NEORV32.pdf">NEORV32 datasheet</a>.</p>
<ul>
<li>From zero to <a class="el" href="bootloader_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main()</a>: Completely open source and documented.</li>
<li>Plain VHDL without technology-specific parts like attributes, macros or primitives.</li>
<li>Easy to use – working out of the box.</li>
<li>Clean synchronous design, no wacky combinatorial interfaces.</li>
<li>The processor has to fit in a Lattice iCE40 UltraPlus 5k FPGA running at 20+ MHz.</li>
</ul>
<p>The processor is synthesizable (tested with Intel Quartus Prime, Xilinx Vivado and Lattice Radiant/LSE) and can successfully execute all the <a href="https://github.com/stnolting/neorv32/tree/master/sw/example">provided example programs</a> including the CoreMark benchmark.</p>
<p>The processor passes the official <code>rv32i</code>, <code>rv32im</code>, <code>rv32imc</code>, <code>rv32Zicsr</code> and <code>rv32Zifencei</code> <a href="https://github.com/riscv/riscv-compliance">RISC-V compliance tests</a>.</p>
<table class="doxtable">
<tr>
<th align="left">Project component </th><th align="left">CI status </th><th align="left">Note  </th></tr>
<tr>
<td align="left"><a href="https://github.com/stnolting/neorv32">NEORV32 processor</a> </td><td align="left"><a href="https://travis-ci.com/stnolting/neorv32"></a> </td><td align="left"><a href="https://stnolting.github.io/neorv32/files.html"></a> </td></tr>
<tr>
<td align="left"><a href="https://github.com/stnolting/riscv_gcc_prebuilt">Pre-build toolchain</a> </td><td align="left"><a href="https://travis-ci.com/stnolting/riscv_gcc_prebuilt"></a> </td><td align="left"></td></tr>
<tr>
<td align="left"><a href="https://github.com/stnolting/neorv32_riscv_compliance">RISC-V compliance test</a> </td><td align="left"><a href="https://travis-ci.com/stnolting/neorv32_riscv_compliance"></a> </td><td align="left"></td></tr>
</table>
<ul>
<li>No exception is triggered in <code>E</code> mode when using registers above <code>x15</code></li>
<li><code>misa</code> CSR is read-only - no dynamic enabling/disabling of implemented CPU extensions during runtime</li>
<li>Machine software interrupt <code>msi</code> is implemented, but there is no mechanism available to trigger it</li>
</ul>
<ul>
<li>Option to use DSPs for multiplications in <code>M</code> extensions (would be so much faster)</li>
<li>Synthesis results for more platforms</li>
<li>Port Dhrystone benchmark</li>
<li>Implement atomic operations (<code>A</code> extension)</li>
<li>Implement co-processor for single-precision floating-point operations (<code>F</code> extension)</li>
<li>Implement user mode (<code>U</code> extension)</li>
<li>Maybe port an RTOS (like <a href="https://www.freertos.org/">freeRTOS</a> or <a href="https://www.riot-os.org/">RIOT</a>)</li>
<li>Make a 64-bit branch</li>
</ul>
<div class="image">
<img src="https://raw.githubusercontent.com/stnolting/neorv32/master/docs/figures/neorv32_processor.png" alt="neorv32 Overview"/>
</div>
<ul>
<li>RISC-V-compliant <code>rv32i</code> or <code>rv32e</code> CPU with optional <code>C</code>, <code>E</code>, <code>M</code>, <code>Zicsr</code> and <code>rv32Zifencei</code> extensions</li>
<li>GCC-based toolchain (<a href="https://github.com/stnolting/riscv_gcc_prebuilt">pre-compiled rv32i and rv32 etoolchains available</a>)</li>
<li>Application compilation based on <a href="https://github.com/stnolting/neorv32/blob/master/sw/example/blink_led/makefile">GNU makefiles</a></li>
<li><a href="https://github.com/stnolting/neorv32/blob/master/docs/doxygen_makefile_sw">Doxygen-based</a> documentation of the software framework: available on <a href="https://stnolting.github.io/neorv32/files.html">GitHub pages</a></li>
<li>Detailed <a href="https://raw.githubusercontent.com/stnolting/neorv32/master/docs/NEORV32.pdf">datasheet</a> (pdf)</li>
<li>Completely described in behavioral, platform-independent VHDL – no primitives, macros, etc.</li>
<li>Fully synchronous design, no latches, no gated clocks</li>
<li>Small hardware footprint and high operating frequency</li>
<li>Highly customizable processor configuration</li>
<li>Optional processor-internal data and instruction memories (DMEM/IMEM)</li>
<li><em>Optional</em> internal bootloader with UART console and automatic SPI flash boot option</li>
<li><em>Optional</em> machine system timer (MTIME), RISC-V-compliant</li>
<li><em>Optional</em> universal asynchronous receiver and transmitter (UART)</li>
<li><em>Optional</em> 8/16/24/32-bit serial peripheral interface controller (SPI) with 8 dedicated chip select lines</li>
<li><em>Optional</em> two wire serial interface controller (TWI), compatible to the I²C standard</li>
<li><em>Optional</em> general purpose parallel IO port (GPIO), 16xOut &amp; 16xIn, with pin-change interrupt</li>
<li><em>Optional</em> 32-bit external bus interface, Wishbone b4 compliant (WISHBONE)</li>
<li><em>Optional</em> watchdog timer (WDT)</li>
<li><em>Optional</em> PWM controller with 4 channels and 8-bit duty cycle resolution (PWM)</li>
<li><em>Optional</em> GARO-based true random number generator (TRNG)</li>
<li><em>Optional</em> core-local interrupt controller with 8 channels (CLIC)</li>
<li><em>Optional</em> dummy device (DEVNULL) (can be used for <em>fast</em> simulation console output)</li>
</ul>
<div class="image">
<img src="https://raw.githubusercontent.com/stnolting/neorv32/master/docs/figures/neorv32_cpu.png" alt="neorv32 Overview"/>
</div>
<p>The CPU is <a href="https://github.com/stnolting/neorv32_riscv_compliance">compliant</a> to the <a href="https://raw.githubusercontent.com/stnolting/neorv32/master/docs/riscv-spec.pdf">official RISC-V specifications</a> including a subset of the <a href="https://raw.githubusercontent.com/stnolting/neorv32/master/docs/riscv-spec.pdf">RISC-V privileged architecture specifications</a>.</p>
<p>More information regarding the CPU including a detailed list of the instruction set and the available CSRs can be found in the <a href="https://raw.githubusercontent.com/stnolting/neorv32/master/docs/NEORV32.pdf">NEORV32 datasheet</a>.</p>
<p><b>General</b>:</p><ul>
<li>No hardware support of unaligned accesses - they will trigger and exception</li>
<li>Two stages in-order pipeline (FETCH, EXECUTE); each stage uses a multi-cycle processing scheme</li>
</ul>
<p><b>RV32I base instruction set</b> (<code>I</code> extension):</p><ul>
<li>ALU instructions: <code>LUI</code> <code>AUIPC</code> <code>ADDI</code> <code>SLTI</code> <code>SLTIU</code> <code>XORI</code> <code>ORI</code> <code>ANDI</code> <code>SLLI</code> <code>SRLI</code> <code>SRAI</code> <code>ADD</code> <code>SUB</code> <code>SLL</code> <code>SLT</code> <code>SLTU</code> <code>XOR</code> <code>SRL</code> <code>SRA</code> <code>OR</code> <code>AND</code></li>
<li>Jump and branch instructions: <code>JAL</code> <code>JALR</code> <code>BEQ</code> <code>BNE</code> <code>BLT</code> <code>BGE</code> <code>BLTU</code> <code>BGEU</code></li>
<li>Memory instructions: <code>LB</code> <code>LH</code> <code>LW</code> <code>LBU</code> <code>LHU</code> <code>SB</code> <code>SH</code> <code>SW</code></li>
<li>System instructions: <code>ECALL</code> <code>EBREAK</code> <code>FENCE</code></li>
</ul>
<p><b>Compressed instructions</b> (<code>C</code> extension):</p><ul>
<li>ALU instructions: <code>C.ADDI4SPN</code> <code>C.ADDI</code> <code>C.ADD</code> <code>C.ADDI16SP</code> <code>C.LI</code> <code>C.LUI</code> <code>C.SLLI</code> <code>C.SRLI</code> <code>C.SRAI</code> <code>C.ANDI</code> <code>C.SUB</code> <code>C.XOR</code> <code>C.OR</code> <code>C.AND</code> <code>C.MV</code> <code>C.NOP</code></li>
<li>Jump and branch instructions: <code>C.J</code> <code>C.JAL</code> <code>C.JR</code> <code>C.JALR</code> <code>C.BEQZ</code> <code>C.BNEZ</code></li>
<li>Memory instructions: <code>C.LW</code> <code>C.SW</code> <code>C.LWSP</code> <code>C.SWSP</code></li>
<li>Misc instructions: <code>C.EBREAK</code> (only with <code>Zicsr</code> extension)</li>
</ul>
<p><b>Embedded CPU version</b> (<code>E</code> extension):</p><ul>
<li>Reduced register file (only the 16 lowest registers)</li>
</ul>
<p><b>Integer multiplication and division hardware</b> (<code>M</code> extension):</p><ul>
<li>Multiplication instructions: <code>MUL</code> <code>MULH</code> <code>MULHSU</code> <code>MULHU</code></li>
<li>Division instructions: <code>DIV</code> <code>DIVU</code> <code>REM</code> <code>REMU</code></li>
</ul>
<p><b>Privileged architecture / CSR access</b> (<code>Zicsr</code> extension):</p><ul>
<li>Privilege levels: <code>M-mode</code> (Machine mode)</li>
<li>CSR access instructions: <code>CSRRW</code> <code>CSRRS</code> <code>CSRRC</code> <code>CSRRWI</code> <code>CSRRSI</code> <code>CSRRCI</code></li>
<li>System instructions: <code>MRET</code> <code>WFI</code></li>
<li>Counter CSRs: <code>[m]cycle[h]</code> <code>[m]instret[h]</code> <code>time[h]</code></li>
<li>Machine CSRs: <code>mstatus</code> <code>misa</code>(read-only!) <code>mie</code> <code>mtvec</code> <code>mscratch</code> <code>mepc</code> <code>mcause</code> <code>mtval</code> <code>mip</code> <code>mvendorid</code> <code>marchid</code> <code>mimpid</code> <code>mhartid</code></li>
<li>Custom CSRs: <code>mfeatures</code> <code>mclock</code> <code>mispacebase</code> <code>mdspacebase</code> <code>mispacesize</code> <code>mdspacesize</code></li>
<li>Supported exceptions and interrupts:<ul>
<li>Misaligned instruction address</li>
<li>Instruction access fault</li>
<li>Illegal instruction</li>
<li>Breakpoint (via <code>ebreak</code> instruction)</li>
<li>Load address misaligned</li>
<li>Load access fault</li>
<li>Store address misaligned</li>
<li>Store access fault</li>
<li>Environment call from M-mode (via <code>ecall</code> instruction)</li>
<li>Machine timer interrupt <code>mti</code> (via MTIME unit)</li>
<li>Machine external interrupt <code>mei</code> (via CLIC unit)</li>
</ul>
</li>
</ul>
<p><b>Privileged architecture / FENCE.I</b> (<code>Zifencei</code> extension):</p><ul>
<li>System instructions: <code>FENCE.I</code></li>
</ul>
<p>This chapter shows exemplary implementation results of the NEORV32 processor for an <b>Intel Cyclone IV EP4CE22F17C6N FPGA</b> on a DE0-nano board. The design was synthesized using <b>Intel Quartus Prime Lite 19.1</b> ("balanced implementation"). The timing information is derived from the Timing Analyzer / Slow 1200mV 0C Model. If not otherwise specified, the default configuration of the processor's generics is assumed. No constraints were used.</p>
<p>Results generated for hardware version: <code>1.1.0.0</code></p>
<table class="doxtable">
<tr>
<th align="left">CPU Configuration </th><th align="center">LEs </th><th align="center">FFs </th><th align="center">Memory bits </th><th align="center">DSPs </th><th align="center">f_max  </th></tr>
<tr>
<td align="left"><code>rv32i</code> </td><td align="center">1083 </td><td align="center">471 </td><td align="center">2048 </td><td align="center">0 </td><td align="center">115 MHz </td></tr>
<tr>
<td align="left"><code>rv32i</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="center">1961 </td><td align="center">837 </td><td align="center">2048 </td><td align="center">0 </td><td align="center">100 MHz </td></tr>
<tr>
<td align="left"><code>rv32im</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="center">2571 </td><td align="center">1075 </td><td align="center">2048 </td><td align="center">0 </td><td align="center">102 MHz </td></tr>
<tr>
<td align="left"><code>rv32imc</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="center">2843 </td><td align="center">1098 </td><td align="center">2048 </td><td align="center">0 </td><td align="center">100 MHz </td></tr>
<tr>
<td align="left"><code>rv32emc</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="center">2844 </td><td align="center">1098 </td><td align="center">1024 </td><td align="center">0 </td><td align="center">100 MHz </td></tr>
</table>
<p>Results generated for hardware version: <code>1.1.0.0</code></p>
<table class="doxtable">
<tr>
<th align="left">Module </th><th align="left">Description </th><th align="center">LEs </th><th align="center">FFs </th><th align="center">Memory bits </th><th align="center">DSPs  </th></tr>
<tr>
<td align="left">BOOT ROM </td><td align="left">Bootloader ROM (4kB) </td><td align="center">3 </td><td align="center">1 </td><td align="center">32 768 </td><td align="center">0 </td></tr>
<tr>
<td align="left">DEVNULL </td><td align="left">Dummy device </td><td align="center">3 </td><td align="center">1 </td><td align="center">0 </td><td align="center">0 </td></tr>
<tr>
<td align="left">DMEM </td><td align="left">Processor-internal data memory (8kB) </td><td align="center">12 </td><td align="center">2 </td><td align="center">65 536 </td><td align="center">0 </td></tr>
<tr>
<td align="left">GPIO </td><td align="left">General purpose input/output ports </td><td align="center">38 </td><td align="center">33 </td><td align="center">0 </td><td align="center">0 </td></tr>
<tr>
<td align="left">IMEM </td><td align="left">Processor-internal instruction memory (16kb) </td><td align="center">7 </td><td align="center">2 </td><td align="center">131 072 </td><td align="center">0 </td></tr>
<tr>
<td align="left">MTIME </td><td align="left">Machine system timer </td><td align="center">269 </td><td align="center">166 </td><td align="center">0 </td><td align="center">0 </td></tr>
<tr>
<td align="left">PWM </td><td align="left">Pulse-width modulation controller </td><td align="center">76 </td><td align="center">69 </td><td align="center">0 </td><td align="center">0 </td></tr>
<tr>
<td align="left">SPI </td><td align="left">Serial peripheral interface </td><td align="center">206 </td><td align="center">125 </td><td align="center">0 </td><td align="center">0 </td></tr>
<tr>
<td align="left">TRNG </td><td align="left">True random number generator </td><td align="center">104 </td><td align="center">93 </td><td align="center">0 </td><td align="center">0 </td></tr>
<tr>
<td align="left">TWI </td><td align="left">Two-wire interface </td><td align="center">78 </td><td align="center">44 </td><td align="center">0 </td><td align="center">0 </td></tr>
<tr>
<td align="left">UART </td><td align="left">Universal asynchronous receiver/transmitter </td><td align="center">151 </td><td align="center">108 </td><td align="center">0 </td><td align="center">0 </td></tr>
<tr>
<td align="left">WDT </td><td align="left">Watchdog timer </td><td align="center">57 </td><td align="center">45 </td><td align="center">0 </td><td align="center">0 </td></tr>
</table>
<p>Exemplary implementation results for different FPGA platforms. The processor setup uses <em>all provided peripherals</em>, no external memory interface and only internal instruction and data memories. IMEM uses 16kB and DMEM uses 8kB memory space. The setup's top entity connects most of the processor's <a href="https://github.com/stnolting/neorv32/blob/master/rtl/core/neorv32_top.vhd">top entity</a> signals to FPGA pins - except for the Wishbone bus and the interrupt signals.</p>
<p>Results generated for hardware version: <code>1.1.0.0</code></p>
<table class="doxtable">
<tr>
<th align="left">Vendor </th><th align="left">FPGA </th><th align="left">Board </th><th align="left">Toolchain </th><th align="left">Impl. strategy </th><th align="left">CPU </th><th align="left">LUT / LE </th><th align="left">FF / REG </th><th align="left">DSP </th><th align="left">Memory Bits </th><th align="left">BRAM / EBR </th><th align="left">SPRAM </th><th align="right">Frequency  </th></tr>
<tr>
<td align="left">Intel </td><td align="left">Cyclone IV <code>EP4CE22F17C6N</code> </td><td align="left">Terasic DE0-Nano </td><td align="left">Quartus Prime Lite 19.1 </td><td align="left">balanced </td><td align="left"><code>rv32imc</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="left">4039 (18%) </td><td align="left">1858 (8%) </td><td align="left">0 (0%) </td><td align="left">231424 (38%) </td><td align="left">- </td><td align="left">- </td><td align="right">100 MHz </td></tr>
<tr>
<td align="left">Lattice </td><td align="left">iCE40 UltraPlus <code>iCE40UP5K-SG48I</code> </td><td align="left">Upduino v2.0 </td><td align="left">Radiant 2.1 (LSE) </td><td align="left">timing </td><td align="left"><code>rv32ic</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="left">5044 (95%) </td><td align="left">1699 (32%) </td><td align="left">0 (0%) </td><td align="left">- </td><td align="left">12 (40%) </td><td align="left">4 (100%) </td><td align="right">c 20.25 MHz </td></tr>
<tr>
<td align="left">Xilinx </td><td align="left">Artix-7 <code>XC7A35TICSG324-1L</code> </td><td align="left">Arty A7-35T </td><td align="left">Vivado 2019.2 </td><td align="left">default </td><td align="left"><code>rv32imc</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="left">2535 (12%) </td><td align="left">1913 (5%) </td><td align="left">0 (0%) </td><td align="left">- </td><td align="left">8 (16%) </td><td align="left">- </td><td align="right">c 100 MHz </td></tr>
</table>
<p><b>Notes</b></p><ul>
<li>The Lattice iCE40 UltraPlus setup uses the FPGA's SPRAM memory primitives for the internal IMEM and DEMEM (each 64kb). The FPGA-specific memory components can be found in the <a href="https://github.com/stnolting/neorv32/blob/master/rtl/fpga_specific/lattice_ice40up"><code>rtl/fpga_specific</code></a> folder.</li>
<li>The clock frequencies marked with a "c" are constrained clocks. The remaining ones are <em>f_max</em> results from the place and route timing reports.</li>
<li>The Upduino and the Arty board have on-board SPI flash memories for storing the FPGA configuration. These device can also be used by the default NEORV32 bootloader to store and automatically boot an application program after reset (both tested successfully).</li>
</ul>
<p>The <a href="https://www.eembc.org/coremark">CoreMark CPU benchmark</a> was executed on the NEORV32 and is available in the <a href="https://github.com/stnolting/neorv32/blob/master/sw/example/coremark">sw/example/coremark</a> project folder. This benchmark tests the capabilities of a CPU itself rather than the functions provided by the whole system / SoC.</p>
<p>Results generated for hardware version: <code>1.1.0.0</code></p>
<div class="fragment"><div class="line">**Configuration**</div><div class="line">Hardware:         32kB IMEM, 16kb DMEM, 100MHz clock</div><div class="line">CoreMark:         2000 iterations, MEM_METHOD is MEM_STACK</div><div class="line">CPU extensions:   `rv32i` or `rv32im` or `rv32imc`</div><div class="line">Used peripherals: UART for printing the results</div></div><!-- fragment --><table class="doxtable">
<tr>
<th align="left">CPU </th><th align="center">Optimization </th><th align="center">CoreMark Score </th><th align="center">CoreMarks/MHz  </th></tr>
<tr>
<td align="left"><code>rv32i</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="center"><code>-O2</code> </td><td align="center">25.97 </td><td align="center">0.2597 </td></tr>
<tr>
<td align="left"><code>rv32im</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="center"><code>-O2</code> </td><td align="center">54.05 </td><td align="center">0.5405 </td></tr>
<tr>
<td align="left"><code>rv32imc</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="center"><code>-O2</code> </td><td align="center">52.63 </td><td align="center">0.5263 </td></tr>
</table>
<p>The NEORV32 CPU is based on a two-stages pipelined architecutre. Each stage uses a multi-cycle processing scheme. Hence, each instruction requires several clock cycles to execute (2 cycles for ALU operations, ..., 40 cycles for divisions). The average CPI (cycles per instruction) depends on the instruction mix of a specific applications and also on the available CPU extensions.</p>
<p>Please note that the CPU-internal shifter (e.g. for the <code>SLL</code> instruction) as well as the multiplier and divider of the <code>M</code> extension use a bit-serial approach and require several cycles for completion.</p>
<p>The following table shows the performance results for successfully running 2000 CoreMark iterations, which reflects a pretty good "real-life" work load. The average CPI is computed by dividing the total number of required clock cycles (all of CoreMark – not only the timed core; via the <code>cycle[h]</code> CSRs) by the number of executed instructions (<code>instret[h]</code> CSRs). The executables were generated using optimization <code>-O2</code>.</p>
<table class="doxtable">
<tr>
<th align="left">CPU </th><th align="right">Required Clock Cycles </th><th align="right">Executed Instructions </th><th align="center">Average CPI  </th></tr>
<tr>
<td align="left"><code>rv32i</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="right">10 087 723 527 </td><td align="right">1 797 808 673 </td><td align="center">5.6 </td></tr>
<tr>
<td align="left"><code>rv32im</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="right">5 588 814 472 </td><td align="right">882 910 974 </td><td align="center">6.3 </td></tr>
<tr>
<td align="left"><code>rv32imc</code> + <code>Zicsr</code> + <code>Zifencei</code> </td><td align="right">5 540 602 508 </td><td align="right">864 222 402 </td><td align="center">6.4 </td></tr>
</table>
<p>The top entity of the processor is <a href="https://github.com/stnolting/neorv32/blob/master/rtl/core/neorv32_top.vhd"><b>neorv32_top.vhd</b></a> (from the <code>rtl/core</code> folder). Just instantiate this file in your project and you are ready to go! All signals of this top entity are of type <em>std_ulogic</em> or <em>std_ulogic_vector</em>, respectively (except for the TWI signals, which are of type <em>std_logic</em>).</p>
<p>Use the generics to configure the processor according to your needs. Each generics is initilized with the default configuration. Detailed information regarding the signals and configuration generics can be found in the <a href="https://raw.githubusercontent.com/stnolting/neorv32/master/docs/NEORV32.pdf">NEORV32 documentary</a>.</p>
<div class="fragment"><div class="line"><span class="keywordflow">entity </span>neorv32_top <span class="keywordflow">is</span></div><div class="line">  <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><span class="keyword">    -- General --</span></div><div class="line">    <span class="vhdlchar">CLOCK_FREQUENCY</span>              <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>;<span class="keyword">      -- clock frequency of clk_i in Hz</span></div><div class="line">    <span class="vhdlchar">BOOTLOADER_USE</span>               <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement processor-internal bootloader?</span></div><div class="line">    <span class="vhdlchar">CSR_COUNTERS_USE</span>             <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement RISC-V perf. counters ([m]instret[h], [m]cycle[h], time[h])?</span></div><div class="line"><span class="keyword">    -- RISC-V CPU Extensions --</span></div><div class="line">    <span class="vhdlchar">CPU_EXTENSION_RISCV_C</span>        <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement compressed extension?</span></div><div class="line">    <span class="vhdlchar">CPU_EXTENSION_RISCV_E</span>        <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;<span class="keyword">  -- implement embedded RF extension?</span></div><div class="line">    <span class="vhdlchar">CPU_EXTENSION_RISCV_M</span>        <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement muld/div extension?</span></div><div class="line">    <span class="vhdlchar">CPU_EXTENSION_RISCV_Zicsr</span>    <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement CSR system?</span></div><div class="line">    <span class="vhdlchar">CPU_EXTENSION_RISCV_Zifencei</span> <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement instruction stream sync.?</span></div><div class="line"><span class="keyword">    -- Memory configuration: Instruction memory --</span></div><div class="line">    <span class="vhdlchar">MEM_ISPACE_BASE</span>              <span class="vhdlchar">:</span> <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;00000000&quot;</span>;<span class="keyword"> -- base address of instruction memory space</span></div><div class="line">    <span class="vhdlchar">MEM_ISPACE_SIZE</span>              <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">1024</span>;<span class="keyword"> -- total size of instruction memory space in byte</span></div><div class="line">    <span class="vhdlchar">MEM_INT_IMEM_USE</span>             <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">    -- implement processor-internal instruction memory</span></div><div class="line">    <span class="vhdlchar">MEM_INT_IMEM_SIZE</span>            <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">1024</span>;<span class="keyword"> -- size of processor-internal instruction memory in bytes</span></div><div class="line">    <span class="vhdlchar">MEM_INT_IMEM_ROM</span>             <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;<span class="keyword">   -- implement processor-internal instruction memory as ROM</span></div><div class="line"><span class="keyword">    -- Memory configuration: Data memory --</span></div><div class="line">    <span class="vhdlchar">MEM_DSPACE_BASE</span>              <span class="vhdlchar">:</span> <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;80000000&quot;</span>;<span class="keyword"> -- base address of data memory space</span></div><div class="line">    <span class="vhdlchar">MEM_DSPACE_SIZE</span>              <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">1024</span>;<span class="keyword"> -- total size of data memory space in byte</span></div><div class="line">    <span class="vhdlchar">MEM_INT_DMEM_USE</span>             <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement processor-internal data memory</span></div><div class="line">    <span class="vhdlchar">MEM_INT_DMEM_SIZE</span>            <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">1024</span>;<span class="keyword"> -- size of processor-internal data memory in bytes</span></div><div class="line"><span class="keyword">    -- Memory configuration: External memory interface --</span></div><div class="line">    <span class="vhdlchar">MEM_EXT_USE</span>                  <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;<span class="keyword">  -- implement external memory bus interface?</span></div><div class="line">    <span class="vhdlchar">MEM_EXT_REG_STAGES</span>           <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span>;<span class="keyword">      -- number of interface register stages (0,1,2)</span></div><div class="line">    <span class="vhdlchar">MEM_EXT_TIMEOUT</span>              <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span>;<span class="keyword">     -- cycles after which a valid bus access will timeout (&gt;=1)</span></div><div class="line"><span class="keyword">    -- Processor peripherals --</span></div><div class="line">    <span class="vhdlchar">IO_GPIO_USE</span>                  <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement general purpose input/output port unit (GPIO)?</span></div><div class="line">    <span class="vhdlchar">IO_MTIME_USE</span>                 <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement machine system timer (MTIME)?</span></div><div class="line">    <span class="vhdlchar">IO_UART_USE</span>                  <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement universal asynchronous receiver/transmitter (UART)?</span></div><div class="line">    <span class="vhdlchar">IO_SPI_USE</span>                   <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement serial peripheral interface (SPI)?</span></div><div class="line">    <span class="vhdlchar">IO_TWI_USE</span>                   <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement two-wire interface (TWI)?</span></div><div class="line">    <span class="vhdlchar">IO_PWM_USE</span>                   <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement pulse-width modulation unit (PWM)?</span></div><div class="line">    <span class="vhdlchar">IO_WDT_USE</span>                   <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement watch dog timer (WDT)?</span></div><div class="line">    <span class="vhdlchar">IO_CLIC_USE</span>                  <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">   -- implement core local interrupt controller (CLIC)?</span></div><div class="line">    <span class="vhdlchar">IO_TRNG_USE</span>                  <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;<span class="keyword">  -- implement true random number generator (TRNG)?</span></div><div class="line">    <span class="vhdlchar">IO_DEVNULL_USE</span>               <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span><span class="keyword">    -- implement dummy device (DEVNULL)?</span></div><div class="line">  <span class="vhdlchar">)</span>;</div><div class="line">  <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><span class="keyword">    -- Global control --</span></div><div class="line">    <span class="vhdlchar">clk_i</span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- global clock, rising edge</span></div><div class="line">    <span class="vhdlchar">rstn_i</span>       <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- global reset, low-active, async</span></div><div class="line"><span class="keyword">    -- Wishbone bus interface (available if MEM_EXT_USE = true) --</span></div><div class="line">    <span class="vhdlchar">wb_adr_o</span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- address</span></div><div class="line">    <span class="vhdlchar">wb_dat_i</span>     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;<span class="keyword"> -- read data</span></div><div class="line">    <span class="vhdlchar">wb_dat_o</span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- write data</span></div><div class="line">    <span class="vhdlchar">wb_we_o</span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic</span>;<span class="keyword"> -- read/write</span></div><div class="line">    <span class="vhdlchar">wb_sel_o</span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">03</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- byte enable</span></div><div class="line">    <span class="vhdlchar">wb_stb_o</span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic</span>;<span class="keyword"> -- strobe</span></div><div class="line">    <span class="vhdlchar">wb_cyc_o</span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic</span>;<span class="keyword"> -- valid cycle</span></div><div class="line">    <span class="vhdlchar">wb_ack_i</span>     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- transfer acknowledge</span></div><div class="line">    <span class="vhdlchar">wb_err_i</span>     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- transfer error</span></div><div class="line"><span class="keyword">    -- Advanced memory control signals (available if MEM_EXT_USE = true) --</span></div><div class="line">    <span class="vhdlchar">fence_o</span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic</span>;<span class="keyword"> -- indicates an executed FENCE operation</span></div><div class="line">    <span class="vhdlchar">fencei_o</span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic</span>;<span class="keyword"> -- indicates an executed FENCEI operation</span></div><div class="line"><span class="keyword">    -- GPIO (available if IO_GPIO_USE = true) --</span></div><div class="line">    <span class="vhdlchar">gpio_o</span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- parallel output</span></div><div class="line">    <span class="vhdlchar">gpio_i</span>       <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;<span class="keyword"> -- parallel input</span></div><div class="line"><span class="keyword">    -- UART (available if IO_UART_USE = true) --</span></div><div class="line">    <span class="vhdlchar">uart_txd_o</span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic</span>;<span class="keyword"> -- UART send data</span></div><div class="line">    <span class="vhdlchar">uart_rxd_i</span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- UART receive data</span></div><div class="line"><span class="keyword">    -- SPI (available if IO_SPI_USE = true) --</span></div><div class="line">    <span class="vhdlchar">spi_sck_o</span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic</span>;<span class="keyword"> -- serial clock line</span></div><div class="line">    <span class="vhdlchar">spi_sdo_o</span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic</span>;<span class="keyword"> -- serial data line out</span></div><div class="line">    <span class="vhdlchar">spi_sdi_i</span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- serial data line in</span></div><div class="line">    <span class="vhdlchar">spi_csn_o</span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">07</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- SPI CS</span></div><div class="line"><span class="keyword">    -- TWI (available if IO_TWI_USE = true) --</span></div><div class="line">    <span class="vhdlchar">twi_sda_io</span>   <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">H</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- twi serial data line</span></div><div class="line">    <span class="vhdlchar">twi_scl_io</span>   <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">H</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- twi serial clock line</span></div><div class="line"><span class="keyword">    -- PWM (available if IO_PWM_USE = true) --</span></div><div class="line">    <span class="vhdlchar">pwm_o</span>        <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">03</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- pwm channels</span></div><div class="line"><span class="keyword">    -- Interrupts (available if IO_CLIC_USE = true) --</span></div><div class="line">    <span class="vhdlchar">ext_irq_i</span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">01</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;<span class="keyword"> -- external interrupt request</span></div><div class="line">    <span class="vhdlchar">ext_ack_o</span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">01</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="keyword">  -- external interrupt request acknowledge</span></div><div class="line">  <span class="vhdlchar">)</span>;</div><div class="line"><span class="keywordflow">end</span> <span class="vhdlchar">neorv32_top</span>;</div></div><!-- fragment --><p>This overview is just a short excerpt from the <em>Let's Get It Started</em> section of the NEORV32 documentary:</p>
<p><a href="https://raw.githubusercontent.com/stnolting/neorv32/master/docs/NEORV32.pdf">NEORV32 datasheet</a></p>
<p>At first you need the <b>RISC-V GCC toolchain</b>. You can either <a href="https://github.com/riscv/riscv-gnu-toolchain">download the sources</a> and build the toolchain by yourself, or you can download a prebuilt one and install it.</p>
<p>To build the toolchain by yourself, get the sources from the official <a href="https://github.com/riscv/riscv-gnu-toolchain">RISCV-GNU-TOOLCHAIN</a> github page: </p><pre class="fragment">$ git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
</pre><p>Download and install the prerequisite standard packages: </p><pre class="fragment">$ sudo apt-get install autoconf automake autotools-dev curl python3 libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev
</pre><p>To build the Linux cross-compiler, pick an install path. If you choose, say, <code>/opt/riscv</code>, then add <code>/opt/riscv/bin</code> to your <code>PATH</code> environment variable. </p><pre class="fragment">$ export PATH:$PATH:/opt/riscv/bin
</pre><p>Then, simply run the following commands in the RISC-V GNU toolchain source folder (for the <code>rv32i</code> toolchain): </p><pre class="fragment">riscv-gnu-toolchain$ ./configure --prefix=/opt/riscv --with-arch=rv32i –with-abi=ilp32
riscv-gnu-toolchain$ make
</pre><p>After a while (hours!) you will get <code>riscv32-unknown-elf-gcc</code> and all of its friends in your <code>/opt/riscv/bin</code> folder.</p>
<p>Alternatively, you can download a prebuilt toolchain. I have uploaded the toolchain I am using to GitHub. This toolchain has been compiled on a 64-bit x86 Ubuntu (Ubuntu on Windows). Download the toolchain of choice:</p>
<p><a href="https://github.com/stnolting/riscv_gcc_prebuilt">https://github.com/stnolting/riscv_gcc_prebuilt</a></p>
<p>Now its time to get the most recent version the NEORV32 Processor project from GitHub. Clone the NEORV32 repository using <code>git</code> from the command line (suggested for easy project updates via <code>git pull</code>): </p><pre class="fragment">$ git clone https://github.com/stnolting/neorv32.git
</pre><p>Create a new project with your FPGA design tool of choice. Add all the <code>*.vhd</code> files from the <a href="https://github.com/stnolting/neorv32/blob/master/rtl"><code>rtl/core</code></a> folder to this project and add them to a <b>new library</b> called <code>neorv32</code>.</p>
<p>You can either instantiate the <a href="https://github.com/stnolting/neorv32#top-entity">processor's top entity</a> in your own project or you can use a simple <a href="https://github.com/stnolting/neorv32/blob/master/rtl/top_templates/neorv32_test_setup.vhd">test setup</a> (from the project's <a href="https://github.com/stnolting/neorv32/blob/master/rtl/top_templates"><code>rtl/top_templates</code></a> folder) as top entity. This test setup instantiates the processor, implements most of the peripherals and the basic ISA. Only the UART, clock, reset and some GPIO output sginals are propagated (basically, its a FPGA "hello world" example):</p>
<div class="fragment"><div class="line"><span class="keywordflow">entity </span>neorv32_test_setup <span class="keywordflow">is</span></div><div class="line">  <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><span class="keyword">    -- Global control --</span></div><div class="line">    <span class="vhdlchar">clk_i</span>      <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- global clock, rising edge</span></div><div class="line">    <span class="vhdlchar">rstn_i</span>     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- global reset, low-active, async</span></div><div class="line"><span class="keyword">    -- GPIO --</span></div><div class="line">    <span class="vhdlchar">gpio_o</span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- parallel output</span></div><div class="line"><span class="keyword">    -- UART --</span></div><div class="line">    <span class="vhdlchar">uart_txd_o</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_ulogic</span>;<span class="keyword"> -- UART send data</span></div><div class="line">    <span class="vhdlchar">uart_rxd_i</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_ulogic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="keyword"> -- UART receive data</span></div><div class="line">  <span class="vhdlchar">)</span>;</div><div class="line"><span class="keywordflow">end</span> <span class="vhdlchar">neorv32_test_setup</span>;</div></div><!-- fragment --><p>Make sure <code>GNU Make</code> and a native <code>GCC</code> compiler are installed. To test the installation of the RISC-V toolchain navigate to an example project like <code>sw/example/blink_led</code> and run: </p><pre class="fragment">neorv32/sw/example/blink_led$ make check
</pre><p>The NEORV32 project includes some <a href="https://github.com/stnolting/neorv32/tree/master/sw/example">example programs</a> from which you can start your own application. Simply compile one of these projects. This will create a NEORV32 executable <code>neorv32_exe.bin</code> in the same folder. </p><pre class="fragment">neorv32/sw/example/blink_led$ make clean_all compile
</pre><p>Connect your FPGA board via UART to you computer and open the according port to interface with the NEORV32 bootloader. The bootloader uses the following default UART configuration:</p>
<ul>
<li>19200 Baud</li>
<li>8 data bits</li>
<li>1 stop bit</li>
<li>No parity bits</li>
<li>No transmission / flow control protocol (raw bytes only)</li>
<li>Newline on <code>\r\n</code> (carriage return &amp; newline)</li>
</ul>
<p>Use the bootloader console to upload the <code>neorv32_exe.bin</code> file and run your application image.</p>
<div class="fragment"><div class="line">&lt;&lt; NEORV32 Bootloader &gt;&gt;</div><div class="line"></div><div class="line">BLDV: Jul  6 2020</div><div class="line">HWV:  1.0.1.0</div><div class="line">CLK:  0x0134FD90 Hz</div><div class="line">MHID: 0x0001CE40</div><div class="line">MISA: 0x42801104</div><div class="line">CONF: 0x03FF0035</div><div class="line">IMEM: 0x00010000 bytes @ 0x00000000</div><div class="line">DMEM: 0x00010000 bytes @ 0x80000000</div><div class="line"></div><div class="line">Autoboot in 8s. Press key to abort.</div><div class="line">Aborted.</div><div class="line"></div><div class="line">Available CMDs:</div><div class="line"> h: Help</div><div class="line"> r: Restart</div><div class="line"> u: Upload</div><div class="line"> s: Store to flash</div><div class="line"> l: Load from flash</div><div class="line"> e: Execute</div><div class="line">CMD:&gt; u</div><div class="line">Awaiting neorv32_exe.bin... OK</div><div class="line">CMD:&gt; e</div><div class="line">Booting...</div><div class="line"></div><div class="line">Blinking LED demo program</div></div><!-- fragment --><p>Going further: Take a look at the <em>Let's Get It Started!</em> chapter of the <a href="https://raw.githubusercontent.com/stnolting/neorv32/master/docs/NEORV32.pdf">NEORV32 datasheet</a>.</p>
<p>I'm always thankful for help! So if you have any questions, bug reports, ideas or if you want to give some kind of feedback, feel free to open a <a href="https://github.com/stnolting/neorv32/issues">new issue</a>.</p>
<p>If you want to get involved you can also directly drop me a line (<a href="#" onclick="location.href='mai'+'lto:'+'stn'+'ol'+'tin'+'g@'+'gma'+'il'+'.co'+'m'; return false;">stnol<span style="display: none;">.nosp@m.</span>ting<span style="display: none;">.nosp@m.</span>@gmai<span style="display: none;">.nosp@m.</span>l.co<span style="display: none;">.nosp@m.</span>m</a>). Please also check out the project's https://github.com/stnolting/neorv32/tree/master/CODE_OF_CONDUCT.md "code of conduct".</p>
<p>This project is released under the BSD 3-Clause license. No copyright infringement intended. Other implied or used projects might have different licensing - see their documentation to get more information.</p>
<p>If you are using the NEORV32 Processor in some kind of publication, please cite it as follows:</p>
<blockquote class="doxtable">
<p>S. Nolting, "The NEORV32 Processor", github.com/stnolting/neorv32 </p>
</blockquote>
<p>Copyright (c) 2020, Stephan Nolting. All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</p>
<p>Our website contains links to the websites of third parties („external links“). As the content of these websites is not under our control, we cannot assume any liability for such external content. In all cases, the provider of information of the linked websites is liable for the content and accuracy of the information provided. At the point in time when the links were placed, no infringements of the law were recognisable to us. As soon as an infringement of the law becomes known to us, we will immediately remove the link in question.</p>
<p>"Windows" is a trademark of Microsoft Corporation.</p>
<p>"Artix" and "Vivado" are trademarks of Xilinx Inc.</p>
<p>"Cyclone", "Quartus Prime", "Quartus Prime Lite" and "Avalon Bus" are trademarks of Intel Corporation.</p>
<p>"Artix" and "Vivado" are trademarks of Xilinx, Inc.</p>
<p>"iCE40", "UltraPlus" and "Lattice Radiant" are trademarks of Lattice Semiconductor Corporation.</p>
<p>"AXI4" and "AXI4-Lite" are trademarks of Arm Holdings plc.</p>
<p><a href="https://riscv.org/">RISC-V</a> - Instruction Sets Want To Be Free :heart:</p>
<p><a href="https://travis-ci.com/stnolting/neorv32"></a></p>
<p>Continous integration provided by <a href="https://travis-ci.com/stnolting/neorv32">Travis CI</a> and powered by <a href="https://github.com/ghdl/ghdl">GHDL</a>.</p>
<div class="image">
<img src="https://raw.githubusercontent.com/stnolting/neorv32/master/docs/figures/oshw_logo.png" alt="Open Source Hardware Logo https://www.oshwa.org"/>
</div>
<p>This project is not affiliated with or endorsed by the Open Source Initiative (<a href="https://www.oshwa.org">https://www.oshwa.org</a> / <a href="https://opensource.org">https://opensource.org</a>).</p>
<p>\</p>
<p>Made with :coffee: in Hannover, Germany. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
