# Info: [9566]: Logging session transcript to file /home/s244sing/ece327/lab1-git/ece327/lab1/precision.log
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux s244sing@ecelinux5.uwaterloo.ca #1 SMP Thu Apr 24 18:19:36 EDT 2014 2.6.18-371.8.1.el5 x86_64
//  
//  Start time Thu May 15 21:56:04 2014
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /home/s244sing/ece327/lab1-git/ece327/lab1/precision.log
# Info: [9575]: Results directory: /home/s244sing/ece327/lab1-git/ece327/lab1/uw_tmp/
# Info: [9569]: Moving session transcript to file /home/s244sing/ece327/lab1-git/ece327/lab1/uw_tmp/precision.log
# Info: [15291]:  Setting up the design to use synthesis library "cycloneii.syn"
# Info: [566]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info:  Setting Part to: "EP2C35F672C"
# Info:  Setting Process to: "7"
# Info: [3021]: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [618]: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2008a.22
# Warning: [40000]: "/home/s244sing/ece327/lab1-git/ece327/lab1/add2.vhd", line 12: No such Design Unit fulladder is visible
# Warning: [40000]: "/home/s244sing/ece327/lab1-git/ece327/lab1/add2.vhd", line 21: No such Design Unit fulladder is visible
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2008a.22
# Info: [42502]: Analyzing input file "/home/s244sing/ece327/lab1-git/ece327/lab1/add2.vhd" ...
# Error: [43094]: "/home/s244sing/ece327/lab1-git/ece327/lab1/add2.vhd", line 12: Design Unit fulladder not found in logical library work.
# Error: [40000]: HDL analysis failed.
# Error: [573]: near file uw_tmp/uw-gate-synth-precision_rtl.tcl, line 16: 
