$date
	Thu Mar 22 04:42:42 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Sign_Extend_tb $end
$var wire 64 ! Out [63:0] $end
$var reg 32 " In [31:0] $end
$scope module Extender_1 $end
$var wire 32 # In [31:0] $end
$var reg 64 $ Out [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111111111111111111111111111000000000000000010000000 $
b10111000000000000000010000000 #
b10111000000000000000010000000 "
b1111111111111111111111111111111111111111000000000000000010000000 !
$end
#5
b101 !
b101 $
b111000010000000101101010101010 "
b111000010000000101101010101010 #
#10
b1000 !
b1000 $
b111000010000001000101010101010 "
b111000010000001000101010101010 #
#15
b10000 !
b10000 $
b10110101000000000000001000000000 "
b10110101000000000000001000000000 #
#20
b100000 !
b100000 $
b1010100000000000000010000000000 "
b1010100000000000000010000000000 #
#25
b1000000 !
b1000000 $
b10110100000000000000100000000000 "
b10110100000000000000100000000000 #
