JDF B
// Created by Version 1.3 
PROJECT Untitled
DESIGN pinassgnqfp Normal
DEVKIT LC4256ZE-5TN100C
ENTRY Schematic/Verilog HDL
MODULE pinassgnqfp.v
MODSTYLE pinassgnqfp Normal
SYNTHESIS_TOOL Precision
SIMULATOR_TOOL ActiveHDL
TOPMODULE pinassgnqfp
