{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_tx.v@542:614@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        \n        frame_ptr_reg <= 0;\n\n        ifg_count_reg <= 0;\n        deficit_idle_count_reg <= 0;\n\n        input_tdata_reg <= 0;\n        input_tkeep_reg <= 0;\n        \n        input_axis_tready_reg <= 0;\n\n        xgmii_txd_reg <= 64'h0707070707070707;\n        xgmii_txc_reg <= 8'b11111111;\n\n        crc_state <= 32'hFFFFFFFF;\n\n        lanes_swapped <= 0;\n        swap_txd <= 0;\n        swap_txc <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        ifg_count_reg <= ifg_count_next;\n        deficit_idle_count_reg <= deficit_idle_count_next;\n\n        input_tdata_reg <= input_tdata_next;\n        input_tkeep_reg <= input_tkeep_next;\n\n        input_axis_tready_reg <= input_axis_tready_next;\n\n        if (lanes_swapped) begin\n            if (unswap_lanes) begin\n                lanes_swapped <= 0;\n                xgmii_txd_reg <= xgmii_txd_next;\n                xgmii_txc_reg <= xgmii_txc_next;\n            end else begin\n                xgmii_txd_reg <= {xgmii_txd_next[31:0], swap_txd};\n                xgmii_txc_reg <= {xgmii_txc_next[3:0], swap_txc};\n            end\n        end else begin\n            if (swap_lanes) begin\n                lanes_swapped <= 1;\n                xgmii_txd_reg <= {xgmii_txd_next[31:0], 32'h07070707};\n                xgmii_txc_reg <= {xgmii_txc_next[3:0], 4'b1111};\n            end else begin\n                xgmii_txd_reg <= xgmii_txd_next;\n                xgmii_txc_reg <= xgmii_txc_next;\n            end\n        end\n\n        swap_txd <= xgmii_txd_next[63:32];\n        swap_txc <= xgmii_txc_next[7:4];\n\n        // datapath\n        if (reset_crc) begin\n            crc_state <= 32'hFFFFFFFF;\n        end else if (update_crc) begin\n            crc_state <= crc_next7;\n        end\n    end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[551, "        frame_ptr_reg <= 0;\n"], [553, "        ifg_count_reg <= 0;\n"], [554, "        deficit_idle_count_reg <= 0;\n"], [556, "        input_tdata_reg <= 0;\n"], [557, "        input_tkeep_reg <= 0;\n"], [559, "        input_axis_tready_reg <= 0;\n"], [566, "        lanes_swapped <= 0;\n"], [567, "        swap_txd <= 0;\n"], [568, "        swap_txc <= 0;\n"], [577, "        input_tdata_reg <= input_tdata_next;\n"], [578, "        input_tkeep_reg <= input_tkeep_next;\n"], [584, "                lanes_swapped <= 0;\n"], [593, "                lanes_swapped <= 1;\n"], [602, "        swap_txd <= xgmii_txd_next[63:32];\n"], [603, "        swap_txc <= xgmii_txc_next[7:4];\n"]], "Add": [[554, "        frame_ptr_reg <= 16'd0;\n"], [559, "        ifg_count_reg <= 8'd0;\n"], [559, "        deficit_idle_count_reg <= 2'd0;\n"], [559, "        input_axis_tready_reg <= 1'b0;\n"], [568, "        lanes_swapped <= 1'b0;\n"], [584, "                lanes_swapped <= 1'b0;\n"], [593, "                lanes_swapped <= 1'b1;\n"], [611, "    input_tdata_reg <= input_tdata_next;\n"], [611, "    input_tkeep_reg <= input_tkeep_next;\n"], [611, "    swap_txd <= xgmii_txd_next[63:32];\n"], [611, "    swap_txc <= xgmii_txc_next[7:4];\n"]]}}