<control>
<control path>
<pathname>Fetch</pathname>
<state>
<statename>fetch</statename>
<microinstruction>
<input D_op>X</input>
<input zero>1</input>
<input E_op>X</input>
<input W_op>5</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<alu alu>X</alu>
<reg D_opcode></reg>
<reg D_ra></reg>
<reg D_rb></reg>
<reg imm></reg>
<reg PC></reg>
<reg D_pc></reg>
<mux immsel>X</mux>
<mux wbsel>X</mux>
<mux pcsel>0</mux>
<mux do_wb>X</mux>
<reg D_rc></reg>
<mux wregsel>X</mux>
<mux irs>X</mux>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>4</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<alu alu>X</alu>
<reg D_opcode></reg>
<reg D_ra></reg>
<reg D_rb></reg>
<reg imm></reg>
<reg PC></reg>
<reg D_pc></reg>
<mux immsel>X</mux>
<mux wbsel>X</mux>
<mux pcsel>0</mux>
<mux do_wb>X</mux>
<reg D_rc></reg>
<mux wregsel>X</mux>
<mux irs>X</mux>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<alu alu>X</alu>
<reg D_opcode></reg>
<reg D_ra></reg>
<reg D_rb></reg>
<reg imm></reg>
<reg PC></reg>
<reg D_pc></reg>
<mux immsel>X</mux>
<mux wbsel>X</mux>
<mux pcsel>1</mux>
<mux do_wb>X</mux>
<reg D_rc></reg>
<mux wregsel>X</mux>
<mux irs>X</mux>
</microinstruction>
<nextstate>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
</control path>
<control path>
<pathname>Decode</pathname>
<state>
<statename>decode</statename>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>2</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<reg value1></reg>
<reg value2></reg>
<alu alu>X</alu>
<reg E_opcode></reg>
<reg E_ra></reg>
<reg E_rb></reg>
<reg E_pc></reg>
<mux immsel>2</mux>
<mux wbsel>X</mux>
<mux pcsel>X</mux>
<mux do_wb>X</mux>
<reg E_rc></reg>
<mux wregsel>X</mux>
<mux irs>1</mux>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>3</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<reg value1></reg>
<reg value2></reg>
<alu alu>X</alu>
<reg E_opcode></reg>
<reg E_ra></reg>
<reg E_rb></reg>
<reg E_pc></reg>
<mux immsel>1</mux>
<mux wbsel>X</mux>
<mux pcsel>X</mux>
<mux do_wb>X</mux>
<reg E_rc></reg>
<mux wregsel>X</mux>
<mux irs>1</mux>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<reg value1></reg>
<reg value2></reg>
<alu alu>X</alu>
<reg E_opcode></reg>
<reg E_ra></reg>
<reg E_rb></reg>
<reg E_pc></reg>
<mux immsel>0</mux>
<mux wbsel>X</mux>
<mux pcsel>X</mux>
<mux do_wb>X</mux>
<reg E_rc></reg>
<mux wregsel>X</mux>
<mux irs>0</mux>
</microinstruction>
<nextstate>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<nextstatename>decode</nextstatename>
</nextstate>
</state>
</control path>
<control path>
<pathname>Execute</pathname>
<state>
<statename>execute</statename>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>0</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<alu alu>+</alu>
<reg W_pc></reg>
<reg W_opcode></reg>
<reg W_ra></reg>
<mux immsel>X</mux>
<reg value_out></reg>
<mux wbsel>0</mux>
<mux pcsel>X</mux>
<mux do_wb>1</mux>
<mux wregsel>1</mux>
<mux irs>X</mux>
<reg dowb></reg>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>1</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<alu alu>-</alu>
<reg W_pc></reg>
<reg W_opcode></reg>
<reg W_ra></reg>
<mux immsel>X</mux>
<reg value_out></reg>
<mux wbsel>0</mux>
<mux pcsel>X</mux>
<mux do_wb>1</mux>
<mux wregsel>1</mux>
<mux irs>X</mux>
<reg dowb></reg>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>2</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<alu alu>X</alu>
<reg W_pc></reg>
<reg W_opcode></reg>
<reg W_ra></reg>
<mux immsel>X</mux>
<reg value_out></reg>
<mux wbsel>2</mux>
<mux pcsel>X</mux>
<mux do_wb>1</mux>
<mux wregsel>1</mux>
<mux irs>X</mux>
<reg dowb></reg>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>3</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<alu alu>X</alu>
<reg W_pc></reg>
<reg W_opcode></reg>
<reg W_ra></reg>
<mux immsel>X</mux>
<reg dmemory></reg>
<mux wbsel>X</mux>
<mux pcsel>X</mux>
<mux do_wb>0</mux>
<mux wregsel>X</mux>
<mux irs>X</mux>
<reg dowb></reg>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>4</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<alu alu>X</alu>
<reg W_pc></reg>
<reg W_opcode></reg>
<reg W_ra></reg>
<mux immsel>X</mux>
<reg value_out></reg>
<mux wbsel>1</mux>
<mux pcsel>X</mux>
<reg new_pc></reg>
<mux do_wb>1</mux>
<mux wregsel>1</mux>
<mux irs>X</mux>
<reg dowb></reg>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>5</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<alu alu>==0?</alu>
<reg W_pc></reg>
<reg W_opcode></reg>
<reg W_ra></reg>
<mux immsel>X</mux>
<mux wbsel>X</mux>
<mux pcsel>X</mux>
<reg setpc></reg>
<reg new_pc></reg>
<mux do_wb>0</mux>
<mux wregsel>X</mux>
<mux irs>X</mux>
<reg dowb></reg>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>6</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<alu alu>X</alu>
<reg W_pc></reg>
<reg W_opcode></reg>
<reg W_ra></reg>
<mux immsel>X</mux>
<reg value_out></reg>
<mux wbsel>3</mux>
<mux pcsel>X</mux>
<mux do_wb>1</mux>
<mux wregsel>1</mux>
<mux irs>X</mux>
<reg dowb></reg>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>7</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<alu alu>X</alu>
<reg W_pc></reg>
<reg W_opcode></reg>
<reg W_ra></reg>
<mux immsel>X</mux>
<mux wbsel>X</mux>
<mux pcsel>X</mux>
<reg ports></reg>
<mux do_wb>0</mux>
<mux wregsel>X</mux>
<mux irs>X</mux>
<reg dowb></reg>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>2</input>
<alu alu>X</alu>
<reg W_pc></reg>
<reg W_opcode></reg>
<reg W_ra></reg>
<mux immsel>X</mux>
<reg value_out></reg>
<mux wbsel>4</mux>
<mux pcsel>X</mux>
<mux do_wb>1</mux>
<mux wregsel>0</mux>
<mux irs>X</mux>
<reg dowb></reg>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>3</input>
<alu alu>X</alu>
<reg W_pc></reg>
<reg W_opcode></reg>
<reg W_ra></reg>
<mux immsel>X</mux>
<reg value_out></reg>
<mux wbsel>4</mux>
<mux pcsel>X</mux>
<mux do_wb>1</mux>
<mux wregsel>0</mux>
<mux irs>X</mux>
<reg dowb></reg>
</microinstruction>
<nextstate>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<nextstatename>execute</nextstatename>
</nextstate>
</state>
</control path>
<control path>
<pathname>Writeback</pathname>
<state>
<statename>writeback</statename>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>0</input>
<input D_short_op>X</input>
<input w_regs>1</input>
<input E_short_op>X</input>
<reg R0></reg>
<alu alu>X</alu>
<mux immsel>X</mux>
<mux wbsel>X</mux>
<mux pcsel>X</mux>
<mux do_wb>X</mux>
<mux wregsel>X</mux>
<mux irs>X</mux>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>1</input>
<input D_short_op>X</input>
<input w_regs>1</input>
<input E_short_op>X</input>
<reg R1></reg>
<alu alu>X</alu>
<mux immsel>X</mux>
<mux wbsel>X</mux>
<mux pcsel>X</mux>
<mux do_wb>X</mux>
<mux wregsel>X</mux>
<mux irs>X</mux>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>2</input>
<input D_short_op>X</input>
<input w_regs>1</input>
<input E_short_op>X</input>
<reg R2></reg>
<alu alu>X</alu>
<mux immsel>X</mux>
<mux wbsel>X</mux>
<mux pcsel>X</mux>
<mux do_wb>X</mux>
<mux wregsel>X</mux>
<mux irs>X</mux>
</microinstruction>
<microinstruction>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>3</input>
<input D_short_op>X</input>
<input w_regs>1</input>
<input E_short_op>X</input>
<reg R3></reg>
<alu alu>X</alu>
<mux immsel>X</mux>
<mux wbsel>X</mux>
<mux pcsel>X</mux>
<mux do_wb>X</mux>
<mux wregsel>X</mux>
<mux irs>X</mux>
</microinstruction>
<nextstate>
<input D_op>X</input>
<input zero>X</input>
<input E_op>X</input>
<input W_op>X</input>
<input W_ra>X</input>
<input D_short_op>X</input>
<input w_regs>X</input>
<input E_short_op>X</input>
<nextstatename>writeback</nextstatename>
</nextstate>
</state>
</control path>
</control>

