/*
 * SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES.
 * All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#pragma once
#include <algorithm>
#include <array>
#include <climits>
#include <cstdint>
#include <cstring>

#include "nv/mctp/enums.h"
#include "nv/mctp/nsm_msg_bitmask.h"

namespace nv::mctp {

/** Common Enable Disable enums */
enum NsmDevCfgEnablingMode : uint8_t
{
    Disable = 0x00,
    Enable  = 0x01,
};

// Error Injection ID values
enum ErrorInjectionID : uint8_t
{
    DeviceError         = 0x04,
    GpioSpoofing        = 0x05,
    MaxErrorInjectionID = GpioSpoofing,

    ErrorInjectionIDBitMap = (1u << DeviceError) | (1u << GpioSpoofing)
};

constexpr uint8_t MaxEinjIDBytesNum = (static_cast<uint8_t>(
                                           ErrorInjectionID::MaxErrorInjectionID)
                                       / 8)
                                    + 1;

// Error Type values
enum ErrorType : uint8_t
{
    FatalErrors              = 0x0,
    PortRecoveryErrors       = 0x1,
    USBBridgeEmulationErrors = 0x2,
    LeakDetectionErrors      = 0x3,
};

enum FatalFaultEIPayloadValues : uint32_t
{
    FatalFaultEIMCUException    = 0,  // bit 0
    FatalFaultEIWatchdogTimeout = 1,  // bit 1
    FatalFaultEIMask = (1u << FatalFaultEIMCUException) | (1u << FatalFaultEIWatchdogTimeout)
};

// Port Recovery Errors payload values
enum PortRecoveryEIPayloadValues : uint8_t
{
    // L1 transport/protocol reset recovery bitmap (Offset 8)
    PortRecoveryL1MCTPEPStall = 0,  // bit 0: MCTP EP stall (MCU support)

    // L2 interface/port reset recovery bitmap (Offset 9)
    PortRecoveryL2MCTPBridgeHang = 1,  // bit 1: MCTP bridge hang (MCU support)
    PortRecoveryL2PLDMT5Hang     = 2,  // bit 2: PLDM T5 hang (MCU support)

    // L3 device reset recovery bitmap (Offset 10) - reserved 0
};
// USB Bridge Protocol Types
enum class USBBridgeProtocolType : uint8_t
{
    I2c        = 0x02,  // I2C protocol
    Spi        = 0x03,  // SPI protocol
    I2cPca9555 = 0x05   // I2C PCA9555 expander protocol
};

// USB Bridge Emulation Errors payload values
enum USBBridgeEmulationEIPayloadValues : uint8_t
{
    // USB bridge Emulation Payload Type (Offset 8)
    USBBridgeDeviceRoleNotApplied = 0x0,  // Bit 6-7: 0x0 - Not applied
    USBBridgeDeviceRoleMaster     = 0x1,  // Bit 6-7: 0x1 - Device as Master
    USBBridgeDeviceRoleSlave      = 0x2,  // Bit 6-7: 0x2 - Device as Slave
    USBBridgeI2COverUSB           = 0x2,  // Bit 0-5: 0x2 - I2C over USB (cp2112)

    // Error codes (Offset 10)
    USBBridgeErrorClear             = 0x0,  // 0x0: clear error
    USBBridgeErrorI2CQueueFull      = 0x1,  // 0x1: i2c queue full
    USBBridgeErrorI2CNack           = 0x2,  // 0x2: i2c nack
    USBBridgeErrorI2CReadWriteError = 0x3,  // 0x3: i2c read/write error
    USBBridgeErrorUSBQueueFull      = 0x4,  // 0x4: usb queue full
};

struct [[gnu::packed]] NsmDevCfgErrorInjectionModeResponse
{
    uint8_t  mode;                          //<! initial response
    uint32_t persistent_data_modified : 1;  //<! data modified by error injection
    uint32_t other_flags              : 31;
    // Creator
    NsmDevCfgErrorInjectionModeResponse()
    : mode{NsmDevCfgEnablingMode::Disable}
    , persistent_data_modified{0}
    , other_flags{0}
    {
        // Empty
    }
};

constexpr std::array<uint8_t, nsm_msg::NsmT5SuppErrorTyesNum>
gen_type5_supported_errors_injection_bitmask()
{
    std::array<uint8_t, nsm_msg::NsmT5SuppErrorTyesNum> bitmask = {0};
    nsm_msg::set_bit(bitmask, static_cast<uint8_t>(DeviceError));
    nsm_msg::set_bit(bitmask, static_cast<uint8_t>(GpioSpoofing));
    return bitmask;
}

// Get Error Injection Payload Request data structure according to spec
struct [[gnu::packed]] ErrorInjectionId
{
    uint16_t error_injection_id;  // Offset 0: 0x4: Device error
    uint16_t error_type;  // Offset 2: Optional: 0x0: Fatal errors, 0x1: Port recovery errors,
                          // 0x2: USB bridge emulation errors
};

// Request data structure according to spec
struct [[gnu::packed]] ErrorInjectionPayloadHeader
{
    uint32_t offset;  // Offset 0: General Offset per T5 message definition. Always 0 for MCU
    uint16_t error_injection_id;  // Offset 4: 0x4: Device error
    uint16_t error_type;          // Offset 6: 0x0: Fatal errors
};

struct [[gnu::packed]] FatalErrorPayload
{
    ErrorInjectionPayloadHeader ei_header{0, 0, 0};  // Use default member initializer
    uint32_t fault_payload_bitmap = 0;  // Offset 8: Bit map for fault control and indication

    // No user-defined constructor - this makes the type trivial
};

//  Set GPU degrade mode Request
struct [[gnu::packed]] NsmDevCfgGpuDegradeModeRequest
{
    uint8_t device_index;
    uint8_t action;
    NsmDevCfgGpuDegradeModeRequest() : device_index{0}, action{NsmDevCfgEnablingMode::Disable}
    {
        // Empty
    }
};

// Port Recovery Errors payload structure
struct [[gnu::packed]] PortRecoveryPayload
{
    ErrorInjectionPayloadHeader ei_header{0, 0, 0};  // Use default member initializer
    uint8_t l1_recovery_bitmap = 0;  // Offset 8: L1 transport/protocol reset recovery bitmap
    uint8_t l2_recovery_bitmap = 0;  // Offset 9: L2 interface/port reset recovery bitmap
    uint8_t l3_recovery_bitmap = 0;  // Offset 10: L3 device reset recovery bitmap
    uint8_t reserved_1         = 0;  // Offset 11: Reserved 0 for future use

    // No user-defined constructor - this makes the type trivial
};

// USB Bridge Emulation Errors payload structure
struct [[gnu::packed]] USBBridgeEmulationPayload
{
    ErrorInjectionPayloadHeader ei_header{0, 0, 0};  // Use default member initializer
    uint8_t payload_type = 0;  // Offset 8: USB bridge Emulation Payload Type
    uint8_t bus_number   = 0;  // Offset 9: Bus Number (0x0 to 0x8 - I2C bus)
    uint8_t error        = 0;  // Offset 10: Error code
    uint8_t address      = 0;  // Offset 11: Address (0x0: Not applied)

    // No user-defined constructor - this makes the type trivial
};

// GPIO Error Injection payload structure according to spec
struct [[gnu::packed]] GpioSpoofingPayloadHeader
{
    uint32_t offset;  // Offset 0: General Offset per T5 message definition. Always 0 for MCU
    uint16_t error_injection_id;  // Offset 4: 0x6: GPIO Errors
    uint16_t ei_gpio_number;      // Offset 6: 0x0: GPIO Errors
};

constexpr uint8_t MaxGPIOSpoofingEntries = 16;

struct [[gnu::packed]] GpioSpoofingEntry
{
    uint16_t gpioIndex : 14;
    uint16_t activated : 1;  // for response
    uint16_t polarity  : 1;  // for response
};

// GPIO Spoofing Response data structure according to spec
struct [[gnu::packed]] GPIOSpoofingPayload
{
    GpioSpoofingPayloadHeader gpio_spoofing_header{0, 0, 0};  // Use default member initializer
    struct GpioSpoofingEntry  gpio_ei_entries[MaxGPIOSpoofingEntries]{0};  // Use default member
                                                                           // initializer

    // No user-defined constructor - this makes the type trivial
};

enum DeviceErrorStatusBitmap : uint8_t
{
    FatalError              = 0,
    PortRecoveryError       = 1,
    USBBridgeEmulationError = 2,
    LeakDetectionError      = 3,
};

enum GPIOErrorStatusBitmap : uint8_t
{
    GPIOSpoofingError = 0,
};

struct [[gnu::packed]] T5PowerSupplyRequest
{
    uint8_t device_index;
    uint8_t mode;  // Enable  Disable
    T5PowerSupplyRequest() : device_index{0}, mode{0}
    {
        // Empty
    }
};

/** Get SMA baseboard settings 0X05 0X64 */
enum SmaBaseboardSets
{
    WPSettings                = 0x00,
    PcieFundamentalResetValue = 0x01,
    GpuDegradeModeSettings    = 0x03,
    PowerSupplyStatus         = 0x05,
    GpuPresence               = 0x0C,
    GpuPgdStatus              = 0x0D,
    Aggregate                 = 0xFF
};

constexpr auto                                             SmaBaseboardSetsSize = 7;
constexpr inline std::array<uint8_t, SmaBaseboardSetsSize> smaBaseboardSettingsRequests{
    SmaBaseboardSets::WPSettings,
    SmaBaseboardSets::PcieFundamentalResetValue,
    SmaBaseboardSets::GpuDegradeModeSettings,
    SmaBaseboardSets::PowerSupplyStatus,
    SmaBaseboardSets::GpuPresence,
    SmaBaseboardSets::GpuPgdStatus,
    SmaBaseboardSets::Aggregate};
static_assert(SmaBaseboardSetsSize == smaBaseboardSettingsRequests.size());

struct [[gnu::packed]] T5SmaBaseboardSetsRequest
{
    uint8_t data_index;
    T5SmaBaseboardSetsRequest() : data_index{0}
    {
        // Empty
    }
};

// WP Settings response (data_index 0x00): 8 bytes
constexpr auto T5SmaBaseboardWriteProtectResponseSize = 8;

struct [[gnu::packed]] T5SmaBaseboardWriteProtectResponse
{
    std::array<uint8_t, T5SmaBaseboardWriteProtectResponseSize> bitarray{0};
};

// Bit positions within byte 0 of the WP Settings response (data_index 0x00)
// per NSM MCU Usage Specification v0.5 section 7.1.4. The actual supported-
// function list is product-specific and is declared in each project's
// config.h via the response_bit_pos field of WriteProtectionGpioConfig.
enum class T5SmaBaseboardWpResponseBit : uint8_t
{
    FruEeprom  = 1,  // bit 1: WP_BASEBOARD_FRU_EEPROM
    NvswQm4Spi = 3,  // bit 3: WP_NVSW_QM4_SPI
    Cx9Spi     = 4,  // bit 4: WP_CX9_SPI
    GpuSpi     = 7,  // bit 7: WP_GPU_SPI
};

// PCIe Fundamental Reset response (data_index 0x01): 4 bytes per NSM MCU
// Usage Specification v0.5 section 7.1.4.
//
// On the wire (little-endian, bit-packed):
//   Byte 0 : Reserved
//   Byte 1 : [7:3] cx9_perst_lo  (CX9 PERST[4:0])
//            [2]   pexsw_perst   (CPLD PERST_SIGNALS 0xBA, bit 0)
//            [1]   Reserved
//            [0]   nvsw_perst    (CPLD PERST_SIGNALS 0xBA, bit 1)
//   Byte 2 : [2:0] cx9_perst_hi  (CX9 PERST[7:5])
//            [7:3] Reserved
//   Byte 3 : Reserved
//
// Spec note: the PDF labels the CX bits as "CX8 PERST"; this is a typo and
// refers to CX9 PERST (Fractal HGX CPLD regTbl entry CPLD_CX_PERST at 0xB9).
//
// cx9_perst is split across byte 1 and byte 2. Use set_cx9_perst() /
// get_cx9_perst() to move an 8-bit CPLD_CX_PERST value in and out.
struct [[gnu::packed]] T5SmaBaseboardPcieResetResponse
{
    uint8_t reserved0;

    // Byte 1
    uint8_t nvsw_perst   : 1;
    uint8_t reserved1    : 1;
    uint8_t pexsw_perst  : 1;
    uint8_t cx9_perst_lo : 5;

    // Byte 2
    uint8_t cx9_perst_hi : 3;
    uint8_t reserved2    : 5;

    uint8_t reserved3;

    void set_cx9_perst(uint8_t val)
    {
        cx9_perst_lo = val & 0x1FU;
        cx9_perst_hi = static_cast<uint8_t>((val >> 5) & 0x07U);
    }
    uint8_t get_cx9_perst() const
    {
        return static_cast<uint8_t>(cx9_perst_lo | (cx9_perst_hi << 5));
    }
};
static_assert(sizeof(T5SmaBaseboardPcieResetResponse) == 4,
              "T5SmaBaseboardPcieResetResponse wire format must be 4 bytes");

// GPU Degrade Mode response (data_index 0x03): 1 byte
struct [[gnu::packed]] T5SmaBaseboardGpuDegradeModeResponse
{
    uint8_t gpu_degrade_mode;  // GPU_DEGRADE_MODE (0xD3), bits [7:0] per GPU
};

// Power Supply Status response (data_index 0x05): 1 byte
struct [[gnu::packed]] T5SmaBaseboardPowerSupplyResponse
{
    uint8_t sxm_en;  // SXM_EN (0xB1), bits [7:0] per GPU
};

// GPU Presence response (data_index 0x0C): 1 byte
struct [[gnu::packed]] T5SmaBaseboardGpuPresenceResponse
{
    uint8_t sxm_prsnt;  // SXM_PRSNT (0xAE), bits [7:0] per GPU
};

// GPU PGD Status response (data_index 0x0D): 1 byte
struct [[gnu::packed]] T5SmaBaseboardGpuPgdResponse
{
    uint8_t sxm_pg;  // SXM_PG (0xA4), bits [7:0] per GPU
};

/** END Get SMA baseboard settings 0X05 0X64 */

/** single data structure for type persistent data */
struct [[gnu::packed]] NsmDevCfgPersistentData
{
    NsmDevCfgErrorInjectionModeResponse errorInjectionModeResponse;
    static constexpr std::array<uint8_t, nsm_msg::NsmT5SuppErrorTyesNum>
        suppErrorTypes = gen_type5_supported_errors_injection_bitmask();
    std::array<uint8_t, nsm_msg::NsmT5SuppErrorTyesNum> current_errors_injection_bitmask{};

    uint32_t device_error_status_bitmap        = 0;
    uint32_t gpio_spoofing_error_status_bitmap = 0;

    // keep General Error Injection Payload response: error and bitmap
    FatalErrorPayload fatalerrorResp;

    // Port Recovery Errors payload
    PortRecoveryPayload portRecoveryResp;

    // USB Bridge Emulation Errors payload
    USBBridgeEmulationPayload usbBridgeEmulationResp;

    // GPIO Spoofing Errors payload
    GPIOSpoofingPayload gpioSpoofingResp;

    // device mode setting index 17 - NcsiMacAddr
    bool                   currentNcsiMacAddrLoaded = false;
    std::array<uint8_t, 6> currentNcsiMacAddr{};
    std::array<uint8_t, 6> pendingNcsiMacAddr{};

    bool isErrorInjectionModeEnabled()
    {
        return errorInjectionModeResponse.mode == NsmDevCfgEnablingMode::Enable;
    }

    bool isErrorInjectionIDSupported(uint8_t error_injection_id)
    {
        return nsm_msg::is_bit_set(suppErrorTypes, error_injection_id);
    }

    bool isErrorInjectionIdBitmapSupported(
        const std::array<uint8_t, nsm_msg::NsmT5SuppErrorTyesNum>& error_bitmap)
    {
        // Check if error_bitmap contains only supported error types
        // Return false if any unsupported bits are set
        for (size_t index = 0; index < nsm_msg::NsmT5SuppErrorTyesNum; ++index) {
            if (error_bitmap.at(index) & ~suppErrorTypes.at(index)) {
                return false;  // Found unsupported bits
            }
        }
        return true;  // All bits are supported (or no bits are set)
    }

    bool isErrorTypeEnabled(uint8_t error_type)
    {
        const uint8_t byte_index = error_type / 8;
        const uint8_t bit_offset = error_type % 8;
        if (byte_index < current_errors_injection_bitmask.size()) {
            if (current_errors_injection_bitmask.at(byte_index) & (1u << bit_offset)) {
                return true;
            }
        }
        return false;
    }

    bool isCurrentErrorInjectionBitmaskCleared()
    {
        return current_errors_injection_bitmask
            == std::array<uint8_t, nsm_msg::NsmT5SuppErrorTyesNum>{};
    }

    void clearErrorInjectionPayload(uint8_t error_injection_id)
    {
        if (error_injection_id == static_cast<uint8_t>(ErrorInjectionID::DeviceError)) {
            fatalerrorResp         = FatalErrorPayload{};
            portRecoveryResp       = PortRecoveryPayload{};
            usbBridgeEmulationResp = USBBridgeEmulationPayload{};
        }
        else if (error_injection_id == static_cast<uint8_t>(ErrorInjectionID::GpioSpoofing)) {
            gpioSpoofingResp = GPIOSpoofingPayload{};
        }
    }

    // Getter APIs for payload variables
    const FatalErrorPayload& getFatalErrorPayload() const { return fatalerrorResp; }

    const PortRecoveryPayload& getPortRecoveryPayload() const { return portRecoveryResp; }

    const USBBridgeEmulationPayload& getUSBBridgeEmulationPayload() const
    {
        return usbBridgeEmulationResp;
    }

    const GPIOSpoofingPayload& getGPIOSpoofingPayload() const { return gpioSpoofingResp; }

    // Set bit to inject the error and clear the bit to clear the error and be able to recover
    // the device to normal operation.
    // TODO: See if need more status options.
    void setDeviceErrorStatusBitmap(DeviceErrorStatusBitmap error)
    {
        device_error_status_bitmap |= (1u << error);
    }

    void setGPIOErrorStatusBitmap(GPIOErrorStatusBitmap error)
    {
        gpio_spoofing_error_status_bitmap |= (1u << error);
    }

    void clearDeviceErrorStatusBitmap(DeviceErrorStatusBitmap error)
    {
        device_error_status_bitmap &= ~(1u << error);
    }

    void clearGPIOErrorStatusBitmap(GPIOErrorStatusBitmap error)
    {
        gpio_spoofing_error_status_bitmap &= ~(1u << error);
    }

    bool isDeviceErrorStatusBitmapCleared(void) { return device_error_status_bitmap == 0; }

    bool isGPIOErrorStatusBitmapCleared(void) { return gpio_spoofing_error_status_bitmap == 0; }

    bool isAllErrorInjectionCleared(void)
    {
        return device_error_status_bitmap == 0 && gpio_spoofing_error_status_bitmap == 0;
    }
};

/** GetSupportedDeviceModesV2 (0x84) - Request */
struct [[gnu::packed]] NsmT5GetSupportedDeviceModesV2Req
{
    uint32_t handle;  // 0 for first request, use previous response's handle for subsequent
};

/** GetSupportedDeviceModesV2 (0x84) - Response data (after completion code) */
struct [[gnu::packed]] NsmT5GetSupportedDeviceModesV2Resp
{
    uint32_t handle;      // 0 if last (or only) part, non-zero if more modes available
    uint32_t mode_count;  // Number of supported modes in this response
    uint32_t modes[1];    // Array of DeviceModeIndex values (variable length)
};

struct [[gnu::packed]] CpldFeatureRowResponse
{
    uint8_t match;
    uint8_t length;
    uint8_t reserved[2];
    uint8_t data[10];
};

struct NsmPktResp;

/**
 * @brief Get Supported Device Modes for GetSupportedDeviceModesV2 (0x84) command
 * @param[out] ntx Response packet to populate with Handle, Mode Count, and Mode List
 * @return Ccode::Success if handled, Ccode::ErrorUnsupportedCmd if feature not available
 */
Ccode handle_get_supported_device_modes(NsmPktResp& ntx);

namespace nsm_type5 {

/**
 * Platform hooks for Get SMA Baseboard Settings (T5 cmd 0x64).
 * Weak defaults in nsm_type_5.cpp return NotSupported.
 * Strong overrides (e.g. p7612_hgx) read CPLD registers / GPIOs and fill the response struct.
 *
 * @return NsmStatus::OK on success, NsmStatus::NotSupported if platform does not implement,
 *         NsmStatus::I2cBusError on CPLD read failure, NsmStatus::ErrorGeneral on GPIO error
 */
NsmStatus platform_get_sma_wp_settings(T5SmaBaseboardWriteProtectResponse& response);
NsmStatus platform_get_sma_pcie_reset(T5SmaBaseboardPcieResetResponse& response);
NsmStatus platform_get_sma_gpu_degrade_mode(T5SmaBaseboardGpuDegradeModeResponse& response);
NsmStatus platform_get_sma_power_supply(T5SmaBaseboardPowerSupplyResponse& response);
NsmStatus platform_get_sma_gpu_presence(T5SmaBaseboardGpuPresenceResponse& response);
NsmStatus platform_get_sma_gpu_pgd(T5SmaBaseboardGpuPgdResponse& response);

Ccode handle_set_program_cpld_feature_row();
Ccode handle_get_program_cpld_feature_row(NsmPktResp& ntx);
Ccode handle_set_otp_cpld_feature_row();
Ccode handle_get_otp_cpld_feature_row(NsmPktResp& ntx);

/**
 * CPLD-only hook for NSM Set GPU degrade mode (validated device_index and action).
 * Weak default in nsm_type_5.cpp returns error. Strong override e.g. p7612_hgx core0/main.cpp.
 *
 * @return NsmStatus indicating result of CPLD register update.
 */
NsmStatus platform_apply_gpu_degrade_mode_cpld(uint8_t device_index, uint8_t action);

/**
 * CPLD-only hook for NSM Enable/Disable power supply (validated device_index 0-7 and mode).
 * Weak default in nsm_type_5.cpp returns NotSupported. Strong override e.g. p7612_hgx
 * core0/main.cpp (SXM_EN register).
 *
 * @return NsmStatus indicating result of CPLD register update.
 */
NsmStatus platform_apply_power_supply_cpld(uint8_t device_index, uint8_t mode);

/**
 * @brief This is the callback for the NSM T5 EI Payload Activate
 * @param bitmap - The NSM T5 EI Payload bitmap
 *                 It identifies which Fatal Fault is going to be launched
 */
void on_nsm_t5_fatal_fault_ei(uint8_t bitmap);

/**
 * @brief This is the callback for the NSM T5 Protocol Error Injection
 * @param protocol_type - The protocol type (0x02: I2C, 0x05: I2C PCA9555, 0x03: SPI)
 * @param bus_number    - The bus number
 * @param bus_error     - The error type to inject
 * @param address       - The target address (0x0: Not applied)
 */
void on_nsm_t5_protocol_ei(uint8_t protocol_type,
                           uint8_t bus_number,
                           uint8_t bus_error,
                           uint8_t address);

}  // namespace nsm_type5

}  // namespace nv::mctp
