/**************************************************************************//**
 * @file     core_ca.txt
 * @brief    CMSIS Cortex-A Core Peripheral Access Layer Header File
 ******************************************************************************/

/* IO definitions (access restrictions to peripheral registers) */
/**
\defgroup   peripheral_gr    Peripheral Access
\brief      Naming conventions and optional features for accessing peripherals.
\details
The section below describes the naming conventions, requirements, and optional features for accessing device specific peripherals.
Most of the rules also apply to the core peripherals.  The \ref device_h_pg "Device Header File \<device.h>" contains typically these definition and also includes
the core specific header files.

The definitions for \ref peripheral_gr can be generated using the <a href="../../SVD/html/index.html"><b>CMSIS-SVD</b></a> System View Description for Peripherals.
Refer to <a href="../../SVD/html/svd_SVDConv_pg.html"><b>SVDConv.exe</b></a> for more information.
	
Each peripheral provides a data type definition with a name that is composed of:
  - an optional prefix <b>&lt;<i>device abbreviation&gt;</i>_</b>
  - <b>&lt;<i>peripheral name</i>&gt;</b>
  - postfix \b _Type or \b _TypeDef to identify a type definition.

Examples:
  - \b UART_TypeDef for the peripheral \b UART.
  - \b LPC_UART_TypeDef for the device family \b LPC and the peripheral \b UART.

The data type definition uses standard C data types defined by the ANSI C header file <stdint.h>.
 
 - IO Type Qualifiers are used to specify the access to peripheral variables.
   IO Type Qualifier  | Type            | Description
   :------------------|:----------------|:------------
   \b __IM            | Struct member   | Defines 'read only' permissions
   \b __OM            | Struct member   | Defines 'write only' permissions
   \b __IOM           | Struct member   | Defines 'read / write' permissions
   \b __I             | Scalar variable | Defines 'read only' permissions
   \b __O             | Scalar variable | Defines 'write only' permissions
   \b __IO            | Scalar variable | Defines 'read / write' permissions
   
The typedef <b>\<<i>device abbreviation</i>\>_UART_TypeDef</b> shown below defines the generic register layout for all UART channels in a device.

\code
typedef struct
{
  union {
  __IM  uint8_t  RBR;                 // Offset: 0x000 (R/ )  Receiver Buffer Register          
  __OM  uint8_t  THR;                 // Offset: 0x000 ( /W)  Transmit Holding Register           
  __IOM uint8_t  DLL;                 // Offset: 0x000 (R/W)  Divisor Latch LSB                   
        uint32_t RESERVED0;
  };
  union {
  __IOM uint8_t  DLM;                 // Offset: 0x004 (R/W)  Divisor Latch MSB                   
  __IOM uint32_t IER;                 // Offset: 0x004 (R/W)  Interrupt Enable Register           
  };
  union {
  __IM  uint32_t IIR;                 // Offset: 0x008 (R/ )  Interrupt ID Register               
  __OM  uint8_t  FCR;                 // Offset: 0x008 ( /W)  FIFO Control Register               
  };
  __IOM uint8_t  LCR;                 // Offset: 0x00C (R/W)  Line Control Register               
        uint8_t  RESERVED1[7];
  __IM  uint8_t  LSR;                 // Offset: 0x014 (R/ )  Line Status Register                
        uint8_t  RESERVED2[7];
  __IOM uint8_t  SCR;                 // Offset: 0x01C (R/W)  Scratch Pad Register                
        uint8_t  RESERVED3[3];
  __IOM uint32_t ACR;                 // Offset: 0x020 (R/W)  Autobaud Control Register           
  __IOM uint8_t  ICR;                 // Offset: 0x024 (R/W)  IrDA Control Register               
        uint8_t  RESERVED4[3];
  __IOM uint8_t  FDR;                 // Offset: 0x028 (R/W)  Fractional Divider Register         
        uint8_t  RESERVED5[7];
  __IOM uint8_t  TER;                 // Offset: 0x030 (R/W)  Transmit Enable Register            
        uint8_t  RESERVED6[39];
  __IM  uint8_t  FIFOLVL;             // Offset: 0x058 (R/ )  FIFO Level Register                 
} LPC_UART_TypeDef;
\endcode

To access the registers of the UART defined above, pointers to this register structure are defined.
If more instances of a peripheral exist, the variables have a postfix (digit or letter) that identifies the peripheral.

\b Example:
In this example, \b LPC_UART2 and \b LPC_UART3 are two pointers to UARTs defined with above register structure.
\n
\code
#define LPC_UART2             ((LPC_UART_TypeDef      *) LPC_UART2_BASE    )
#define LPC_UART3             ((LPC_UART_TypeDef      *) LPC_UART3_BASE    )
\endcode

\note 
 - The prefix <b>LPC</b> is optional.
 
The registers in the various UARTs can now be referred in the user code as shown below:\n
\code
 val = LPC_UART2->DR   // is the data register of UART1.
\endcode

<hr>

\section core_cmsis_pal_min_reqs Minimal Requirements
\details
 To access the peripheral registers and related function in a device, the files <b><i>device.h</i></b> and <b>core_ca<i>#</i>.h</b> define as a minimum:
\n\n
- The <b>Register Layout Typedef</b> for each peripheral that defines all register names.
  RESERVED is used to introduce space into the structure for adjusting the addresses of
  the peripheral registers.
\n\n
<b>Example:</b>
\code
typedef struct
{
  __IOM uint32_t CTRL;                // Offset: 0x000 (R/W)  SysTick Control and Status Register 
  __IOM uint32_t LOAD;                // Offset: 0x004 (R/W)  SysTick Reload Value Register       
  __IOM uint32_t VAL;                 // Offset: 0x008 (R/W)  SysTick Current Value Register      
  __IM  uint32_t CALIB;               // Offset: 0x00C (R/ )  SysTick Calibration Register        
} SysTick_Type;
    \endcode


- <b>Base Address</b> for each peripheral (in case of multiple peripherals
    that use the same <b>register layout typedef</b> multiple base addresses are defined).
    \n\n
<b>Example:</b>
\code
#define SysTick_BASE (SCS_BASE + 0x0010)            // SysTick Base Address     
\endcode


- <b>Access Definitions</b> for each peripheral. In case of multiple peripherals that are using the same
    <b>register layout typdef</b>, multiple access definitions exist (LPC_UART0, LPC_UART2).
    \n\n
<b>Example:</b>
\code
#define SysTick ((SysTick_Type *) Systick_BASE)    // SysTick access definition 
\endcode


These definitions allow accessing peripheral registers with simple assignments.

- <b>Example:</b>
  \n
\code
SysTick->CTRL = 0;
\endcode

<hr>

\section core_cmsis_pal_opts Optional Features
\details
Optionally, the file <b><i>device</i>.h</b> may define:

-  \ref core_cmsis_pal_bitfields and \#define constants that simplify access to peripheral registers.
	These constants may define bit-positions or other specific patterns that are required for
    programming peripheral registers. The identifiers should start with
    <b>&lt;<i>device abbreviation</i>&gt;_</b> and <b>&lt;<i>peripheral name</i>&gt;_</b>.
    It is recommended to use CAPITAL letters for \#define constants.

-   More complex functions (i.e. status query before
    a sending register is accessed). Again, these functions start with
    <b>&lt;<i>device abbreviation</i>&gt;_</b> and <b>&lt;<i>peripheral name</i>&gt;_</b>.

<hr>

\section core_cmsis_pal_bitfields Register Bit Fields
\details

For Core Register, macros define the position and the mask value for a bit field. It is recommended to create such definitions also
for other peripheral registers.

<b>Example:</b>

Bit field definitions for register CPUID in SCB (System Control Block).


\code
// SCB CPUID Register Definitions 
#define SCB_CPUID_IMPLEMENTER_Pos      24U                                       
#define SCB_CPUID_IMPLEMENTER_Msk      (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)     
                                                                                 
#define SCB_CPUID_VARIANT_Pos          20U                                       
#define SCB_CPUID_VARIANT_Msk          (0xFUL << SCB_CPUID_VARIANT_Pos)          
                                                                                 
#define SCB_CPUID_ARCHITECTURE_Pos     16U                                       
#define SCB_CPUID_ARCHITECTURE_Msk     (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)     
                                                                                 
#define SCB_CPUID_PARTNO_Pos            4U                                       
#define SCB_CPUID_PARTNO_Msk           (0xFFFUL << SCB_CPUID_PARTNO_Pos)         
                                                                                 
#define SCB_CPUID_REVISION_Pos          0U                                       
#define SCB_CPUID_REVISION_Msk         (0xFUL)     
\endcode

The macros <b>_VAL2FLD(field, value)</b> and <b>_FLD2VAL(field, value)</b> enable access to bit fields.
@{
*/

/**

\def   __I
\def   __O
\def   __IO  

\def   __IM  
\def   __OM  
\def   __IOM 
*/
/** @} */ 
/*end of group peripheral_gr */


/*******************************************************************************
 *                 CMSIS definitions
 ******************************************************************************/
/**
\defgroup CMSIS_glob_defs CMSIS Global Defines
\brief Definitions common to all interfaces 
    <b>IO Type Qualifiers</b> are used
    \li to specify the access to peripheral variables.
    \li for automatic generation of peripheral register debug information.
@{
*/

/*  CMSIS CA definitions */
/**
\def __CA_CMSIS_VERSION_MAIN  
\def __CA_CMSIS_VERSION_SUB   
\def __CA_CMSIS_VERSION       
                                
\def __FPU_PRESENT

\def __FPU_USED
   __FPU_USED indicates whether an FPU is used or not. For this, \ref __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.

\def __CA_REV
\def __MPU_PRESENT             
*/
/** @} */ 
/*end of group CMSIS_glob_defs */



/**
\defgroup core_reg_gr Core Register Defines
\ingroup core_reg_func_gr
\brief Type definitions and defines for Cortex-A processor based devices.
@{
 */

/* Core Register CPSR */
/**
\defgroup CMSIS_CPSR Core Register CPSR
\brief Type definitions and defines for CPSR
@{
*/

/**
\struct CPSR_Type

// CPSR Register Definitions 
\def CPSR_N_Pos                  
\def CPSR_Z_Pos                  
\def CPSR_C_Pos                  
\def CPSR_V_Pos                  
\def CPSR_Q_Pos                  
\def CPSR_IT0_Pos                
\def CPSR_J_Pos                  
\def CPSR_GE_Pos                 
\def CPSR_IT1_Pos                
\def CPSR_E_Pos                  
\def CPSR_A_Pos                  
\def CPSR_I_Pos                  
\def CPSR_F_Pos                  
\def CPSR_T_Pos                  
\def CPSR_M_Pos                  
*/
/** @} */
/* end group CMSIS_CPSR */


/* CP15 Register SCTLR */
/**
\defgroup CMSIS_SCTLR Core Register SCTLR
\brief Type definitions and defines for SCTLR
@{
*/
/**
\struct SCTLR_Type

\def SCTLR_TE_Pos                  
\def SCTLR_AFE_Pos                 
\def SCTLR_TRE_Pos                 
\def SCTLR_NMFI_Pos                
\def SCTLR_EE_Pos                  
\def SCTLR_VE_Pos                  
\def SCTLR_U_Pos                   
\def SCTLR_FI_Pos                  
\def SCTLR_UWXN_Pos                
\def SCTLR_WXN_Pos                 
\def SCTLR_HA_Pos                  
\def SCTLR_RR_Pos                  
\def SCTLR_V_Pos                   
\def SCTLR_I_Pos                   
\def SCTLR_Z_Pos                   
\def SCTLR_SW_Pos                  
\def SCTLR_B_Pos                   
\def SCTLR_CP15BEN_Pos             
\def SCTLR_C_Pos                   
\def SCTLR_A_Pos                   
\def SCTLR_M_Pos                   
*/
/** @} */
/* end group CMSIS_SCTLR */

/* CP15 Register CPACR */
/**
\defgroup CMSIS_CPACR Core Register CPACR
\brief Type definitions and defines for CPACR
@{
*/
/**
\struct CPACR_Type

\def CPACR_ASEDIS_Pos         
\def CPACR_D32DIS_Pos         
\def CPACR_cp11_Pos           
\def CPACR_cp10_Pos           
*/
/** @} */
/* end group CMSIS_CPACR */

/* CP15 Register DFSR */
/**
\defgroup CMSIS_DFSR Core Register DFSR
\brief Type definitions and defines for DFSR
@{
*/
/**
\struct DFSR_Type

\def DFSR_CM_Pos             
\def DFSR_Ext_Pos            
\def DFSR_WnR_Pos            
\def DFSR_FS1_Pos            
\def DFSR_Domain_Pos         
\def DFSR_FS0_Pos            
*/
/** @} */
/* end group CMSIS_DFSR */

/* CP15 Register IFSR */
/**
\defgroup CMSIS_IFSR Core Register IFSR
\brief Type definitions and defines for IFSR
@{
*/
/**
\struct IFSR_Type

\def IFSR_ExT_Pos           
\def IFSR_FS1_Pos           
\def IFSR_FS0_Pos           
*/
/** @} */
/* end group CMSIS_IFSR */

/* CP15 Register ISR */
/**
\defgroup CMSIS_ISR Core Register ISR
\brief Type definitions and defines for ISR
@{
*/
/**
\struct ISR_Type

\def ISR_A_Pos             
\def ISR_I_Pos             
\def ISR_F_Pos             
*/
/** @} */
/* end group CMSIS_ISR */

/** @} */ 
/* end of group CMSIS_core_register */

/*
\defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
\brief 
\details
Hardware Abstraction Layer.
   The Core-A function interface contains:
   - \ref L1_chache_functions 
   - \ref L2_chache_functions 
   - \ref PL1_timer_functions
   - \ref GIC_functions
   - \ref MMU_functions

@{
*/


/* ##########################  L1 Cache functions  ################################# */

/** 
\defgroup L1_chache_functions L1 Cache Functions 
@{
\fn __STATIC_INLINE void L1C_EnableCaches(void) 
\fn __STATIC_INLINE void L1C_DisableCaches(void) 
\fn __STATIC_INLINE void L1C_EnableBTAC(void) 
\fn __STATIC_INLINE void L1C_DisableBTAC(void) 
\fn __STATIC_INLINE void L1C_InvalidateBTAC(void) 
\fn __STATIC_INLINE void L1C_InvalidateICacheAll(void)
\fn __STATIC_INLINE void L1C_CleanDCacheMVA(void *va) 
\fn __STATIC_INLINE void L1C_InvalidateDCacheMVA(void *va) 
\fn __STATIC_INLINE void L1C_CleanInvalidateDCacheMVA(void *va) 
\fn __STATIC_INLINE void L1C_CleanInvalidateCache(uint32_t op) 
\fn __STATIC_INLINE void L1C_InvalidateDCacheAll(void) 
\fn __STATIC_INLINE void L1C_CleanDCacheAll(void) 
\fn __STATIC_INLINE void L1C_CleanInvalidateDCacheAll(void) 
\fn __STATIC_INLINE __ASM void __L1C_CleanInvalidateCache(uint32_t op) 
@}
*/

/* ##########################  L2 Cache functions  ################################# */

//Cache Sync operation
/**
\defgroup L2_chache_functions L2C-310 Cache Controller Functions 
@{
\struct L2C_310_TypeDef
\def L2C_310
\fn __STATIC_INLINE void L2C_Sync(void) 
\fn __STATIC_INLINE int L2C_GetID (void) 
\fn __STATIC_INLINE int L2C_GetType (void) 
\fn __STATIC_INLINE void L2C_InvAllByWay (void) 
\fn __STATIC_INLINE void L2C_CleanInvAllByWay (void) 
\fn __STATIC_INLINE void L2C_Enable(void) 
\fn __STATIC_INLINE void L2C_Disable(void) 
\fn __STATIC_INLINE void L2C_InvPa (void *pa) 
\fn __STATIC_INLINE void L2C_CleanPa (void *pa) 
\fn __STATIC_INLINE void L2C_CleanInvPa (void *pa) 
@}
*/

/* ##########################  GIC functions  ###################################### */
/**
\defgroup GIC_functions Generic Interrupt Controller Functions
@{
\struct  GICDistributor_Type
\def GICDistributor
\struct  GICInterface_Type
\def GICInterface
\fn __STATIC_INLINE void GIC_EnableDistributor(void)
\fn __STATIC_INLINE void GIC_DisableDistributor(void)
\fn __STATIC_INLINE uint32_t GIC_DistributorInfo(void)
\fn __STATIC_INLINE uint32_t GIC_DistributorImplementer(void)
\fn __STATIC_INLINE void GIC_SetTarget(IRQn_Type IRQn, uint32_t cpu_target)
\fn __STATIC_INLINE uint32_t GIC_GetTarget(IRQn_Type IRQn)
\fn __STATIC_INLINE void GIC_EnableInterface(void)
\fn __STATIC_INLINE void GIC_DisableInterface(void)
\fn __STATIC_INLINE IRQn_Type GIC_AcknowledgePending(void)
\fn __STATIC_INLINE void GIC_EndInterrupt(IRQn_Type IRQn)
\fn __STATIC_INLINE void GIC_EnableIRQ(IRQn_Type IRQn)
\fn __STATIC_INLINE void GIC_DisableIRQ(IRQn_Type IRQn)
\fn __STATIC_INLINE void GIC_SetPendingIRQ(IRQn_Type IRQn)
\fn __STATIC_INLINE void GIC_ClearPendingIRQ(IRQn_Type IRQn)
\fn __STATIC_INLINE void GIC_SetLevelModel(IRQn_Type IRQn, int8_t edge_level, int8_t model)
\fn __STATIC_INLINE void GIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
\fn __STATIC_INLINE uint32_t GIC_GetPriority(IRQn_Type IRQn)
\fn __STATIC_INLINE void GIC_SetInterfacePriorityMask(uint32_t priority)
\fn __STATIC_INLINE uint32_t GIC_GetInterfacePriorityMask(void)
\fn __STATIC_INLINE void GIC_SetBinaryPoint(uint32_t binary_point)
\fn __STATIC_INLINE uint32_t GIC_GetBinaryPoint(void)
\fn __STATIC_INLINE uint32_t GIC_GetIRQStatus(IRQn_Type IRQn)
\fn __STATIC_INLINE void GIC_SendSGI(IRQn_Type IRQn, uint32_t target_list, uint32_t filter_list)
\fn __STATIC_INLINE uint32_t GIC_GetHighPendingIRQ(void) 
\fn __STATIC_INLINE uint32_t GIC_GetInterfaceId(void)
\fn __STATIC_INLINE void GIC_DistInit(void)
\fn __STATIC_INLINE void GIC_CPUInterfaceInit(void)
\fn __STATIC_INLINE void GIC_Enable(void)
@}
*/

/* ##########################  Generic Timer functions  ############################ */
/**
\defgroup pl1_timer_gr Generic Timer Functions
\brief Generic hardware timer functions
@{
*/
/* leave the function defs in here */
/**
\details  
The function \b PL1_SetLoadValue sets the reset value of the timer.
*/
__STATIC_INLINE void PL1_SetLoadValue(uint32_t value);

/**
\details 
The function \b PL1_GetCurrentValue returns the current timer value.
*/
__STATIC_INLINE uint32_t PL1_GetCurrentValue();

/**
\details 
The function \b PL1_SetControl sets timer control values.
*/
__STATIC_INLINE void PL1_SetControl(uint32_t value);

/** @} */
/* end of pl1_timer_gr */


/* ##########################  Private Timer functions  ############################ */
/**
\defgroup PTM_timer_functions Private Timer Functions
\brief Private timer functions
@{
\struct Timer_Type
\def PTIM
\fn __STATIC_INLINE void PTIM_SetLoadValue(uint32_t value)
\fn __STATIC_INLINE uint32_t PTIM_GetLoadValue()
\fn __STATIC_INLINE uint32_t PTIM_GetCurrentValue()
\fn __STATIC_INLINE void PTIM_SetControl(uint32_t value)
\fn __STATIC_INLINE uint32_t PTIM_GetControl(void)
\fn __STATIC_INLINE void PTIM_ClearEventFlag(void)
@}
*/

/* ##########################  FPU functions  ############################ */
/**
\defgroup FPU_functions Floating Point Unit Functions
\brief FPU functions
@{
\fn __STATIC_INLINE __ASM void __FPU_Enable(void) 
@}
*/

/* ##########################  MMU functions  ###################################### */
/**
\defgroup MMU_gr Memory Management Unit Functions
\brief Functions and defines that relate to the Memory Management Unit
@{
*/

/**
\defgroup MMU_defs_gr MMU Defines and Structs
\brief Defines and structures that relate to the Memory Management Unit
@{
*/

/**
\def SECTION_DESCRIPTOR      
\def SECTION_B_SHIFT         
\def SECTION_C_SHIFT         
\def SECTION_TEX0_SHIFT      
\def SECTION_TEX1_SHIFT      
\def SECTION_TEX2_SHIFT      
\def SECTION_XN_SHIFT        
\def SECTION_DOMAIN_SHIFT    
\def SECTION_P_SHIFT         
\def SECTION_AP_SHIFT        
\def SECTION_AP2_SHIFT       
\def SECTION_S_SHIFT         
\def SECTION_NG_SHIFT        
\def SECTION_NS_SHIFT        
\def PAGE_L1_DESCRIPTOR      
\def PAGE_L2_4K_DESC         
\def PAGE_L2_64K_DESC        
\def PAGE_4K_B_SHIFT         
\def PAGE_4K_C_SHIFT         
\def PAGE_4K_TEX0_SHIFT      
\def PAGE_4K_TEX1_SHIFT      
\def PAGE_4K_TEX2_SHIFT      
\def PAGE_64K_B_SHIFT        
\def PAGE_64K_C_SHIFT        
\def PAGE_64K_TEX0_SHIFT     
\def PAGE_64K_TEX1_SHIFT     
\def PAGE_64K_TEX2_SHIFT     
\def PAGE_B_SHIFT            
\def PAGE_C_SHIFT            
\def PAGE_TEX_SHIFT          
\def PAGE_XN_4K_SHIFT        
\def PAGE_XN_64K_SHIFT       
\def PAGE_DOMAIN_SHIFT       
\def PAGE_P_SHIFT            
\def PAGE_AP_SHIFT           
\def PAGE_AP2_SHIFT          
\def PAGE_S_SHIFT            
\def PAGE_NG_SHIFT           
\def PAGE_NS_SHIFT           
\def OFFSET_1M               
\def OFFSET_64K              
\def OFFSET_4K               
\def DESCRIPTOR_FAULT             

\enum mmu_region_size_Type
\enum mmu_memory_Type
\enum mmu_cacheability_Type
\enum mmu_ecc_check_Type
\enum mmu_execute_Type
\enum mmu_global_Type
\enum mmu_shared_Type
\enum mmu_secure_Type
\enum mmu_access_Type

\struct  mmu_region_attributes_Type

\def section_normal(descriptor_l1, region) 
\def section_normal_cod(descriptor_l1, region)
\def section_normal_ro(descriptor_l1, region)
\def section_normal_rw(descriptor_l1, region)
\def section_so(descriptor_l1, region)
\def section_device_ro(descriptor_l1, region)
\def section_device_rw(descriptor_l1, region)
\def page4k_device_rw(descriptor_l1, descriptor_l2, region)
\def page64k_device_rw(descriptor_l1, descriptor_l2, region) 
*/
/** @} */
/* end group MMU_defs_gr */

/* start grouping functions */
/*
@{
*/

/**
\fn __STATIC_INLINE int MMU_XNSection(uint32_t *descriptor_l1, mmu_execute_Type xn)
\details 
  The function sets section execution-never attribute

\fn __STATIC_INLINE int MMU_DomainSection(uint32_t *descriptor_l1, uint8_t domain)
\details 
The function sets section domain.

\fn __STATIC_INLINE int MMU_PSection(uint32_t *descriptor_l1, mmu_ecc_check_Type p_bit)
\details
  The function sets section parity check

\fn __STATIC_INLINE int MMU_APSection(uint32_t *descriptor_l1, mmu_access_Type user, mmu_access_Type priv, uint32_t afe)
\details 
The function sets section access privileges

\fn __STATIC_INLINE int MMU_SharedSection(uint32_t *descriptor_l1, mmu_shared_Type s_bit)
\details
  The function sets section shareability

\fn __STATIC_INLINE int MMU_GlobalSection(uint32_t *descriptor_l1, mmu_global_Type g_bit)
\details
  The function sets section Global attribute

\fn __STATIC_INLINE int MMU_SecureSection(uint32_t *descriptor_l1, mmu_secure_Type s_bit)
\details
  The function sets section Global attribute

\fn __STATIC_INLINE int MMU_XNPage(uint32_t *descriptor_l2, mmu_execute_Type xn, mmu_region_size_Type page)
\details
  The function sets 4k/64k page execution-never attribute

\fn __STATIC_INLINE int MMU_DomainPage(uint32_t *descriptor_l1, uint8_t domain)
\details
  The function sets 4k/64k page domain

\fn __STATIC_INLINE int MMU_PPage(uint32_t *descriptor_l1, mmu_ecc_check_Type p_bit)
\details
  The function sets 4k/64k page parity check

\fn __STATIC_INLINE int MMU_APPage(uint32_t *descriptor_l2, mmu_access_Type user, mmu_access_Type priv, uint32_t afe)
\details
  The function sets 4k/64k page access privileges
\fn __STATIC_INLINE int MMU_SharedPage(uint32_t *descriptor_l2, mmu_shared_Type s_bit)
\details
  The function sets 4k/64k page shareability

\fn __STATIC_INLINE int MMU_GlobalPage(uint32_t *descriptor_l2, mmu_global_Type g_bit)
\details
  The function sets 4k/64k page Global attribute

\fn __STATIC_INLINE int MMU_SecurePage(uint32_t *descriptor_l1, mmu_secure_Type s_bit)
\details
  The function sets 4k/64k page Global attribute

\fn __STATIC_INLINE int MMU_MemorySection(uint32_t *descriptor_l1, mmu_memory_Type mem, mmu_cacheability_Type outer, mmu_cacheability_Type inner)
\details
  The function sets section memory attributes

\fn __STATIC_INLINE int MMU_MemoryPage(uint32_t *descriptor_l2, mmu_memory_Type mem, mmu_cacheability_Type outer, mmu_cacheability_Type inner, mmu_region_size_Type page)
\details
  The function sets 4k/64k page memory attributes

\fn __STATIC_INLINE int MMU_GetSectionDescriptor(uint32_t *descriptor, mmu_region_attributes_Type reg)
\details
  The function creates a section descriptor.

\fn __STATIC_INLINE int MMU_GetPageDescriptor(uint32_t *descriptor, uint32_t *descriptor2, mmu_region_attributes_Type reg)
\details
  The function creates a 4k/64k page descriptor.
  Assumptions:
  - TEX remap disabled, so memory type and attributes are described directly by bits in the descriptor
  - Functions always return 0

\fn __STATIC_INLINE void MMU_TTSection(uint32_t *ttb, uint32_t base_address, uint32_t count, uint32_t descriptor_l1)
\fn __STATIC_INLINE void MMU_TTPage4k(uint32_t *ttb, uint32_t base_address, uint32_t count, uint32_t descriptor_l1, uint32_t *ttb_l2, uint32_t descriptor_l2 )
\fn __STATIC_INLINE void MMU_TTPage64k(uint32_t *ttb, uint32_t base_address, uint32_t count, uint32_t descriptor_l1, uint32_t *ttb_l2, uint32_t descriptor_l2 )
\fn __STATIC_INLINE void MMU_Enable(void) 
\details 
   Set M bit 0 to enable the MMU
   Set AFE bit to enable simplified access permissions model
   Clear TRE bit to disable TEX remap and A bit to disable strict alignment fault checking

\fn __STATIC_INLINE void MMU_Disable(void)

\fn __STATIC_INLINE void MMU_InvalidateTLB(void) 
*/

/* @} */
/* end of MMU_func_gr */

/** @} */
/* end of MMU_gr */

/*
@}
*/
/* end of CMSIS_Core_FunctionInterface  -   currently disabled */
