<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CE USART: DMA2D_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CE USART
   </div>
   <div id="projectbrief">USART Driver for the CE course</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DMA2D_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32f401xc.html">Stm32f401xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f405xx.html">Stm32f405xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f407xx.html">Stm32f407xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f410cx.html">Stm32f410cx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f410rx.html">Stm32f410rx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f410tx.html">Stm32f410tx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f411xe.html">Stm32f411xe</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f415xx.html">Stm32f415xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f417xx.html">Stm32f417xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f427xx.html">Stm32f427xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f429xx.html">Stm32f429xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f437xx.html">Stm32f437xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f439xx.html">Stm32f439xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f469xx.html">Stm32f469xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f479xx.html">Stm32f479xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA2D Controller.  
 <a href="struct_d_m_a2_d___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a></td></tr>
<tr class="separator:ac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e8aa3d2c6464eba518c8ccf28c173d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a17e8aa3d2c6464eba518c8ccf28c173d">FGMAR</a></td></tr>
<tr class="separator:a17e8aa3d2c6464eba518c8ccf28c173d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d84e911bbb2bf8cfa6d5e1dfe01afe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#af3d84e911bbb2bf8cfa6d5e1dfe01afe">FGOR</a></td></tr>
<tr class="separator:af3d84e911bbb2bf8cfa6d5e1dfe01afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab8fa08f05f63b322b38013283e6fa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a2ab8fa08f05f63b322b38013283e6fa0">BGMAR</a></td></tr>
<tr class="separator:a2ab8fa08f05f63b322b38013283e6fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e2e00c79be42d49f6f189c207cc664"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a29e2e00c79be42d49f6f189c207cc664">BGOR</a></td></tr>
<tr class="separator:a29e2e00c79be42d49f6f189c207cc664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add402fd3aa4845802f08f8df79a5a72a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#add402fd3aa4845802f08f8df79a5a72a">FGPFCCR</a></td></tr>
<tr class="separator:add402fd3aa4845802f08f8df79a5a72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7bcbbdcd4f728861babc3300a26f61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a3b7bcbbdcd4f728861babc3300a26f61">FGCOLR</a></td></tr>
<tr class="separator:a3b7bcbbdcd4f728861babc3300a26f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad24a3135aa498ba6691f6a114a9826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a2ad24a3135aa498ba6691f6a114a9826">BGPFCCR</a></td></tr>
<tr class="separator:a2ad24a3135aa498ba6691f6a114a9826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b655471716402cff4ef1d584da01ea6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a1b655471716402cff4ef1d584da01ea6">BGCOLR</a></td></tr>
<tr class="separator:a1b655471716402cff4ef1d584da01ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ad59cf99d0d0904958175238c40d8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a27ad59cf99d0d0904958175238c40d8d">FGCMAR</a></td></tr>
<tr class="separator:a27ad59cf99d0d0904958175238c40d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8108e797e9421f12d2fa5b7bca1d8a12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a8108e797e9421f12d2fa5b7bca1d8a12">BGCMAR</a></td></tr>
<tr class="separator:a8108e797e9421f12d2fa5b7bca1d8a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79db32535165c766c9de2374a27ed059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a79db32535165c766c9de2374a27ed059">OPFCCR</a></td></tr>
<tr class="separator:a79db32535165c766c9de2374a27ed059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec0a83694c97af7786583ef37fb795c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a5ec0a83694c97af7786583ef37fb795c">OCOLR</a></td></tr>
<tr class="separator:a5ec0a83694c97af7786583ef37fb795c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6be353d6107a8bb0641a438ac0eb93d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#ab6be353d6107a8bb0641a438ac0eb93d">OMAR</a></td></tr>
<tr class="separator:ab6be353d6107a8bb0641a438ac0eb93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe934616b06edb746effd439206836a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#afe934616b06edb746effd439206836a5">OOR</a></td></tr>
<tr class="separator:afe934616b06edb746effd439206836a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eef24a1df459c6e5dd17d516013c5fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a1eef24a1df459c6e5dd17d516013c5fb">NLR</a></td></tr>
<tr class="separator:a1eef24a1df459c6e5dd17d516013c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc2e30027d62fbf2ad32f911fbadeca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a2fc2e30027d62fbf2ad32f911fbadeca">LWR</a></td></tr>
<tr class="separator:a2fc2e30027d62fbf2ad32f911fbadeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f16d1904f085dbd51466994f01bd9e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a9f16d1904f085dbd51466994f01bd9e2">AMTCR</a></td></tr>
<tr class="separator:a9f16d1904f085dbd51466994f01bd9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f04b864709f67a7c16434b41ec7ea8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a76f04b864709f67a7c16434b41ec7ea8">RESERVED</a> [236]</td></tr>
<tr class="separator:a76f04b864709f67a7c16434b41ec7ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa263c42ff3097bde6c0d4061ac0d8e43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#aa263c42ff3097bde6c0d4061ac0d8e43">FGCLUT</a> [256]</td></tr>
<tr class="separator:aa263c42ff3097bde6c0d4061ac0d8e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30a12d8e79ac9d4ff173a8dd6135b3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#aa30a12d8e79ac9d4ff173a8dd6135b3c">BGCLUT</a> [256]</td></tr>
<tr class="separator:aa30a12d8e79ac9d4ff173a8dd6135b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA2D Controller. </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00391">391</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a9f16d1904f085dbd51466994f01bd9e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AMTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00412">412</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa30a12d8e79ac9d4ff173a8dd6135b3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGCLUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background CLUT, Address offset:800-BFF </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00415">415</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8108e797e9421f12d2fa5b7bca1d8a12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGCMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background CLUT Memory Address Register, Address offset: 0x30 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00405">405</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1b655471716402cff4ef1d584da01ea6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Color Register, Address offset: 0x28 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00403">403</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ab8fa08f05f63b322b38013283e6fa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Memory Address Register, Address offset: 0x14 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00398">398</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29e2e00c79be42d49f6f189c207cc664"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Offset Register, Address offset: 0x18 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00399">399</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ad24a3135aa498ba6691f6a114a9826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background PFC Control Register, Address offset: 0x24 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00402">402</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Control Register, Address offset: 0x00 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00393">393</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa263c42ff3097bde6c0d4061ac0d8e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGCLUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground CLUT, Address offset:400-7FF </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00414">414</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a27ad59cf99d0d0904958175238c40d8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGCMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00404">404</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3b7bcbbdcd4f728861babc3300a26f61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Color Register, Address offset: 0x20 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00401">401</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a17e8aa3d2c6464eba518c8ccf28c173d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Memory Address Register, Address offset: 0x0C </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00396">396</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3d84e911bbb2bf8cfa6d5e1dfe01afe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Offset Register, Address offset: 0x10 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00397">397</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="add402fd3aa4845802f08f8df79a5a72a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground PFC Control Register, Address offset: 0x1C </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00400">400</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac6f9d540fd6a21c0fbc7bfbbee9a8504"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Interrupt Flag Clear Register, Address offset: 0x08 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00395">395</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Interrupt Status Register, Address offset: 0x04 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00394">394</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2fc2e30027d62fbf2ad32f911fbadeca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Line Watermark Register, Address offset: 0x48 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00411">411</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1eef24a1df459c6e5dd17d516013c5fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Number of Line Register, Address offset: 0x44 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00410">410</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5ec0a83694c97af7786583ef37fb795c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Color Register, Address offset: 0x38 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00407">407</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6be353d6107a8bb0641a438ac0eb93d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Memory Address Register, Address offset: 0x3C </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00408">408</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe934616b06edb746effd439206836a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Offset Register, Address offset: 0x40 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00409">409</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a79db32535165c766c9de2374a27ed059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output PFC Control Register, Address offset: 0x34 </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00406">406</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a76f04b864709f67a7c16434b41ec7ea8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x50-0x3FF </p>

<p>Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00413">413</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>system/include/cmsis/device/<a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a></li>
<li>system/include/cmsis/device/<a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a></li>
<li>system/include/cmsis/device/<a class="el" href="stm32f437xx_8h_source.html">stm32f437xx.h</a></li>
<li>system/include/cmsis/device/<a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a></li>
<li>system/include/cmsis/device/<a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a></li>
<li>system/include/cmsis/device/<a class="el" href="stm32f479xx_8h_source.html">stm32f479xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
