

================================================================
== Vitis HLS Report for 'conv3_Pipeline_IN_ROW_COL'
================================================================
* Date:           Thu Nov  2 20:34:22 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   571294|   571294|  5.713 ms|  5.713 ms|  571294|  571294|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- IN_ROW_COL  |   571292|   571292|       107|         14|         14|  40800|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1437|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|    114|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1066|    -|
|Register         |        -|    -|    4088|    704|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    4088|   3321|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_9ns_11ns_19_1_1_U387  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   5|    0|
    |mul_9ns_11ns_19_1_1_U389  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   5|    0|
    |mul_9ns_11ns_19_1_1_U390  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   5|    0|
    |mux_2_1_32_1_1_U377       |mux_2_1_32_1_1       |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U378       |mux_2_1_32_1_1       |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U379       |mux_2_1_32_1_1       |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U380       |mux_2_1_32_1_1       |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U381       |mux_2_1_32_1_1       |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U382       |mux_2_1_32_1_1       |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U383       |mux_2_1_32_1_1       |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U384       |mux_2_1_32_1_1       |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U385       |mux_2_1_32_1_1       |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U386       |mux_2_1_32_1_1       |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U388       |mux_2_1_32_1_1       |        0|   0|  0|   9|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   3|  0| 114|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln39_1_fu_1106_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln39_2_fu_1200_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln39_3_fu_1508_p2              |         +|   0|  0|  15|           8|           2|
    |add_ln39_4_fu_1522_p2              |         +|   0|  0|  15|           8|           2|
    |add_ln39_5_fu_1621_p2              |         +|   0|  0|  15|           8|           3|
    |add_ln39_fu_1115_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln41_fu_1469_p2                |         +|   0|  0|  18|          11|           1|
    |add_ln42_fu_1315_p2                |         +|   0|  0|  15|           8|           7|
    |add_ln49_1_fu_1421_p2              |         +|   0|  0|  16|           9|           2|
    |add_ln49_2_fu_1559_p2              |         +|   0|  0|  16|           9|           2|
    |add_ln49_3_fu_1704_p2              |         +|   0|  0|  16|           9|           3|
    |add_ln49_fu_1373_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln51_10_fu_2034_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_11_fu_1333_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_12_fu_1693_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_13_fu_1864_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_14_fu_2040_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_15_fu_2081_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_16_fu_1385_p2             |         +|   0|  0|  15|           8|           7|
    |add_ln51_17_fu_1403_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_18_fu_1761_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_19_fu_1875_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_1_fu_1265_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln51_20_fu_2061_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_21_fu_2085_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_22_fu_1548_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_23_fu_1771_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_24_fu_1886_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_25_fu_2071_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_26_fu_2089_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_27_fu_1570_p2             |         +|   0|  0|  16|           9|           8|
    |add_ln51_28_fu_1587_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_29_fu_1781_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_2_fu_1295_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln51_30_fu_1896_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_31_fu_2093_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_32_fu_2103_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_33_fu_1715_p2             |         +|   0|  0|  16|           9|           8|
    |add_ln51_34_fu_1732_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_35_fu_1791_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_36_fu_2051_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_37_fu_2107_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_38_fu_2117_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln51_3_fu_1658_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln51_4_fu_1687_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln51_5_fu_1829_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln51_6_fu_1858_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln51_7_fu_1953_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln51_8_fu_1982_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln51_9_fu_2005_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln51_fu_1177_p2                |         +|   0|  0|  17|          10|          10|
    |empty_67_fu_1801_p2                |         +|   0|  0|  10|           3|           2|
    |empty_68_fu_1909_p2                |         +|   0|  0|  10|           3|           2|
    |empty_69_fu_1914_p2                |         +|   0|  0|  12|           4|           3|
    |empty_70_fu_1147_p2                |         +|   0|  0|  15|           8|           8|
    |empty_fu_1094_p2                   |         +|   0|  0|  15|           8|           8|
    |indvars_iv_next70_dup_fu_1233_p2   |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next70_fu_1616_p2       |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next70_mid1_fu_1642_p2  |         +|   0|  0|  10|           3|           2|
    |p_mid121_fu_1988_p2                |         +|   0|  0|  12|           4|           3|
    |p_mid1_fu_1813_p2                  |         +|   0|  0|  10|           3|           2|
    |and_ln39_fu_1227_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_1100_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln41_fu_1121_p2               |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln42_1_fu_1345_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln42_2_fu_1309_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln42_fu_1221_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln51_1_fu_1379_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln51_2_fu_1427_p2             |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln51_3_fu_1564_p2             |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln51_4_fu_1709_p2             |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln51_fu_1415_p2               |      icmp|   0|  0|  15|           8|           8|
    |or_ln41_fu_1239_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln39_1_fu_1153_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln39_2_fu_1183_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln39_3_fu_1635_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln39_4_fu_1806_p3           |    select|   0|  0|   3|           1|           2|
    |select_ln39_5_fu_1920_p3           |    select|   0|  0|   3|           1|           2|
    |select_ln39_6_fu_1927_p3           |    select|   0|  0|   4|           1|           3|
    |select_ln39_fu_1127_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln41_1_fu_1253_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln41_2_fu_1647_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln41_3_fu_1818_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln41_4_fu_1942_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln41_5_fu_1994_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln41_6_fu_1475_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln41_fu_1245_p3             |    select|   0|  0|   8|           1|           1|
    |select_ln42_fu_1321_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln51_1_fu_1443_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln51_2_fu_1575_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln51_3_fu_1720_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln51_fu_1391_p3             |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |p_mid119_fu_1937_p2                |       xor|   0|  0|   4|           3|           4|
    |xor_ln39_fu_1215_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_fu_1433_p2                |       xor|   0|  0|   9|           8|           9|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1437|         844|         809|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  65|         15|    1|         15|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg                                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg                                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg                                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg                                   |   9|          2|    1|          2|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0  |  65|         14|   16|        224|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1  |  65|         13|   16|        208|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0    |  65|         14|   16|        224|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1    |  65|         13|   16|        208|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0  |  14|          3|   10|         30|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0    |  14|          3|   10|         30|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0  |  20|          4|    8|         32|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1  |  14|          3|    8|         24|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0  |  20|          4|    8|         32|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1  |  14|          3|    8|         24|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0  |  20|          4|    8|         32|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1  |  14|          3|    8|         24|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0  |  20|          4|    8|         32|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1  |  14|          3|    8|         24|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0    |  20|          4|    8|         32|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1    |  14|          3|    8|         24|
    |ctarget_fu_134                                                     |   9|          2|    8|         16|
    |grp_fu_843_p0                                                      |  43|          8|   32|        256|
    |grp_fu_843_p1                                                      |  65|         15|   32|        480|
    |grp_fu_847_p0                                                      |  37|          7|   32|        224|
    |grp_fu_847_p1                                                      |  65|         12|   32|        384|
    |grp_fu_851_p0                                                      |  65|         14|   32|        448|
    |grp_fu_851_p1                                                      |  37|          7|   32|        224|
    |grp_fu_855_p0                                                      |  65|         13|   32|        416|
    |grp_fu_855_p1                                                      |  31|          6|   32|        192|
    |i_fu_146                                                           |   9|          2|    6|         12|
    |indvar_flatten23_fu_142                                            |   9|          2|   11|         22|
    |indvar_flatten79_fu_150                                            |   9|          2|   16|         32|
    |r_fu_138                                                           |   9|          2|    3|          6|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              |1066|        222|  475|       3951|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |add52_4_3_reg_3028                                                  |  32|   0|   32|          0|
    |add_ln51_10_reg_2789                                                |  15|   0|   16|          1|
    |add_ln51_15_reg_2858                                                |  16|   0|   16|          0|
    |add_ln51_21_reg_2863                                                |  16|   0|   16|          0|
    |add_ln51_26_reg_2868                                                |  16|   0|   16|          0|
    |add_ln51_2_reg_2286                                                 |  15|   0|   16|          1|
    |add_ln51_32_reg_2878                                                |  16|   0|   16|          0|
    |add_ln51_38_reg_2893                                                |  16|   0|   16|          0|
    |add_ln51_4_reg_2597                                                 |  15|   0|   16|          1|
    |add_ln51_6_reg_2714                                                 |  15|   0|   16|          1|
    |add_ln51_8_reg_2781                                                 |  15|   0|   16|          1|
    |add_ln51_reg_2208                                                   |  10|   0|   10|          0|
    |and_ln39_reg_2273                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                           |  14|   0|   14|          0|
    |ap_done_reg                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                    |   1|   0|    1|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325  |  10|   0|   10|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330  |  10|   0|   10|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_11_reg_2375  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_13_reg_2380  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_15_reg_2522  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_17_reg_2527  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_19_reg_2639  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_21_reg_2395  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_23_reg_2400  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_25_reg_2537  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_27_reg_2542  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_29_reg_2644  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_31_reg_2415  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_33_reg_2420  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_35_reg_2552  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_37_reg_2557  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_39_reg_2649  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_41_reg_2435  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_43_reg_2440  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_45_reg_2567  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_47_reg_2572  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_49_reg_2654  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_51_reg_2455  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_53_reg_2460  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_55_reg_2582  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_57_reg_2587  |  32|   0|   32|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_w_59_reg_2659  |  32|   0|   32|          0|
    |ctarget_fu_134                                                      |   8|   0|    8|          0|
    |i_fu_146                                                            |   6|   0|    6|          0|
    |icmp_ln39_reg_2189                                                  |   1|   0|    1|          0|
    |icmp_ln41_reg_2193                                                  |   1|   0|    1|          0|
    |icmp_ln42_1_reg_2319                                                |   1|   0|    1|          0|
    |icmp_ln51_reg_2358                                                  |   1|   0|    1|          0|
    |indvar_flatten23_fu_142                                             |  11|   0|   11|          0|
    |indvar_flatten79_fu_150                                             |  16|   0|   16|          0|
    |indvars_iv_next70_dup_reg_2281                                      |   3|   0|    3|          0|
    |mul_1_1_reg_2818                                                    |  32|   0|   32|          0|
    |mul_1_1_reg_2818_pp0_iter1_reg                                      |  32|   0|   32|          0|
    |mul_1_2_reg_2823                                                    |  32|   0|   32|          0|
    |mul_1_3_reg_2848                                                    |  32|   0|   32|          0|
    |mul_1_4_reg_2853                                                    |  32|   0|   32|          0|
    |mul_1_reg_2776                                                      |  32|   0|   32|          0|
    |mul_1_reg_2776_pp0_iter1_reg                                        |  32|   0|   32|          0|
    |mul_2_1_reg_2908                                                    |  32|   0|   32|          0|
    |mul_2_2_reg_2933                                                    |  32|   0|   32|          0|
    |mul_2_3_reg_2938                                                    |  32|   0|   32|          0|
    |mul_2_4_reg_2963                                                    |  32|   0|   32|          0|
    |mul_2_reg_2903                                                      |  32|   0|   32|          0|
    |mul_3_1_reg_2983                                                    |  32|   0|   32|          0|
    |mul_3_2_reg_2988                                                    |  32|   0|   32|          0|
    |mul_3_3_reg_2993                                                    |  32|   0|   32|          0|
    |mul_3_4_reg_2998                                                    |  32|   0|   32|          0|
    |mul_3_reg_2968                                                      |  32|   0|   32|          0|
    |mul_4_1_reg_3008                                                    |  32|   0|   32|          0|
    |mul_4_2_reg_3013                                                    |  32|   0|   32|          0|
    |mul_4_3_reg_3018                                                    |  32|   0|   32|          0|
    |mul_4_4_reg_3023                                                    |  32|   0|   32|          0|
    |mul_4_reg_3003                                                      |  32|   0|   32|          0|
    |mul_5_reg_2741                                                      |  32|   0|   32|          0|
    |mul_6_reg_2746                                                      |  32|   0|   32|          0|
    |mul_7_reg_2771                                                      |  32|   0|   32|          0|
    |mul_7_reg_2771_pp0_iter1_reg                                        |  32|   0|   32|          0|
    |mul_reg_2684                                                        |  32|   0|   32|          0|
    |mul_s_reg_2689                                                      |  32|   0|   32|          0|
    |r_2_reg_2181                                                        |   3|   0|    3|          0|
    |r_fu_138                                                            |   3|   0|    3|          0|
    |reg_1000                                                            |  32|   0|   32|          0|
    |reg_1005                                                            |  32|   0|   32|          0|
    |reg_1010                                                            |  32|   0|   32|          0|
    |reg_1016                                                            |  32|   0|   32|          0|
    |reg_1023                                                            |  32|   0|   32|          0|
    |reg_1028                                                            |  32|   0|   32|          0|
    |reg_1034                                                            |  32|   0|   32|          0|
    |reg_1039                                                            |  32|   0|   32|          0|
    |reg_949                                                             |  32|   0|   32|          0|
    |reg_954                                                             |  32|   0|   32|          0|
    |reg_959                                                             |  32|   0|   32|          0|
    |reg_964                                                             |  32|   0|   32|          0|
    |reg_969                                                             |  32|   0|   32|          0|
    |reg_974                                                             |  32|   0|   32|          0|
    |reg_979                                                             |  32|   0|   32|          0|
    |reg_984                                                             |  32|   0|   32|          0|
    |reg_989                                                             |  32|   0|   32|          0|
    |reg_994                                                             |  32|   0|   32|          0|
    |select_ln39_2_reg_2216                                              |   8|   0|    8|          0|
    |select_ln39_reg_2201                                                |   3|   0|    3|          0|
    |select_ln51_1_reg_2364                                              |   9|   0|    9|          0|
    |tmp_2_reg_2475                                                      |  32|   0|   32|          0|
    |tmp_30_reg_2369                                                     |   1|   0|    1|          0|
    |tmp_31_reg_2516                                                     |   1|   0|    1|          0|
    |tmp_32_reg_2633                                                     |   1|   0|    1|          0|
    |tmp_reg_2335                                                        |   1|   0|    1|          0|
    |zext_ln42_reg_2293                                                  |   8|   0|    9|          1|
    |zext_ln51_12_reg_2301                                               |   8|   0|   16|          8|
    |zext_ln51_18_reg_2340                                               |   8|   0|   16|          8|
    |zext_ln51_24_reg_2480                                               |   9|   0|   16|          7|
    |zext_ln51_31_reg_2498                                               |   9|   0|   16|          7|
    |zext_ln51_38_reg_2615                                               |   9|   0|   16|          7|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325  |  64|  32|   10|          0|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330  |  64|  32|   10|          0|
    |icmp_ln39_reg_2189                                                  |  64|  32|    1|          0|
    |mul_1_2_reg_2823                                                    |  64|  32|   32|          0|
    |mul_1_3_reg_2848                                                    |  64|  32|   32|          0|
    |mul_1_4_reg_2853                                                    |  64|  32|   32|          0|
    |mul_2_1_reg_2908                                                    |  64|  32|   32|          0|
    |mul_2_2_reg_2933                                                    |  64|  32|   32|          0|
    |mul_2_3_reg_2938                                                    |  64|  32|   32|          0|
    |mul_2_4_reg_2963                                                    |  64|  32|   32|          0|
    |mul_2_reg_2903                                                      |  64|  32|   32|          0|
    |mul_3_1_reg_2983                                                    |  64|  32|   32|          0|
    |mul_3_2_reg_2988                                                    |  64|  32|   32|          0|
    |mul_3_3_reg_2993                                                    |  64|  32|   32|          0|
    |mul_3_4_reg_2998                                                    |  64|  32|   32|          0|
    |mul_3_reg_2968                                                      |  64|  32|   32|          0|
    |mul_4_1_reg_3008                                                    |  64|  32|   32|          0|
    |mul_4_2_reg_3013                                                    |  64|  32|   32|          0|
    |mul_4_3_reg_3018                                                    |  64|  32|   32|          0|
    |mul_4_4_reg_3023                                                    |  64|  32|   32|          0|
    |mul_4_reg_3003                                                      |  64|  32|   32|          0|
    |tmp_reg_2335                                                        |  64|  32|    1|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |4088| 704| 3321|         43|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1359_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1359_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1359_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1359_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1359_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1363_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1363_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1363_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1363_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1363_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1367_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1367_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1367_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1367_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1371_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1371_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1371_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|grp_fu_1371_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                 conv3_Pipeline_IN_ROW_COL|  return value|
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0  |  out|   10|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_o_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_o_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_o_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0        |  out|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_o_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0        |   in|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_o_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q0        |   in|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q1        |   in|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q0        |   in|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q1        |   in|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q0        |   in|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q1        |   in|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q0        |   in|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q1        |   in|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0    |  out|    8|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0         |  out|    1|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_q0          |   in|   32|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1    |  out|    8|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1         |  out|    1|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_q1          |   in|   32|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0  |  out|   16|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_i_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_i_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0        |   in|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_i_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1  |  out|   16|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_i_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_i_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1        |   in|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_i_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0    |  out|   16|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_i|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0         |  out|    1|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_i|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0          |   in|   32|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_i|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1    |  out|   16|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_i|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1         |  out|    1|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_i|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1          |   in|   32|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_i|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0    |  out|   10|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_o|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0         |  out|    1|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_o|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0         |  out|    1|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_o|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0          |  out|   32|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_o|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0          |   in|   32|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_o|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

