[{"DBLP title": "Generation of Customized Accelerators for Loop Pipelining of Binary Instruction Traces.", "DBLP authors": ["Nuno Miguel Cardanha Paulino", "Jo\u00e3o Canas Ferreira", "Jo\u00e3o M. P. Cardoso"], "year": 2017, "MAG papers": [{"PaperId": 2464151305, "PaperTitle": "generation of customized accelerators for loop pipelining of binary instruction traces", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of porto", "university of porto", "university of porto"]}], "source": "ES"}, {"DBLP title": "EBSCam: Background Subtraction for Ubiquitous Computing.", "DBLP authors": ["Muhammad Umar Karim Khan", "Asim Khan", "Chong-Min Kyung"], "year": 2017, "MAG papers": [{"PaperId": 2396249763, "PaperTitle": "ebscam background subtraction for ubiquitous computing", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "An Efficient Component for Designing Signed Reverse Converters for a Class of RNS Moduli Sets of Composite Form {2k, 2P-1}.", "DBLP authors": ["Azadeh Alsadat Emrani Zarandi", "Amir Sabbagh Molahosseini", "Leonel Sousa", "Mehdi Hosseinzadeh"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "VLSI Extreme Learning Machine: A Design Space Exploration.", "DBLP authors": ["Enyi Yao", "Arindam Basu"], "year": 2017, "MAG papers": [{"PaperId": 2346303648, "PaperTitle": "vlsi extreme learning machine a design space exploration", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Sign-Magnitude Encoding for Efficient VLSI Realization of Decimal Multiplication.", "DBLP authors": ["Saeid Gorgin", "Ghassem Jaberipur"], "year": 2017, "MAG papers": [{"PaperId": 2463547083, "PaperTitle": "sign magnitude encoding for efficient vlsi realization of decimal multiplication", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["iranian research organization for science and technology", "shahid beheshti university"]}], "source": "ES"}, {"DBLP title": "Efficient Soft Cancelation Decoder Architectures for Polar Codes.", "DBLP authors": ["Jun Lin", "Zhiyuan Yan", "Zhongfeng Wang"], "year": 2017, "MAG papers": [{"PaperId": 2467636402, "PaperTitle": "efficient soft cancelation decoder architectures for polar codes", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nanjing university", "lehigh university", "nanjing university"]}], "source": "ES"}, {"DBLP title": "Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs.", "DBLP authors": ["Jon J. Pimentel", "Brent Bohnenstiehl", "Bevan M. Baas"], "year": 2017, "MAG papers": [{"PaperId": 2465481220, "PaperTitle": "hybrid hardware software floating point implementations for optimized area and throughput tradeoffs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california davis", "university of california davis", "university of california davis"]}], "source": "ES"}, {"DBLP title": "A 2.5-ps Bin Size and 6.7-ps Resolution FPGA Time-to-Digital Converter Based on Delay Wrapping and Averaging.", "DBLP authors": ["Poki Chen", "Ya-Yun Hsiao", "Yi-Su Chung", "Wei Xiang Tsai", "Jhih-Min Lin"], "year": 2017, "MAG papers": [{"PaperId": 2414663953, "PaperTitle": "a 2 5 ps bin size and 6 7 ps resolution fpga time to digital converter based on delay wrapping and averaging", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national taiwan university of science and technology", "national taiwan university of science and technology", "national taiwan university of science and technology", null, null]}], "source": "ES"}, {"DBLP title": "Subthreshold Operation of CAAC-IGZO FPGA by Overdriving of Programmable Routing Switch and Programmable Power Switch.", "DBLP authors": ["Munehiro Kozuma", "Yuki Okamoto", "Takashi Nakagawa", "Takeshi Aoki", "Yoshiyuki Kurokawa", "Takayuki Ikeda", "Yoshinori Ieda", "Naoto Yamade", "Hidekazu Miyairi", "Makoto Ikeda", "Masahiro Fujita", "Shunpei Yamazaki"], "year": 2017, "MAG papers": [{"PaperId": 2417231355, "PaperTitle": "subthreshold operation of caac igzo fpga by overdriving of programmable routing switch and programmable power switch", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of tokyo", null, null, null, null, "university of tokyo", null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Efficient Designs of Multiported Memory on FPGA.", "DBLP authors": ["Bo-Cheng Charles Lai", "Jiun-Liang Lin"], "year": 2017, "MAG papers": [{"PaperId": 2416339071, "PaperTitle": "efficient designs of multiported memory on fpga", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mediatek", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Floorplanning Automation for Partial-Reconfigurable FPGAs via Feasible Placements Generation.", "DBLP authors": ["Marco Rabozzi", "Gianluca Carlo Durelli", "Antonio Miele", "John Lillis", "Marco Domenico Santambrogio"], "year": 2017, "MAG papers": [{"PaperId": 2399857432, "PaperTitle": "floorplanning automation for partial reconfigurable fpgas via feasible placements generation", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "university of illinois at chicago"]}], "source": "ES"}, {"DBLP title": "High-Speed and Low-Latency ECC Processor Implementation Over GF(2m) on FPGA.", "DBLP authors": ["Zia Uddin Ahamed Khan", "Mohammed Benaissa"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "ENFIRE: A Spatio-Temporal Fine-Grained Reconfigurable Hardware.", "DBLP authors": ["Wenchao Qian", "Christopher Babecki", "Robert Karam", "Somnath Paul", "Swarup Bhunia"], "year": 2017, "MAG papers": [{"PaperId": 2473691961, "PaperTitle": "enfire a spatio temporal fine grained reconfigurable hardware", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["case western reserve university", "intel", "intel", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Temporarily Fine-Grained Sleep Technique for Near- and Subthreshold Parallel Architectures.", "DBLP authors": ["Joao Pedro Cerqueira", "Mingoo Seok"], "year": 2017, "MAG papers": [{"PaperId": 2467369197, "PaperTitle": "temporarily fine grained sleep technique for near and subthreshold parallel architectures", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "OptiFEX: A Framework for Exploring Area-Efficient Floating Point Expressions on FPGAs With Optimized Exponent/Mantissa Widths.", "DBLP authors": ["Alireza Mahzoon", "Bijan Alizadeh"], "year": 2017, "MAG papers": [{"PaperId": 2415682993, "PaperTitle": "optifex a framework for exploring area efficient floating point expressions on fpgas with optimized exponent mantissa widths", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube.", "DBLP authors": ["Erfan Azarkhish", "Christoph Pfister", "Davide Rossi", "Igor Loi", "Luca Benini"], "year": 2017, "MAG papers": [{"PaperId": 2418984255, "PaperTitle": "logic base interconnect design for near memory computing in the smart memory cube", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["eth zurich", "university of bologna", "university of bologna", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "A Fault Tolerance Technique for Combinational Circuits Based on Selective-Transistor Redundancy.", "DBLP authors": ["Ahmad T. Sheikh", "Aiman H. El-Maleh", "Muhammad E. S. Elrabaa", "Sadiq M. Sait"], "year": 2017, "MAG papers": [{"PaperId": 2522616335, "PaperTitle": "a fault tolerance technique for combinational circuits based on selective transistor redundancy", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["king fahd university of petroleum and minerals", "king fahd university of petroleum and minerals", "king fahd university of petroleum and minerals", "king fahd university of petroleum and minerals"]}], "source": "ES"}, {"DBLP title": "Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST.", "DBLP authors": ["Martin Oma\u00f1a", "Daniele Rossi", "Filippo Fuzzi", "Cecilia Metra", "Chandra Tirumurti", "Rajesh Galivanche"], "year": 2017, "MAG papers": [{"PaperId": 2444437806, "PaperTitle": "scalable approach for power droop reduction during scan based logic bist", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bologna", "university of southampton", "intel", "university of bologna", "university of bologna", "intel"]}], "source": "ES"}, {"DBLP title": "Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations.", "DBLP authors": ["Mohsen Raji", "Behnam Ghavami"], "year": 2017, "MAG papers": [{"PaperId": 2418937170, "PaperTitle": "soft error rate reduction of combinational circuits using gate sizing in the presence of process variations", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["shahid bahonar university of kerman", "shiraz university"]}], "source": "ES"}, {"DBLP title": "Parallel High-Order Envelope-Following Method for Fast Transient Analysis of Highly Oscillatory Circuits.", "DBLP authors": ["Mina A. Farhan", "Michel S. Nakhla", "Emad Gad", "Ramachandra Achar"], "year": 2017, "MAG papers": [{"PaperId": 2403554792, "PaperTitle": "parallel high order envelope following method for fast transient analysis of highly oscillatory circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["carleton university", "carleton university", "carleton university", "university of ottawa"]}], "source": "ES"}, {"DBLP title": "Lithography Defect Probability and Its Application to Physical Design Optimization.", "DBLP authors": ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "year": 2017, "MAG papers": [{"PaperId": 2413228419, "PaperTitle": "lithography defect probability and its application to physical design optimization", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Modeling Size Limitations of Resistive Crossbar Array With Cell Selectors.", "DBLP authors": ["Albert Ciprut", "Eby G. Friedman"], "year": 2017, "MAG papers": [{"PaperId": 2440264212, "PaperTitle": "modeling size limitations of resistive crossbar array with cell selectors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Timing Analysis of Tasks on Runtime Reconfigurable Processors.", "DBLP authors": ["Marvin Damschen", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2017, "MAG papers": [{"PaperId": 2432419456, "PaperTitle": "timing analysis of tasks on runtime reconfigurable processors", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Modeling and Crosstalk Evaluation of 3-D TSV-Based Inductor With Ground TSV Shielding.", "DBLP authors": ["Saikat Mondal", "Sang-Bock Cho", "Bruce C. Kim"], "year": 2017, "MAG papers": [{"PaperId": 2407989768, "PaperTitle": "modeling and crosstalk evaluation of 3 d tsv based inductor with ground tsv shielding", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["city university of new york", "city university of new york", "university of ulsan"]}], "source": "ES"}, {"DBLP title": "Improving Convergence and Simulation Time of Quantum Hydrodynamic Simulation: Application to Extraction of Best 10-nm FinFET Parameter Values.", "DBLP authors": ["Xiaoliang Dai", "Niraj K. Jha"], "year": 2017, "MAG papers": [{"PaperId": 2406413704, "PaperTitle": "improving convergence and simulation time of quantum hydrodynamic simulation application to extraction of best 10 nm finfet parameter values", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "H2ONoC: A Hybrid Optical-Electronic NoC Based on Hybrid Topology.", "DBLP authors": ["Edoardo Fusella", "Alessandro Cilardo"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "A 10 Gbits/s/pin DFE-Less Graphics DRAM Interface With Adaptive-Bandwidth PLL for Avoiding Noise Interference and CIJ Reduction Technique.", "DBLP authors": ["Junyoung Song", "Hyun-Woo Lee", "Sewook Hwang", "Chulwoo Kim"], "year": 2017, "MAG papers": [{"PaperId": 2505495620, "PaperTitle": "a 10 gbits s pin dfe less graphics dram interface with adaptive bandwidth pll for avoiding noise interference and cij reduction technique", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sk hynix", "korea university", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations.", "DBLP authors": ["Yan Zhu", "Chi-Hang Chan", "Seng-Pan U", "Rui Paulo Martins"], "year": 2017, "MAG papers": [{"PaperId": 2469737602, "PaperTitle": "a 10 bit 500 ms s partial interleaving pipelined sar adc with offset and reference mismatch calibrations", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of macau", "university of macau", "university of macau", "university of macau"]}], "source": "ES"}, {"DBLP title": "Active-Passive \u0394\u03a3 Modulator for High-Resolution and Low-Power Applications.", "DBLP authors": ["Arshad Hussain", "Sai-Weng Sin", "Chi-Hang Chan", "Ben Seng-Pan U", "Franco Maloberti", "Rui Paulo Martins"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "A 4096-Point Radix-4 Memory-Based FFT Using DSP Slices.", "DBLP authors": ["Mario Garrido", "Miguel Angel S\u00e1nchez", "Mar\u00eda Luisa L\u00f3pez Vallejo", "Jes\u00fas Grajal"], "year": 2017, "MAG papers": [{"PaperId": 2407573999, "PaperTitle": "a 4096 point radix 4 memory based fft using dsp slices", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["technical university of madrid", "technical university of madrid", "linkoping university", "technical university of madrid"]}], "source": "ES"}, {"DBLP title": "A 5-Gb/s Digital Clock and Data Recovery Circuit With Reduced DCO Supply Noise Sensitivity Utilizing Coupling Network.", "DBLP authors": ["Taeho Lee", "Yong-Hun Kim", "Lee-Sup Kim"], "year": 2017, "MAG papers": [{"PaperId": 2404351211, "PaperTitle": "a 5 gb s digital clock and data recovery circuit with reduced dco supply noise sensitivity utilizing coupling network", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Nonlinearity Estimation for Compensation of Phase Interpolator in Bang-Bang CDRs.", "DBLP authors": ["Archit Joshi", "Mukul Sarkar"], "year": 2017, "MAG papers": [{"PaperId": 2434238743, "PaperTitle": "nonlinearity estimation for compensation of phase interpolator in bang bang cdrs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology delhi", "indian institute of technology delhi"]}], "source": "ES"}, {"DBLP title": "RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing.", "DBLP authors": ["Reza Zendegani", "Mehdi Kamal", "Milad Bahadori", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2017, "MAG papers": [{"PaperId": 2497368240, "PaperTitle": "roba multiplier a rounding based approximate multiplier for high speed yet energy efficient digital signal processing", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of tehran", "university of tehran", "university of tehran", "university of southern california", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Sense Amplifier Half-Buffer (SAHB) A Low-Power High-Performance Asynchronous Logic QDI Cell Template.", "DBLP authors": ["Kwen-Siong Chong", "Weng-Geng Ho", "Tong Lin", "Bah-Hwee Gwee", "Joseph S. Chang"], "year": 2017, "MAG papers": [{"PaperId": 2479948040, "PaperTitle": "sense amplifier half buffer sahb a low power high performance asynchronous logic qdi cell template", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Variation Resilient Power Sensor With an 80-ns Response Time for Fine-Grained Power Management.", "DBLP authors": ["Srikar Bhagavatula", "Byunghoo Jung"], "year": 2017, "MAG papers": [{"PaperId": 2497535378, "PaperTitle": "variation resilient power sensor with an 80 ns response time for fine grained power management", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Reliability-Aware Runtime Power Management for Many-Core Systems in the Dark Silicon Era.", "DBLP authors": ["Amir M. Rahmani", "Mohammad Hashem Haghbayan", "Antonio Miele", "Pasi Liljeberg", "Axel Jantsch", "Hannu Tenhunen"], "year": 2017, "MAG papers": [{"PaperId": 2486470715, "PaperTitle": "reliability aware runtime power management for many core systems in the dark silicon era", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["information technology university", "information technology university", "information technology university", "information technology university", "polytechnic university of milan", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Low-Power Design for a Digit-Serial Polynomial Basis Finite Field Multiplier Using Factoring Technique.", "DBLP authors": ["Shoaleh Hashemi Namin", "Huapeng Wu", "Majid Ahmadi"], "year": 2017, "MAG papers": [{"PaperId": 2480990550, "PaperTitle": "low power design for a digit serial polynomial basis finite field multiplier using factoring technique", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of windsor", "university of windsor", "university of windsor"]}], "source": "ES"}, {"DBLP title": "Scenario-Aware Dynamic Power Reduction Using Bias Addition.", "DBLP authors": ["Sundarrajan Rangachari", "Jaiganesh Balakrishnan", "Nitin Chandrachoodan"], "year": 2017, "MAG papers": [{"PaperId": 2512304143, "PaperTitle": "scenario aware dynamic power reduction using bias addition", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of technology madras", "texas instruments", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Reduce-and-Rank Using Input-Adaptive Approximations.", "DBLP authors": ["Arnab Raha", "Swagath Venkataramani", "Vijay Raghunathan", "Anand Raghunathan"], "year": 2017, "MAG papers": [{"PaperId": 2518628311, "PaperTitle": "energy efficient reduce and rank using input adaptive approximations", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "STT-RAM Energy Reduction Using Self-Referenced Differential Write Termination Technique.", "DBLP authors": ["Hooman Farkhani", "Mohammad Tohidi", "Ali Peiravi", "Jens Kargaard Madsen", "Farshad Moradi"], "year": 2017, "MAG papers": [{"PaperId": 2483773999, "PaperTitle": "stt ram energy reduction using self referenced differential write termination technique", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["aarhus university", "aarhus university", "ferdowsi university of mashhad", "islamic azad university", "aarhus university"]}], "source": "ES"}, {"DBLP title": "Antiwear Leveling Design for SSDs With Hybrid ECC Capability.", "DBLP authors": ["Chien-Chung Ho", "Yu-Ping Liu", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2017, "MAG papers": [{"PaperId": 2485358503, "PaperTitle": "antiwear leveling design for ssds with hybrid ecc capability", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national taiwan university", "national taiwan university", "academia sinica", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications.", "DBLP authors": ["Robert Giterman", "Lior Atias", "Adam Teman"], "year": 2017, "MAG papers": [{"PaperId": 2511568025, "PaperTitle": "area and energy efficient complementary dual modular redundancy dynamic memory for space applications", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["bar ilan university", "bar ilan university", "bar ilan university"]}], "source": "ES"}, {"DBLP title": "Write Order-Based Garbage Collection Scheme for an LBA Scrambler Integrated SSD.", "DBLP authors": ["Chihiro Matsui", "Asuka Arakawa", "Chao Sun", "Ken Takeuchi"], "year": 2017, "MAG papers": [{"PaperId": 2507760834, "PaperTitle": "write order based garbage collection scheme for an lba scrambler integrated ssd", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chuo university", "chuo university", "chuo university", "chuo university"]}], "source": "ES"}, {"DBLP title": "Bank Stealing for a Compact and Efficient Register File Architecture in GPGPU.", "DBLP authors": ["Naifeng Jing", "Shunning Jiang", "Shuang Chen", "Jingjie Zhang", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "year": 2017, "MAG papers": [{"PaperId": 2502410587, "PaperTitle": "bank stealing for a compact and efficient register file architecture in gpgpu", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "fudan university"]}], "source": "ES"}, {"DBLP title": "A Runtime Framework for Robust Application Scheduling With Adaptive Parallelism in the Dark-Silicon Era.", "DBLP authors": ["Nishit Ashok Kapadia", "Sudeep Pasricha"], "year": 2017, "MAG papers": [{"PaperId": 2514526720, "PaperTitle": "a runtime framework for robust application scheduling with adaptive parallelism in the dark silicon era", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["colorado state university", "synopsys"]}], "source": "ES"}, {"DBLP title": "Systematic Methodology for the Quantitative Analysis of Pipeline-Register Reliability.", "DBLP authors": ["Reiley Jeyapaul", "Roberto Flores", "Alfonso Avila", "Aviral Shrivastava"], "year": 2017, "MAG papers": [{"PaperId": 2434688162, "PaperTitle": "systematic methodology for the quantitative analysis of pipeline register reliability", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "monterrey institute of technology and higher education", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Dynamic Traffic Regulation in NoC-Based Systems.", "DBLP authors": ["Zhonghai Lu", "Yuan Yao"], "year": 2017, "MAG papers": [{"PaperId": 2496178466, "PaperTitle": "dynamic traffic regulation in noc based systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Postsilicon Trace Signal Selection Using Machine Learning Techniques.", "DBLP authors": ["Kamran Rahmani", "Sandip Ray", "Prabhat Mishra"], "year": 2017, "MAG papers": [{"PaperId": 2513329551, "PaperTitle": "postsilicon trace signal selection using machine learning techniques", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Cut Mask Optimization With Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing.", "DBLP authors": ["Shao-Yun Fang", "Kuo-Hao Wu"], "year": 2017, "MAG papers": [{"PaperId": 2509912622, "PaperTitle": "cut mask optimization with wire planning in self aligned multiple patterning full chip routing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national taiwan university of science and technology", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "Efficient Partial Online Synthesis of Special Instructions for Reconfigurable Processors.", "DBLP authors": ["Artjom Grudnitsky", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2017, "MAG papers": [{"PaperId": 2481883006, "PaperTitle": "efficient partial online synthesis of special instructions for reconfigurable processors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "CPA Secured Data-Dependent Delay-Assignment Methodology.", "DBLP authors": ["Itamar Levi", "Alexander Fish", "Osnat Keren"], "year": 2017, "MAG papers": [{"PaperId": 2489833118, "PaperTitle": "cpa secured data dependent delay assignment methodology", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["bar ilan university", "bar ilan university", "bar ilan university"]}], "source": "ES"}, {"DBLP title": "Analyses of Splittable Amplifier Technique and Cancellation of Memory Effect for Opamp Sharing.", "DBLP authors": ["I-Jen Chao", "Bin-Da Liu", "Soon-Jyh Chang", "Chun-Yueh Huang", "Hsin-Wen Ting"], "year": 2017, "MAG papers": [{"PaperId": 2505766167, "PaperTitle": "analyses of splittable amplifier technique and cancellation of memory effect for opamp sharing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national university of tainan", "national kaohsiung university of applied sciences", "national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "A Fully Integrated Discrete-Time Superheterodyne Receiver.", "DBLP authors": ["Massoud Tohidian", "Iman Madadi", "Robert Bogdan Staszewski"], "year": 2017, "MAG papers": [{"PaperId": 2552432298, "PaperTitle": "a fully integrated discrete time superheterodyne receiver", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Self-Repairing Digital System Based on State Attractor Convergence Inspired by the Recovery Process of a Living Cell.", "DBLP authors": ["Isaak Yang", "Sung Hoon Jung", "Kwang-Hyun Cho"], "year": 2017, "MAG papers": [{"PaperId": 2502095809, "PaperTitle": "self repairing digital system based on state attractor convergence inspired by the recovery process of a living cell", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaist", "hansung university", "kaist"]}], "source": "ES"}, {"DBLP title": "Bias-Induced Healing of $V_{\\text {min}}$ Failures in Advanced SRAM Arrays.", "DBLP authors": ["Randy W. Mann", "William McMahon", "Yoann Mamy Randriamihaja", "Yuncheng Song", "Ajay Anand Kallianpur", "Sheng Xie", "Akhilesh Gautam", "Joseph Versaggi", "Biju Parameshwaran", "Chad E. Weintraub"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Eliminating Timing Errors Through Collaborative Design to Maximize the Throughput.", "DBLP authors": ["Zhan-Hui Li", "Tao-Tao Zhu", "Zhi-Jian Chen", "Jian-Yi Meng", "Xiaoyan Xiang", "Xiaolang Yan"], "year": 2017, "MAG papers": [{"PaperId": 2492474754, "PaperTitle": "eliminating timing errors through collaborative design to maximize the throughput", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["zhejiang university", "zhejiang university", "fudan university", "fudan university", "zhejiang university", "zhejiang university"]}], "source": "ES"}, {"DBLP title": "A Variation-Aware Adaptive Fuzzy Control System for Thermal Management of Microprocessors.", "DBLP authors": ["Yingnan Cui", "Wei Zhang", "Bingsheng He"], "year": 2017, "MAG papers": [{"PaperId": 2508314391, "PaperTitle": "a variation aware adaptive fuzzy control system for thermal management of microprocessors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "hong kong university of science and technology", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "A 100-mA, 99.11% Current Efficiency, 2-mVpp Ripple Digitally Controlled LDO With Active Ripple Suppression.", "DBLP authors": ["Michael Cheah", "Debashis Mandal", "Bertan Bakkaloglu", "Sayfe Kiaei"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "An Efficient Fast Switching Procedure for Stepwise Capacitor Chargers.", "DBLP authors": ["Ata Khorami", "Mohammad Sharifkhani"], "year": 2017, "MAG papers": [{"PaperId": 2517507514, "PaperTitle": "an efficient fast switching procedure for stepwise capacitor chargers", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ultra-HD TV Encoding.", "DBLP authors": ["Jian-Bin Zhou", "Dajiang Zhou", "Shihao Wang", "Shuping Zhang", "Takeshi Yoshimura", "Satoshi Goto"], "year": 2017, "MAG papers": [{"PaperId": 2511206786, "PaperTitle": "a dual clock vlsi design of h 265 sample adaptive offset estimation for 8k ultra hd tv encoding", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["waseda university", "waseda university", "waseda university", "waseda university", "waseda university", "waseda university"]}], "source": "ES"}, {"DBLP title": "FPGA Realization of Low Register Systolic All-One-Polynomial Multipliers Over $GF(2^{m})$ and Their Applications in Trinomial Multipliers.", "DBLP authors": ["Pingxiuqi Chen", "Shaik Nazeem Basha", "Mehran Mozaffari Kermani", "Reza Azarderakhsh", "Jiafeng Xie"], "year": 2017, "MAG papers": [{"PaperId": 2517807188, "PaperTitle": "fpga realization of low register systolic all one polynomial multipliers over gf 2 m and their applications in trinomial multipliers", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["rochester institute of technology", "rochester institute of technology", "wright state university", "wright state university", "wright state university"]}], "source": "ES"}, {"DBLP title": "Low-Complexity Digit-Serial Multiplier Over $GF(2^{m})$ Based on Efficient Toeplitz Block Toeplitz Matrix-Vector Product Decomposition.", "DBLP authors": ["Chiou-Yng Lee", "Pramod Kumar Meher", "Chia-Chen Fan", "Shyan-Ming Yuan"], "year": 2017, "MAG papers": [{"PaperId": 2521340483, "PaperTitle": "low complexity digit serial multiplier over gf 2 m based on efficient toeplitz block toeplitz matrix vector product decomposition", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nanyang technological university", "lunghwa university of science and technology", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Stochastic Implementation and Analysis of Dynamical Systems Similar to the Logistic Map.", "DBLP authors": ["Zhiheng Wang", "Ryan N. Goh", "Kia Bazargan", "Arnd Scheel", "Naman Saraf"], "year": 2017, "MAG papers": [{"PaperId": 2508755547, "PaperTitle": "stochastic implementation and analysis of dynamical systems similar to the logistic map", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "An HLA-Based Distributed Cosimulation Framework in Mixed-Signal System-on-Chip Design.", "DBLP authors": ["Moon Gi Seok", "Tag Gon Kim", "Chang Beom Choi", "Daejin Park"], "year": 2017, "MAG papers": [{"PaperId": 2511742440, "PaperTitle": "an hla based distributed cosimulation framework in mixed signal system on chip design", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["kyungpook national university", "kaist", "kaist", "handong global university"]}], "source": "ES"}, {"DBLP title": "Optimized Design of an LSSD Scan Cell.", "DBLP authors": ["Leonardo Rezende Juracy", "Matheus Trevisan Moreira", "Felipe Augusto Kuentzer", "Alexandre de Morais Amory"], "year": 2017, "MAG papers": [{"PaperId": 2491977189, "PaperTitle": "optimized design of an lssd scan cell", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pontificia universidade catolica do rio grande do sul", "pontificia universidade catolica do rio grande do sul", "pontificia universidade catolica do rio grande do sul", "pontificia universidade catolica do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "Closed-Form Expressions for I/O Simultaneous Switching Noise Revisited.", "DBLP authors": ["Hailang Wang", "Emre Salman"], "year": 2017, "MAG papers": [{"PaperId": 2486552647, "PaperTitle": "closed form expressions for i o simultaneous switching noise revisited", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["stony brook university", "stony brook university"]}], "source": "ES"}, {"DBLP title": "Analysis and Reduction of Nonidealities in Stacked-Transistor Current Sources.", "DBLP authors": ["Derui Kong", "Dongwon Seo", "Sang Min Lee"], "year": 2017, "MAG papers": [{"PaperId": 2518583622, "PaperTitle": "analysis and reduction of nonidealities in stacked transistor current sources", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["qualcomm", "university of california san diego", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Conditional-Boosting Flip-Flop for Near-Threshold Voltage Application.", "DBLP authors": ["Ji-Hoon Park", "Hyun-Seung Seo", "Bai-Sun Kong"], "year": 2017, "MAG papers": [{"PaperId": 2509650346, "PaperTitle": "conditional boosting flip flop for near threshold voltage application", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university"]}], "source": "ES"}, {"DBLP title": "Digital Buck Converter With Switching Loss Reduction Scheme for Light Load Efficiency Enhancement.", "DBLP authors": ["Chung-Shiang Wu", "Hui-Hsuan Lee", "Po-Hung Chen", "Wei Hwang"], "year": 2017, "MAG papers": [{"PaperId": 2503293132, "PaperTitle": "digital buck converter with switching loss reduction scheme for light load efficiency enhancement", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "All-Synthesizable Current-Mode Transmitter Driver for USB2.0 Interface.", "DBLP authors": ["Kihwan Seong", "Won-Cheol Lee", "Byungsub Kim", "Jae-Yoon Sim", "Hong-June Park"], "year": 2017, "MAG papers": [{"PaperId": 2513581041, "PaperTitle": "all synthesizable current mode transmitter driver for usb2 0 interface", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "A Way-Filtering-Based Dynamic Logical-Associative Cache Architecture for Low-Energy Consumption.", "DBLP authors": ["Jungwoo Park", "Jongmin Lee", "Soontae Kim"], "year": 2017, "MAG papers": [{"PaperId": 2508806323, "PaperTitle": "a way filtering based dynamic logical associative cache architecture for low energy consumption", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "High-Dimensional and Multiple-Failure-Region Importance Sampling for SRAM Yield Analysis.", "DBLP authors": ["Mengshuo Wang", "Changhao Yan", "Xin Li", "Dian Zhou", "Xuan Zeng"], "year": 2017, "MAG papers": [{"PaperId": 2519965010, "PaperTitle": "high dimensional and multiple failure region importance sampling for sram yield analysis", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["fudan university", "fudan university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "A Novel Cache-Utilization-Based Dynamic Voltage-Frequency Scaling Mechanism for Reliability Enhancements.", "DBLP authors": ["Yen-Hao Chen", "Yi-Lun Tang", "Yi-Yu Liu", "Allen C.-H. Wu", "TingTing Hwang"], "year": 2017, "MAG papers": [{"PaperId": 2541761778, "PaperTitle": "a novel cache utilization based dynamic voltage frequency scaling mechanism for reliability enhancements", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national tsing hua university", "national tsing hua university", "yuan ze university", "national tsing hua university", "jiangnan university"]}], "source": "ES"}, {"DBLP title": "Improving DRAM Performance in 3-D ICs via Temperature Aware Refresh.", "DBLP authors": ["Menglong Guan", "Lei Wang"], "year": 2017, "MAG papers": [{"PaperId": 2519429311, "PaperTitle": "improving dram performance in 3 d ics via temperature aware refresh", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Hardware-Efficient Built-In Redundancy Analysis for Memory With Various Spares.", "DBLP authors": ["Jooyoung Kim", "Woosung Lee", "Keewon Cho", "Sungho Kang"], "year": 2017, "MAG papers": [{"PaperId": 2522720996, "PaperTitle": "hardware efficient built in redundancy analysis for memory with various spares", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["yonsei university", "yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "On Microarchitectural Mechanisms for Cache Wearout Reduction.", "DBLP authors": ["Alejandro Valero", "Negar Miralaei", "Salvador Petit", "Julio Sahuquillo", "Timothy M. Jones"], "year": 2017, "MAG papers": [{"PaperId": 2558474427, "PaperTitle": "on microarchitectural mechanisms for cache wearout reduction", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of valencia", "university of cambridge", "university of cambridge", "polytechnic university of valencia", "polytechnic university of valencia"]}], "source": "ES"}, {"DBLP title": "A Flexible Continuous-Time \u0394 \u03a3 ADC With Programmable Bandwidth Supporting Low-Pass and Complex Bandpass Architectures.", "DBLP authors": ["Yang Xu", "Xinwang Zhang", "Zhihua Wang", "Baoyong Chi"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "A 92-dB DR, 24.3-mW, 1.25-MHz BW Sigma-Delta Modulator Using Dynamically Biased Op Amp Sharing.", "DBLP authors": ["Je-Kwang Cho"], "year": 2017, "MAG papers": [{"PaperId": 2520303313, "PaperTitle": "a 92 db dr 24 3 mw 1 25 mhz bw sigma delta modulator using dynamically biased op amp sharing", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["lg electronics"]}], "source": "ES"}, {"DBLP title": "An Analog CVNS-Based Sigmoid Neuron for Precise Neurochips.", "DBLP authors": ["Babak Zamanlooy", "Mitra Mirhassani"], "year": 2017, "MAG papers": [{"PaperId": 2559852827, "PaperTitle": "an analog cvns based sigmoid neuron for precise neurochips", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of windsor", "university of windsor"]}], "source": "ES"}, {"DBLP title": "Low-Power and Compact Analog-to-Digital Converter Using Spintronic Racetrack Memory Devices.", "DBLP authors": ["Qing Dong", "Kaiyuan Yang", "Laura Fick", "David Fick", "David T. Blaauw", "Dennis Sylvester"], "year": 2017, "MAG papers": [{"PaperId": 2559017022, "PaperTitle": "low power and compact analog to digital converter using spintronic racetrack memory devices", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "An All-MOSFET Sub-1-V Voltage Reference With a - 51 -dB PSR up to 60 MHz.", "DBLP authors": ["Nashiru Alhassan", "Zekun Zhou", "Edgar S\u00e1nchez-Sinencio"], "year": 2017, "MAG papers": [{"PaperId": 2531094437, "PaperTitle": "an all mosfet sub 1 v voltage reference with a 51 db psr up to 60 mhz", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "A 2.4-3.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique.", "DBLP authors": ["Zhao Zhang", "Liyuan Liu", "Peng Feng", "Nanjian Wu"], "year": 2017, "MAG papers": [{"PaperId": 2555194434, "PaperTitle": "a 2 4 3 6 ghz wideband subharmonically injection locked pll with adaptive injection timing alignment technique", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Low-Power Scan-Based Built-In Self-Test Based on Weighted Pseudorandom Test Pattern Generation and Reseeding.", "DBLP authors": ["Dong Xiang", "Xiaoqing Wen", "Laung-Terng Wang"], "year": 2017, "MAG papers": [{"PaperId": 2523211787, "PaperTitle": "low power scan based built in self test based on weighted pseudorandom test pattern generation and reseeding", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["kyushu institute of technology", "tsinghua university", null]}], "source": "ES"}, {"DBLP title": "Energy-Efficient VLSI Realization of Binary64 Division With Redundant Number Systems.", "DBLP authors": ["Saba Amanollahi", "Ghassem Jaberipur"], "year": 2017, "MAG papers": [{"PaperId": 2519664091, "PaperTitle": "energy efficient vlsi realization of binary64 division with redundant number systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["shahid beheshti university", "shahid beheshti university"]}], "source": "ES"}, {"DBLP title": "Modular Active Charge Balancing for Scalable Battery Packs.", "DBLP authors": ["Swaminathan Narayanaswamy", "Matthias Kauer", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty"], "year": 2017, "MAG papers": [{"PaperId": 2537755513, "PaperTitle": "modular active charge balancing for scalable battery packs", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, "technische universitat munchen", null, null, null]}], "source": "ES"}, {"DBLP title": "Insights Into Tunnel FET-Based Charge Pumps and Rectifiers for Energy Harvesting Applications.", "DBLP authors": ["David Cavalheiro", "Francesc Moll", "Stanimir Valtchev"], "year": 2017, "MAG papers": [{"PaperId": 2544734370, "PaperTitle": "insights into tunnel fet based charge pumps and rectifiers for energy harvesting applications", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "university of lisbon"]}], "source": "ES"}, {"DBLP title": "A Fast Process-Variation-Aware Mask Optimization Algorithm With a Novel Intensity Modeling.", "DBLP authors": ["Ahmed Awad", "Atsushi Takahashi", "Satoshi Tanaka", "Chikaaki Kodama"], "year": 2017, "MAG papers": [{"PaperId": 2545512137, "PaperTitle": "a fast process variation aware mask optimization algorithm with a novel intensity modeling", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tokyo institute of technology", "tokyo institute of technology", "toshiba", "toshiba"]}], "source": "ES"}, {"DBLP title": "Bias Temperature Instability Mitigation via Adaptive Cache Size Management.", "DBLP authors": ["Nezam Rohbani", "Mojtaba Ebrahimi", "Seyed Ghassem Miremadi", "Mehdi Baradaran Tahoori"], "year": 2017, "MAG papers": [{"PaperId": 2521210839, "PaperTitle": "bias temperature instability mitigation via adaptive cache size management", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["sharif university of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "Yield Enhancement of Face-to-Face Cu-Cu Bonding With Dual-Mode Transceivers in 3DICs.", "DBLP authors": ["Myat Thu Linn Aung", "Takefumi Yoshikawa", "Chuan Seng Tan", "Tony Tae-Hyoung Kim"], "year": 2017, "MAG papers": [{"PaperId": 2563978724, "PaperTitle": "yield enhancement of face to face cu cu bonding with dual mode transceivers in 3dics", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nanyang technological university", null, "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "In Situ Error Detection Techniques in Ultralow Voltage Pipelines: Analysis and Optimizations.", "DBLP authors": ["Wei Jin", "Seongjong Kim", "Weifeng He", "Zhigang Mao", "Mingoo Seok"], "year": 2017, "MAG papers": [{"PaperId": 2554231239, "PaperTitle": "in situ error detection techniques in ultralow voltage pipelines analysis and optimizations", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shanghai jiao tong university", "columbia university", "columbia university", "columbia university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "A 0.1-2-GHz Quadrature Correction Loop for Digital Multiphase Clock Generation Circuits in 130-nm CMOS.", "DBLP authors": ["Immanuel Raja", "Vishal Khatri", "Zaira Zahir", "Gaurab Banerjee"], "year": 2017, "MAG papers": [{"PaperId": 2545422235, "PaperTitle": "a 0 1 2 ghz quadrature correction loop for digital multiphase clock generation circuits in 130 nm cmos", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of science", "indian institute of science", "indian institute of science", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "CMCS: Current-Mode Clock Synthesis.", "DBLP authors": ["Riadul Islam", "Matthew R. Guthaus"], "year": 2017, "MAG papers": [{"PaperId": 2518702004, "PaperTitle": "cmcs current mode clock synthesis", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california santa cruz", "university of california santa cruz"]}], "source": "ES"}, {"DBLP title": "Delay Analysis for Current Mode Threshold Logic Gate Designs.", "DBLP authors": ["Chandra Babu Dara", "Themistoklis Haniotakis", "Spyros Tragoudas"], "year": 2017, "MAG papers": [{"PaperId": 2794817043, "PaperTitle": "delay analysis for current mode threshold logic gate designs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}, {"PaperId": 2529692069, "PaperTitle": "delay analysis for current mode threshold logic gate designs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["southern illinois university carbondale", "southern illinois university carbondale", "broadcom"]}], "source": "ES"}, {"DBLP title": "RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers.", "DBLP authors": ["Ayesha Khalid", "Goutam Paul", "Anupam Chattopadhyay"], "year": 2017, "MAG papers": [{"PaperId": 2525763525, "PaperTitle": "rc4 accsuite a hardware acceleration suite for rc4 like stream ciphers", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["queen s university belfast", "nanyang technological university", "indian statistical institute"]}], "source": "ES"}, {"DBLP title": "DRAM-Based Intrinsic Physically Unclonable Functions for System-Level Security and Authentication.", "DBLP authors": ["Fatemeh Tehranipoor", "Nima Karimian", "Wei Yan", "John A. Chandy"], "year": 2017, "MAG papers": [{"PaperId": 2525711947, "PaperTitle": "dram based intrinsic physically unclonable functions for system level security and authentication", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of connecticut", "university of connecticut", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "High-Throughput and Energy-Efficient Belief Propagation Polar Code Decoder.", "DBLP authors": ["Syed Mohsin Abbas", "YouZhe Fan", "Ji Chen", "Chi-Ying Tsui"], "year": 2017, "MAG papers": [{"PaperId": 2555199883, "PaperTitle": "high throughput and energy efficient belief propagation polar code decoder", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Trimodal Scan-Based Test Paradigm.", "DBLP authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer", "Chen Wang"], "year": 2017, "MAG papers": [{"PaperId": 2524537451, "PaperTitle": "trimodal scan based test paradigm", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mentor graphics", "mentor graphics", "poznan university of technology", "mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Multicast-Aware High-Performance Wireless Network-on-Chip Architectures.", "DBLP authors": ["Karthi Duraisamy", "Yuankun Xue", "Paul Bogdan", "Partha Pratim Pande"], "year": 2017, "MAG papers": [{"PaperId": 2531531221, "PaperTitle": "multicast aware high performance wireless network on chip architectures", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of southern california", "washington state university", "university of southern california", "washington state university"]}], "source": "ES"}, {"DBLP title": "Interconnection Allocation Between Functional Units and Registers in High-Level Synthesis.", "DBLP authors": ["Cong Hao", "Jianmo Ni", "Nan Wang", "Takeshi Yoshimura"], "year": 2017, "MAG papers": [{"PaperId": 2522602720, "PaperTitle": "interconnection allocation between functional units and registers in high level synthesis", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "shanghai jiao tong university", "east china university of science and technology", null]}], "source": "ES"}, {"DBLP title": "A High-Speed and Power-Efficient Voltage Level Shifter for Dual-Supply Applications.", "DBLP authors": ["S. Rasool Hosseini", "Mehdi Saberi", "Reza Lotfi"], "year": 2017, "MAG papers": [{"PaperId": 2522145311, "PaperTitle": "a high speed and power efficient voltage level shifter for dual supply applications", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ferdowsi university of mashhad", "ferdowsi university of mashhad", "ferdowsi university of mashhad"]}], "source": "ES"}, {"DBLP title": "High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations.", "DBLP authors": ["Guanghui Hu", "Jin Sha", "Zhongfeng Wang"], "year": 2017, "MAG papers": [{"PaperId": 2524131723, "PaperTitle": "high speed parallel lfsr architectures based on improved state space transformations", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanjing university", "nanjing university", "nanjing university"]}], "source": "ES"}, {"DBLP title": "An Ultracompact Butterworth Low-Pass Filter Based on Coaxial Through-Silicon Vias.", "DBLP authors": ["Fengjuan Wang", "Ningmei Yu"], "year": 2017, "MAG papers": [{"PaperId": 2550235918, "PaperTitle": "an ultracompact butterworth low pass filter based on coaxial through silicon vias", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Seven-bit 700-MS/s Four-Way Time-Interleaved SAR ADC With Partial $V_{\\mathrm {cm}}$ -Based Switching.", "DBLP authors": ["Dezhi Xing", "Yan Zhu", "Chi-Hang Chan", "Sai-Weng Sin", "Fan Ye", "Junyan Ren", "Seng-Pan U", "Rui Paulo Martins"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Probability-Driven Multibit Flip-Flop Integration With Clock Gating.", "DBLP authors": ["Doron Gluzer", "Shmuel Wimer"], "year": 2017, "MAG papers": [{"PaperId": 2531311033, "PaperTitle": "probability driven multibit flip flop integration with clock gating", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["bar ilan university", "bar ilan university"]}], "source": "ES"}, {"DBLP title": "Chain-Based Approach for Fast Through-Silicon-Via Coupling Delay Estimation.", "DBLP authors": ["Jaewon Jang", "Minho Cheong", "Jin-Ho Ahn", "Sung Kyu Lim", "Sungho Kang"], "year": 2017, "MAG papers": [{"PaperId": 2554363318, "PaperTitle": "chain based approach for fast through silicon via coupling delay estimation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yonsei university", "yonsei university", "hoseo university", "georgia institute of technology", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Power-Gated 9T SRAM Cell for Low-Energy Operation.", "DBLP authors": ["Tae Woo Oh", "Hanwool Jeong", "Kyoman Kang", "Juhyun Park", "Younghwi Yang", "Seong-Ook Jung"], "year": 2017, "MAG papers": [{"PaperId": 2549127863, "PaperTitle": "power gated 9t sram cell for low energy operation", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["yonsei university", "yonsei university", "yonsei university", "yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Hardware Implementation for Real-Time Haze Removal.", "DBLP authors": ["Bin Zhang", "Jizhong Zhao"], "year": 2017, "MAG papers": [{"PaperId": 2555749294, "PaperTitle": "hardware implementation for real time haze removal", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["xi an jiaotong university", "xi an jiaotong university"]}], "source": "ES"}, {"DBLP title": "10T SRAM Using Half-VDD Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage.", "DBLP authors": ["Naeem Maroof", "Bai-Sun Kong"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "A Smaller, Faster, and More Energy-Efficient Complementary STT-MRAM Cell Uses Three Transistors and a Ground Grid: More Is Actually Less.", "DBLP authors": ["Raf Appeltans", "Praveen Raghavan", "Gouri Sankar Kar", "Arnaud Furnemont", "Liesbet Van der Perre", "Wim Dehaene"], "year": 2017, "MAG papers": [{"PaperId": 2560292000, "PaperTitle": "a smaller faster and more energy efficient complementary stt mram cell uses three transistors and a ground grid more is actually less", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Compressed On-Chip Framebuffer Cache for Low-Power Display Systems.", "DBLP authors": ["Donkyu Baek", "Naehyuck Chang", "Donghwa Shin"], "year": 2017, "MAG papers": [{"PaperId": 2571062188, "PaperTitle": "compressed on chip framebuffer cache for low power display systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaist", "kaist", "yeungnam university"]}], "source": "ES"}, {"DBLP title": "Reconfigurable Writing Architecture for Reliable RRAM Operation in Wide Temperature Ranges.", "DBLP authors": ["Fernando Garcia-Redondo", "Pablo Royer", "Marisa L\u00f3pez-Vallejo", "Hernan Aparicio", "Pablo Ituero", "Carlos A. L\u00f3pez-Barrio"], "year": 2017, "MAG papers": [{"PaperId": 2567355330, "PaperTitle": "reconfigurable writing architecture for reliable rram operation in wide temperature ranges", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technical university of madrid", "technical university of madrid", "technical university of madrid", "technical university of madrid", "technical university of madrid", "technical university of madrid"]}], "source": "ES"}, {"DBLP title": "Fast Writeable Block-Aware Cache Update Policy for Spin-Transfer-Torque RAM.", "DBLP authors": ["Ju Hee Choi", "Jong Wook Kwak"], "year": 2017, "MAG papers": [{"PaperId": 2562733819, "PaperTitle": "fast writeable block aware cache update policy for spin transfer torque ram", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["yeungnam university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Fast Bit Screening of Automotive Grade EEPROMs - Continuous Improvement Exercise.", "DBLP authors": ["Peter G. Sarson", "Gregor Schatzberger", "Friedrich Peter Leisenberger"], "year": 2017, "MAG papers": [{"PaperId": 2562125644, "PaperTitle": "fast bit screening of automotive grade eeproms continuous improvement exercise", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ams ag", "ams ag", "ams ag"]}], "source": "ES"}, {"DBLP title": "A 0.13-\u00b5m CMOS Dynamically Reconfigurable Charge Pump for Electrostatic MEMS Actuation.", "DBLP authors": ["Abdul Hafiz Alameh", "Frederic Nabki"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "A 16-Core Voltage-Stacked System With Adaptive Clocking and an Integrated Switched-Capacitor DC-DC Converter.", "DBLP authors": ["Sae Kyu Lee", "Tao Tong", "Xuan Zhang", "David M. Brooks", "Gu-Yeon Wei"], "year": 2017, "MAG papers": [{"PaperId": 2564320614, "PaperTitle": "a 16 core voltage stacked system with adaptive clocking and an integrated switched capacitor dc dc converter", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["harvard university", "harvard university", "harvard university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "STT-RAM Buffer Design for Precision-Tunable General-Purpose Neural Network Accelerator.", "DBLP authors": ["Lili Song", "Ying Wang", "Yinhe Han", "Huawei Li", "Yuanqing Cheng", "Xiaowei Li"], "year": 2017, "MAG papers": [{"PaperId": 2580984468, "PaperTitle": "stt ram buffer design for precision tunable general purpose neural network accelerator", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "A High-Efficiency 6.78-MHz Full Active Rectifier With Adaptive Time Delay Control for Wireless Power Transmission.", "DBLP authors": ["Xiaoyin Bai", "Zhi-Hui Kong", "Liter Siek"], "year": 2017, "MAG papers": [{"PaperId": 2558408091, "PaperTitle": "a high efficiency 6 78 mhz full active rectifier with adaptive time delay control for wireless power transmission", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "A 0.45 V 147-375 nW ECG Compression Processor With Wavelet Shrinkage and Adaptive Temporal Decimation Architectures.", "DBLP authors": ["Chio-In Ieong", "Mingzhong Li", "Man-Kay Law", "Pui-In Mak", "Mang I Vai", "Rui Paulo Martins"], "year": 2017, "MAG papers": [{"PaperId": 2568798037, "PaperTitle": "a 0 45 v 147 375 nw ecg compression processor with wavelet shrinkage and adaptive temporal decimation architectures", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of macau", "university of macau", "university of macau", "university of macau", "university of macau", "university of macau"]}], "source": "ES"}, {"DBLP title": "A Pipelined Parallel Hardware Architecture for 2-D Real-Time Electrical Capacitance Tomography Imaging Using Interframe Correlation.", "DBLP authors": ["Mahmoud Meribout", "Samir Teniou"], "year": 2017, "MAG papers": [{"PaperId": 2571674088, "PaperTitle": "a pipelined parallel hardware architecture for 2 d real time electrical capacitance tomography imaging using interframe correlation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ecole polytechnique", "petroleum institute"]}], "source": "ES"}, {"DBLP title": "Compiler-Guided Parallelism Adaption Based on Application Partition for Power-Gated ILP Processor.", "DBLP authors": ["Yufeng Tong", "Wei Zhang", "Yung-Cheng Ma", "Yanyan Liu", "Yu Liang", "Tai Zhang", "Haowen Luo"], "year": 2017, "MAG papers": [{"PaperId": 2562883411, "PaperTitle": "compiler guided parallelism adaption based on application partition for power gated ilp processor", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tianjin university", "chang gung university", "nankai university", "tianjin university", "tianjin university", "tianjin university", "tianjin university"]}], "source": "ES"}, {"DBLP title": "Low-Complexity Transformed Encoder Architectures for Quasi-Cyclic Nonbinary LDPC Codes Over Subfields.", "DBLP authors": ["Xinmiao Zhang", "Ying Tai"], "year": 2017, "MAG papers": [{"PaperId": 2559877734, "PaperTitle": "low complexity transformed encoder architectures for quasi cyclic nonbinary ldpc codes over subfields", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["western digital", "western digital"]}], "source": "ES"}, {"DBLP title": "Dual-Quality 4: 2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers.", "DBLP authors": ["Omid Akbari", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2017, "MAG papers": [{"PaperId": 2577531088, "PaperTitle": "dual quality 4 2 compressors for utilizing in dynamic accuracy configurable multipliers", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of tehran", "university of southern california", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "An FPGA-Based Hardware Accelerator for Traffic Sign Detection.", "DBLP authors": ["Weijing Shi", "Xin Li", "Zhiyi Yu", "Gary Overett"], "year": 2017, "MAG papers": [{"PaperId": 2566778546, "PaperTitle": "an fpga based hardware accelerator for traffic sign detection", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["carnegie mellon university", "sun yat sen university", "carnegie mellon university", "sun yat sen university"]}], "source": "ES"}, {"DBLP title": "A 65-nm CMOS Constant Current Source With Reduced PVT Variation.", "DBLP authors": ["Dong Wang", "Xiao Liang Tan", "Pak Kwong Chan"], "year": 2017, "MAG papers": [{"PaperId": 2564437568, "PaperTitle": "a 65 nm cmos constant current source with reduced pvt variation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "An On-Chip Monitoring Circuit for Signal-Integrity Analysis of 8-Gb/s Chip-to-Chip Interfaces With Source-Synchronous Clock.", "DBLP authors": ["Pil-Ho Lee", "Han-Yeol Lee", "Hyun Bae Lee", "Young-Chan Jang"], "year": 2017, "MAG papers": [{"PaperId": 2569442941, "PaperTitle": "an on chip monitoring circuit for signal integrity analysis of 8 gb s chip to chip interfaces with source synchronous clock", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kumoh national institute of technology", "kumoh national institute of technology", "sk hynix", "kumoh national institute of technology"]}], "source": "ES"}, {"DBLP title": "Coarse-Grained Online Monitoring of BTI Aging by Reusing Power-Gating Infrastructure.", "DBLP authors": ["Vasileios Tenentes", "Daniele Rossi", "Sheng Yang", "S. Saqib Khursheed", "Bashir M. Al-Hashimi", "Steve R. Gunn"], "year": 2017, "MAG papers": [{"PaperId": 2557849386, "PaperTitle": "coarse grained online monitoring of bti aging by reusing power gating infrastructure", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of southampton", "university of southampton", "university of southampton", null, "university of southampton", "university of liverpool"]}], "source": "ES"}, {"DBLP title": "Reliability Improvement of Hardware Task Graphs via Configuration Early Fetch.", "DBLP authors": ["Reza Ramezani", "Yasser Sedaghat", "Juan Antonio Clemente"], "year": 2017, "MAG papers": [{"PaperId": 2560334800, "PaperTitle": "reliability improvement of hardware task graphs via configuration early fetch", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ferdowsi university of mashhad", "complutense university of madrid", "ferdowsi university of mashhad"]}], "source": "ES"}, {"DBLP title": "Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-Flops.", "DBLP authors": ["Rajendra Bishnoi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2017, "MAG papers": [{"PaperId": 2562178221, "PaperTitle": "design of defect and fault tolerant nonvolatile spintronic flip flops", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Data-Pattern-Aware Error Prevention Technique to Improve System Reliability.", "DBLP authors": ["Jie Guo", "Danghui Wang", "Zili Shao", "Yiran Chen"], "year": 2017, "MAG papers": [{"PaperId": 2577238813, "PaperTitle": "data pattern aware error prevention technique to improve system reliability", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of pittsburgh", "northwestern polytechnical university", "university of pittsburgh", "hong kong polytechnic university"]}], "source": "ES"}, {"DBLP title": "Integral Impact of BTI, PVT Variation, and Workload on SRAM Sense Amplifier.", "DBLP authors": ["Innocent Agbo", "Mottaqiallah Taouil", "Daniel Kraak", "Said Hamdioui", "Halil Kukner", "Pieter Weckx", "Praveen Raghavan", "Francky Catthoor"], "year": 2017, "MAG papers": [{"PaperId": 2579352521, "PaperTitle": "integral impact of bti pvt variation and workload on sram sense amplifier", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["globalfoundries", "delft university of technology", "delft university of technology", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Scalable Device Array for Statistical Characterization of BTI-Related Parameters.", "DBLP authors": ["Hiromitsu Awano", "Shumpei Morita", "Takashi Sato"], "year": 2017, "MAG papers": [{"PaperId": 2570862532, "PaperTitle": "scalable device array for statistical characterization of bti related parameters", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kyoto university", "university of tokyo", "kyoto university"]}], "source": "ES"}, {"DBLP title": "COMEDI: Combinatorial Election of Diagnostic Vectors From Detection Test Sets for Logic Circuits.", "DBLP authors": ["Manjari Pradhan", "Bhargab B. Bhattacharya"], "year": 2017, "MAG papers": [{"PaperId": 2573190209, "PaperTitle": "comedi combinatorial election of diagnostic vectors from detection test sets for logic circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian statistical institute", "indian statistical institute"]}], "source": "ES"}, {"DBLP title": "Dynamic Diagnosis for Defective Reconfigurable Single-Electron Transistor Arrays.", "DBLP authors": ["Yun-Jui Li", "Ching-Yi Huang", "Chia-Cheng Wu", "Yung-Chih Chen", "Chun-Yao Wang", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2017, "MAG papers": [{"PaperId": 2568796566, "PaperTitle": "dynamic diagnosis for defective reconfigurable single electron transistor arrays", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of notre dame", "national tsing hua university", "national tsing hua university", "yuan ze university", "national tsing hua university", "national tsing hua university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Fast Automatic Frequency Calibrator Using an Adaptive Frequency Search Algorithm.", "DBLP authors": ["Hyuk Ryu", "Eun-Taek Sung", "Sangyong Park", "Je-Kwang Cho", "Donghyun Baek"], "year": 2017, "MAG papers": [{"PaperId": 2558930851, "PaperTitle": "fast automatic frequency calibrator using an adaptive frequency search algorithm", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["lg electronics", "chung ang university", "chung ang university", "chung ang university", "chung ang university"]}], "source": "ES"}, {"DBLP title": "Reordering Tests for Efficient Fail Data Collection and Tester Time Reduction.", "DBLP authors": ["Shraddha Bodhe", "Irith Pomeranz", "M. Enamul Amyeen", "Srikanth Venkataraman"], "year": 2017, "MAG papers": [{"PaperId": 2559909657, "PaperTitle": "reordering tests for efficient fail data collection and tester time reduction", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "intel", "purdue university", "intel"]}], "source": "ES"}, {"DBLP title": "Silicon Demonstration of Hardware Trojan Design and Detection in Wireless Cryptographic ICs.", "DBLP authors": ["Yu Liu", "Yier Jin", "Aria Nosratinia", "Yiorgos Makris"], "year": 2017, "MAG papers": [{"PaperId": 2566015346, "PaperTitle": "silicon demonstration of hardware trojan design and detection in wireless cryptographic ics", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of texas at dallas", "university of central florida", "university of texas at dallas", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "Publicly Verifiable Watermarking for Intellectual Property Protection in FPGA Design.", "DBLP authors": ["Jiliang Zhang", "Lele Liu"], "year": 2017, "MAG papers": [{"PaperId": 2579318272, "PaperTitle": "publicly verifiable watermarking for intellectual property protection in fpga design", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["northeastern university", "hunan university"]}], "source": "ES"}, {"DBLP title": "Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGA.", "DBLP authors": ["Anita Aghaie", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"], "year": 2017, "MAG papers": [{"PaperId": 2565470772, "PaperTitle": "fault diagnosis schemes for low energy block cipher midori benchmarked on fpga", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["rochester institute of technology", "rochester institute of technology", "florida atlantic university"]}], "source": "ES"}, {"DBLP title": "Low-Complexity Framework for Movement Classification Using Body-Worn Sensors.", "DBLP authors": ["Dwaipayan Biswas", "Koushik Maharatna", "Goran Panic", "Evangelos B. Mazomenos", "Josy Achner", "Jasmin Klemke", "Michael J\u00f6bges", "Steffen Ortmann"], "year": 2017, "MAG papers": [{"PaperId": 2569076780, "PaperTitle": "low complexity framework for movement classification using body worn sensors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "university of southampton", null, null, "university of southampton", "university college london", null]}], "source": "ES"}, {"DBLP title": "Fighting Dark Silicon: Toward Realizing Efficient Thermal-Aware 3-D Stacked Multiprocessors.", "DBLP authors": ["Sumeet S. Kumar", "Amir Zjajo", "Ren\u00e9 van Leuken"], "year": 2017, "MAG papers": [{"PaperId": 2582722821, "PaperTitle": "fighting dark silicon toward realizing efficient thermal aware 3 d stacked multiprocessors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "A Single Channel Split ADC Structure for Digital Background Calibration in Pipelined ADCs.", "DBLP authors": ["Mohammad Ali Montazerolghaem", "Tohid Moosazadeh", "Mohammad Yavari"], "year": 2017, "MAG papers": [{"PaperId": 2567786100, "PaperTitle": "a single channel split adc structure for digital background calibration in pipelined adcs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["amirkabir university of technology", "amirkabir university of technology", "amirkabir university of technology"]}], "source": "ES"}, {"DBLP title": "Coordinate Rotation-Based Low Complexity K-Means Clustering Architecture.", "DBLP authors": ["Bhagyaraja Adapa", "Dwaipayan Biswas", "Swati Bhardwaj", "Shashank Raghuraman", "Amit Acharyya", "Koushik Maharatna"], "year": 2017, "MAG papers": [{"PaperId": 2570282309, "PaperTitle": "coordinate rotation based low complexity k means clustering architecture", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of southampton", "indian institute of technology hyderabad", "university of southampton", "indian institute of technology hyderabad", "indian institute of technology hyderabad", "indian institute of technology hyderabad"]}], "source": "ES"}, {"DBLP title": "Fast and Disturb-Free Nonvolatile Flip-Flop Using Complementary Polarizer MTJ.", "DBLP authors": ["Yeongkyo Seo", "Xuanyao Fong", "Kaushik Roy"], "year": 2017, "MAG papers": [{"PaperId": 2564534017, "PaperTitle": "fast and disturb free nonvolatile flip flop using complementary polarizer mtj", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["agency for science technology and research", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Power Optimization Methodology for Ultralow Power Microcontroller With Silicon on Thin BOX MOSFET.", "DBLP authors": ["Hayate Okuhara", "Yu Fujita", "Kimiyoshi Usami", "Hideharu Amano"], "year": 2017, "MAG papers": [{"PaperId": 2560982508, "PaperTitle": "power optimization methodology for ultralow power microcontroller with silicon on thin box mosfet", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shibaura institute of technology", "keio university", "keio university", "keio university"]}], "source": "ES"}, {"DBLP title": "Resource-Efficient SRAM-Based Ternary Content Addressable Memory.", "DBLP authors": ["Ali Ahmed", "Kyungbae Park", "Sanghyeon Baeg"], "year": 2017, "MAG papers": [{"PaperId": 2561621772, "PaperTitle": "resource efficient sram based ternary content addressable memory", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["hanyang university", "hanyang university", "hanyang university"]}], "source": "ES"}, {"DBLP title": "Write-Amount-Aware Management Policies for STT-RAM Caches.", "DBLP authors": ["Hyeonggyu Kim", "Soontae Kim", "Jooheung Lee"], "year": 2017, "MAG papers": [{"PaperId": 2550478274, "PaperTitle": "write amount aware management policies for stt ram caches", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["kaist", "kaist", "hongik university"]}], "source": "ES"}, {"DBLP title": "Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology.", "DBLP authors": ["Jing Guo", "Lei Zhu", "Wenyi Liu", "Hai Huang", "Shanshan Liu", "Tianqi Wang", "Liyi Xiao", "Zhigang Mao"], "year": 2017, "MAG papers": [{"PaperId": 2578302800, "PaperTitle": "novel radiation hardened by design rhbd 12t memory cell for aerospace applications in nanoscale cmos technology", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["north university of china", "qiqihar university", "harbin institute of technology", "harbin institute of technology", "north university of china", "harbin institute of technology", "harbin university of science and technology", "harbin institute of technology"]}], "source": "ES"}, {"DBLP title": "An Enhancement of Crosstalk Avoidance Code Based on Fibonacci Numeral System for Through Silicon Vias.", "DBLP authors": ["Xiaole Cui", "Xiaoxin Cui", "Yewen Ni", "Min Miao", "Yufeng Jin"], "year": 2017, "MAG papers": [{"PaperId": 2589056695, "PaperTitle": "an enhancement of crosstalk avoidance code based on fibonacci numeral system for through silicon vias", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["beijing information science technology university", "peking university", "peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "A Multilayer Approach to Designing Energy-Efficient and Reliable ReRAM Cross-Point Array System.", "DBLP authors": ["Manqing Mao", "Pai-Yu Chen", "Shimeng Yu", "Chaitali Chakrabarti"], "year": 2017, "MAG papers": [{"PaperId": 2581532819, "PaperTitle": "a multilayer approach to designing energy efficient and reliable reram cross point array system", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["arizona state university", "arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "A Fast and Reliable Cross-Point Three-State/Cell ReRAM.", "DBLP authors": ["Soon-Chan Kwon", "Jong-Min Baek", "Jong-Moon Choi", "Kee-Won Kwon"], "year": 2017, "MAG papers": [{"PaperId": 2575003601, "PaperTitle": "a fast and reliable cross point three state cell reram", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university"]}], "source": "ES"}, {"DBLP title": "Digit-Level Serial-In Parallel-Out Multiplier Using Redundant Representation for a Class of Finite Fields.", "DBLP authors": ["Parham Hosseinzadeh Namin", "Roberto Muscedere", "Majid Ahmadi"], "year": 2017, "MAG papers": [{"PaperId": 2582073004, "PaperTitle": "digit level serial in parallel out multiplier using redundant representation for a class of finite fields", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of windsor", "university of windsor", "university of windsor"]}], "source": "ES"}, {"DBLP title": "Time-Encoded Values for Highly Efficient Stochastic Circuits.", "DBLP authors": ["M. Hassan Najafi", "Shiva Jamali-Zavareh", "David J. Lilja", "Marc D. Riedel", "Kia Bazargan", "Ramesh Harjani"], "year": 2017, "MAG papers": [{"PaperId": 2579041139, "PaperTitle": "time encoded values for highly efficient stochastic circuits", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "A General Digit-Serial Architecture for Montgomery Modular Multiplication.", "DBLP authors": ["Serdar S\u00fcer Erdem", "Tugrul Yanik", "Anil \u00c7elebi"], "year": 2017, "MAG papers": [{"PaperId": 2586653522, "PaperTitle": "a general digit serial architecture for montgomery modular multiplication", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["gebze institute of technology", "kocaeli university", "celal bayar university"]}], "source": "ES"}, {"DBLP title": "Statistical Timing Analysis Considering Device and Interconnect Variability for BEOL Requirements in the 5-nm Node and Beyond.", "DBLP authors": ["Trong Huynh Bao", "Julien Ryckaert", "Zsolt Tokei", "Abdelkarim Mercha", "Diederik Verkest", "Aaron Voon-Yew Thean", "Piet Wambacq"], "year": 2017, "MAG papers": [{"PaperId": 2572235427, "PaperTitle": "statistical timing analysis considering device and interconnect variability for beol requirements in the 5 nm node and beyond", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["vrije universiteit brussel", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "vrije universiteit brussel", "vrije universiteit brussel", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Error-Resilient Integrated Clock Gate for Clock-Tree Power Optimization on a Wide Voltage IOT Processor.", "DBLP authors": ["Tao-Tao Zhu", "Jian-Yi Meng", "Xiaoyan Xiang", "Xiaolang Yan"], "year": 2017, "MAG papers": [{"PaperId": 2586553551, "PaperTitle": "error resilient integrated clock gate for clock tree power optimization on a wide voltage iot processor", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["zhejiang university", "zhejiang university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Design and Applications of Approximate Circuits by Gate-Level Pruning.", "DBLP authors": ["Jeremy Schlachter", "Vincent Camus", "Krishna V. Palem", "Christian Enz"], "year": 2017, "MAG papers": [{"PaperId": 2587701905, "PaperTitle": "design and applications of approximate circuits by gate level pruning", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "rice university"]}], "source": "ES"}, {"DBLP title": "NaPer: A TSV Noise-Aware Placer.", "DBLP authors": ["Yu-Min Lee", "Kuan-Te Pan", "Chun Chen"], "year": 2017, "MAG papers": [{"PaperId": 2576092329, "PaperTitle": "naper a tsv noise aware placer", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsmc", "mediatek", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Hardware Architecture Based on Parallel Tiled QRD Algorithm for Future MIMO Systems.", "DBLP authors": ["Cang Liu", "Chuan Tang", "Zuocheng Xing", "Luechao Yuan", "Yang Zhang"], "year": 2017, "MAG papers": [{"PaperId": 2578802536, "PaperTitle": "hardware architecture based on parallel tiled qrd algorithm for future mimo systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "Design of a CMOS Chlorophyll Concentration Detector Based on Organic Chlorophyll Battery for Measuring Vegetable Chlorophyll Concentration.", "DBLP authors": ["Cheng-Ta Chiang"], "year": 2017, "MAG papers": [{"PaperId": 2575164463, "PaperTitle": "design of a cmos chlorophyll concentration detector based on organic chlorophyll battery for measuring vegetable chlorophyll concentration", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "An Inductive 2-D Position Detection IC With 99.8% Accuracy for Automotive EMR Gear Control System.", "DBLP authors": ["Sang-Yun Kim", "Hamed Abbasizadeh", "Imran Ali", "HongJin Kim", "SungHun Cho", "YoungGun Pu", "Sang-Sun Yoo", "Minjae Lee", "Keum-Cheol Hwang", "Youngoo Yang", "Kang-Yoon Lee"], "year": 2017, "MAG papers": [{"PaperId": 2582846193, "PaperTitle": "an inductive 2 d position detection ic with 99 8 accuracy for automotive emr gear control system", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["gwangju institute of science and technology", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university"]}], "source": "ES"}, {"DBLP title": "A 6-mW, 70.1-dB SNDR, and 20-MHz BW Continuous-Time Sigma-Delta Modulator Using Low-Noise High-Linearity Feedback DAC.", "DBLP authors": ["Je-Kwang Cho", "Sunsik Woo"], "year": 2017, "MAG papers": [{"PaperId": 2585618342, "PaperTitle": "a 6 mw 70 1 db sndr and 20 mhz bw continuous time sigma delta modulator using low noise high linearity feedback dac", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["lg electronics", "lg electronics"]}], "source": "ES"}, {"DBLP title": "A 170-dB \u03a9 CMOS TIA With 52-pA Input-Referred Noise and 1-MHz Bandwidth for Very Low Current Sensing.", "DBLP authors": ["Mohammad Taherzadeh-Sani", "Said M. Hussain Hussaini", "Hamidreza Rezaee-Dehsorkh", "Frederic Nabki", "Mohamad Sawan"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "28-nm Latch-Type Sense Amplifier Modification for Coupling Suppression.", "DBLP authors": ["Yiping Zhang", "Ziou Wang", "Canyan Zhu", "Lijun Zhang"], "year": 2017, "MAG papers": [{"PaperId": 2582025695, "PaperTitle": "28 nm latch type sense amplifier modification for coupling suppression", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["soochow university", "soochow university", "soochow university", "soochow university"]}], "source": "ES"}, {"DBLP title": "Floating Gate Nonvolatile Memory Using Individually Cladded Monodispersed Quantum Dots.", "DBLP authors": ["Ravi Shankar R. Velampati", "El-Sayed Hasaneen", "E. K. Heller", "Faquir C. Jain"], "year": 2017, "MAG papers": [{"PaperId": 2573379076, "PaperTitle": "floating gate nonvolatile memory using individually cladded monodispersed quantum dots", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["synopsys", "university of connecticut", "indian institute of technology ropar", "aswan university"]}], "source": "ES"}, {"DBLP title": "Design of Power and Area Efficient Approximate Multipliers.", "DBLP authors": ["Suganthi Venkatachalam", "Seok-Bum Ko"], "year": 2017, "MAG papers": [{"PaperId": 2578985517, "PaperTitle": "design of power and area efficient approximate multipliers", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of saskatchewan", "university of saskatchewan"]}], "source": "ES"}, {"DBLP title": "Two-Extra-Column Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes.", "DBLP authors": ["Huyen Thi Pham", "Hanho Lee"], "year": 2017, "MAG papers": [{"PaperId": 2576121484, "PaperTitle": "two extra column trellis min max decoder architecture for nonbinary ldpc codes", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["inha university", "inha university"]}], "source": "ES"}, {"DBLP title": "Excavating the Hidden Parallelism Inside DRAM Architectures With Buffered Compares.", "DBLP authors": ["Jinho Lee", "Jongwook Chung", "Jung Ho Ahn", "Kiyoung Choi"], "year": 2017, "MAG papers": [{"PaperId": 2587913965, "PaperTitle": "excavating the hidden parallelism inside dram architectures with buffered compares", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "ibm"]}], "source": "ES"}, {"DBLP title": "Cross-Layer Optimization for Multilevel Cell STT-RAM Caches.", "DBLP authors": ["Xiuyuan Bi", "Mengjie Mao", "Danghui Wang", "Hai Helen Li"], "year": 2017, "MAG papers": [{"PaperId": 2591238502, "PaperTitle": "cross layer optimization for multilevel cell stt ram caches", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of pittsburgh", "duke university", "university of pittsburgh", "northwestern polytechnical university"]}], "source": "ES"}, {"DBLP title": "Automatic ReRAM SPICE Model Generation From Empirical Data for Fast ReRAM-Circuit Coevaluation.", "DBLP authors": ["JaeHyun Seo", "Sangheon Lee", "Kwangmin Kim", "Sooeun Lee", "Hyunsang Hwang", "Byungsub Kim"], "year": 2017, "MAG papers": [{"PaperId": 2587448511, "PaperTitle": "automatic reram spice model generation from empirical data for fast reram circuit coevaluation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "Analytical Models of High-Speed RLC Interconnect Delay for Complex and Real Poles.", "DBLP authors": ["Muhammad Sanaullah", "Masud H. Chowdhury"], "year": 2017, "MAG papers": [{"PaperId": 2583507132, "PaperTitle": "analytical models of high speed rlc interconnect delay for complex and real poles", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of missouri kansas city", "university of missouri kansas city"]}], "source": "ES"}, {"DBLP title": "Overloaded CDMA Crossbar for Network-On-Chip.", "DBLP authors": ["Khaled E. Ahmed", "Mohamed R. Rizk", "Mohammed M. Farag"], "year": 2017, "MAG papers": [{"PaperId": 2590480582, "PaperTitle": "overloaded cdma crossbar for network on chip", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["alexandria university", "alexandria university", "alexandria university"]}], "source": "ES"}, {"DBLP title": "Application of Machine Learning for Optimization of 3-D Integrated Circuits and Systems.", "DBLP authors": ["Sung Joo Park", "Bumhee Bae", "Joungho Kim", "Madhavan Swaminathan"], "year": 2017, "MAG papers": [{"PaperId": 2586276609, "PaperTitle": "application of machine learning for optimization of 3 d integrated circuits and systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["georgia institute of technology", "kaist", "kaist", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation.", "DBLP authors": ["Pouya Taatizadeh", "Nicola Nicolici"], "year": 2017, "MAG papers": [{"PaperId": 2589051953, "PaperTitle": "emulation infrastructure for the evaluation of hardware assertions for post silicon validation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mcmaster university", "mcmaster university"]}], "source": "ES"}, {"DBLP title": "Managing Trace Summaries to Minimize Stalls During Postsilicon Validation.", "DBLP authors": ["Sandeep Chandran", "Preeti Ranjan Panda", "Smruti R. Sarangi", "Ayan Bhattacharyya", "Deepak Chauhan", "Sharad Kumar"], "year": 2017, "MAG papers": [{"PaperId": 2590124858, "PaperTitle": "managing trace summaries to minimize stalls during postsilicon validation", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["indian institute of technology delhi", "indian institute of technology delhi", "nxp semiconductors", "nxp semiconductors", "indian institute of technology delhi", "indian institute of technology delhi"]}], "source": "ES"}, {"DBLP title": "Improving System-Level Lifetime Reliability of Multicore Soft Real-Time Systems.", "DBLP authors": ["Yue Ma", "Thidapat Chantem", "Robert P. Dick", "Xiaobo Sharon Hu"], "year": 2017, "MAG papers": [{"PaperId": 2594432035, "PaperTitle": "improving system level lifetime reliability of multicore soft real time systems", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["virginia tech", "university of notre dame", "university of michigan", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "Multikernel Data Partitioning With Channel on OpenCL-Based FPGAs.", "DBLP authors": ["Ze-ke Wang", "Johns Paul", "Bingsheng He", "Wei Zhang"], "year": 2017, "MAG papers": [{"PaperId": 2588542619, "PaperTitle": "multikernel data partitioning with channel on opencl based fpgas", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national university of singapore", "national university of singapore", "hong kong university of science and technology", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "A Memory-Based FFT Processor Design With Generalized Efficient Conflict-Free Address Schemes.", "DBLP authors": ["Kaifeng Xia", "Bin Wu", "Tao Xiong", "Tian-Chun Ye"], "year": 2017, "MAG papers": [{"PaperId": 2594399252, "PaperTitle": "a memory based fft processor design with generalized efficient conflict free address schemes", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "An Efficient O(N) Comparison-Free Sorting Algorithm.", "DBLP authors": ["Saleh Abdel-Hafeez", "Ann Gordon-Ross"], "year": 2017, "MAG papers": [{"PaperId": 2589627637, "PaperTitle": "an efficient o n comparison free sorting algorithm", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of florida", "jordan university of science and technology"]}], "source": "ES"}, {"DBLP title": "A 30-W 90% Efficiency Dual-Mode Controlled DC-DC Controller With Power Over Ethernet Interface for Power Device.", "DBLP authors": ["Yongyuan Li", "Zhangming Zhu"], "year": 2017, "MAG papers": [{"PaperId": 2589902102, "PaperTitle": "a 30 w 90 efficiency dual mode controlled dc dc controller with power over ethernet interface for power device", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["xidian university", "xidian university"]}], "source": "ES"}, {"DBLP title": "An 80.4% Peak Power Efficiency Adaptive Supply Class H Power Amplifier for Audio Applications.", "DBLP authors": ["Xiang Zhang", "Liter Siek"], "year": 2017, "MAG papers": [{"PaperId": 2590759237, "PaperTitle": "an 80 4 peak power efficiency adaptive supply class h power amplifier for audio applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "A Statistical Design Approach Using Fixed and Variable Width Transconductors for Positive-Feedback Gain-Enhancement OTAs.", "DBLP authors": ["Andrew Nicholson", "Astria Nur Irfansyah", "Julian Jenkins", "Tara Julia Hamilton", "Torsten Lehmann"], "year": 2017, "MAG papers": [{"PaperId": 2589538154, "PaperTitle": "a statistical design approach using fixed and variable width transconductors for positive feedback gain enhancement otas", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of new south wales", "university of sydney", "university of new south wales", null, "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology.", "DBLP authors": ["Aibin Yan", "Zhengfeng Huang", "Maoxiang Yi", "Xiumin Xu", "Yiming Ouyang", "Huaguo Liang"], "year": 2017, "MAG papers": [{"PaperId": 2587844224, "PaperTitle": "double node upset resilient latch design for nanoscale cmos technology", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["hefei university of technology", "hefei university of technology", "hefei university of technology", "anhui university", "hefei university of technology", "hefei university of technology"]}], "source": "ES"}, {"DBLP title": "Preweighted Linearized VCO Analog-to-Digital Converter.", "DBLP authors": ["Karama M. Al-Tamimi", "Kamal El-Sankary"], "year": 2017, "MAG papers": [{"PaperId": 2588522141, "PaperTitle": "preweighted linearized vco analog to digital converter", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["dalhousie university", "dalhousie university"]}], "source": "ES"}, {"DBLP title": "Selecting Replacements for Undetectable Path Delay Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "MAG papers": [{"PaperId": 2592725061, "PaperTitle": "selecting replacements for undetectable path delay faults", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "A Variation-Tolerant Near-Threshold Processor With Instruction-Level Error Correction.", "DBLP authors": ["Sheng Wang", "Chen Chen", "Xiaoyan Xiang", "Jian-Yi Meng"], "year": 2017, "MAG papers": [{"PaperId": 2598245580, "PaperTitle": "a variation tolerant near threshold processor with instruction level error correction", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["fudan university", "zhejiang university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "A Closed-Form Expression for Minimum Operating Voltage of CMOS D Flip-Flop.", "DBLP authors": ["Hiroshi Fuketa", "Shin-ichi O'Uchi", "Takashi Matsukawa"], "year": 2017, "MAG papers": [{"PaperId": 2603981070, "PaperTitle": "a closed form expression for minimum operating voltage of cmos d flip flop", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national institute of advanced industrial science and technology", "national institute of advanced industrial science and technology", "national institute of advanced industrial science and technology"]}], "source": "ES"}, {"DBLP title": "Temperature-Aware Dynamic Voltage Scaling to Improve Energy Efficiency of Near-Threshold Computing.", "DBLP authors": ["Saman Kiamehr", "Mojtaba Ebrahimi", "Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "year": 2017, "MAG papers": [{"PaperId": 2594429115, "PaperTitle": "temperature aware dynamic voltage scaling to improve energy efficiency of near threshold computing", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "A Word Line Pulse Circuit Technique for Reliable Magnetoelectric Random Access Memory.", "DBLP authors": ["Hochul Lee", "Albert Lee", "Shaodi Wang", "Farbod Ebrahimi", "Puneet Gupta", "Pedram Khalili Amiri", "Kang L. Wang"], "year": 2017, "MAG papers": [{"PaperId": 2594671655, "PaperTitle": "a word line pulse circuit technique for reliable magnetoelectric random access memory", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", null, "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "IcoNoClast: Tackling Voltage Noise in the NoC Power Supply Through Flow-Control and Routing Algorithms.", "DBLP authors": ["Prabal Basu", "Rajesh Jayashankara Shridevi", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2017, "MAG papers": [{"PaperId": 2600342741, "PaperTitle": "iconoclast tackling voltage noise in the noc power supply through flow control and routing algorithms", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["utah state university", "utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "Bridging Presilicon and Postsilicon Debugging by Instruction-Based Trace Signal Selection in Modern Processors.", "DBLP authors": ["Fatemeh Refan", "Bijan Alizadeh", "Zainalabedin Navabi"], "year": 2017, "MAG papers": [{"PaperId": 2596578331, "PaperTitle": "bridging presilicon and postsilicon debugging by instruction based trace signal selection in modern processors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of tehran", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "A Cost-Effective Fault Tolerance Technique for Functional TSV in 3-D ICs.", "DBLP authors": ["Raviteja P. Reddy", "Amit Acharyya", "S. Saqib Khursheed"], "year": 2017, "MAG papers": [{"PaperId": 2603592157, "PaperTitle": "a cost effective fault tolerance technique for functional tsv in 3 d ics", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of technology hyderabad", "university of liverpool", "indian institute of technology hyderabad"]}], "source": "ES"}, {"DBLP title": "Contrasting Laser Power Requirements of Wavelength-Routed Optical NoC Topologies Subject to the Floorplanning, Placement, and Routing Constraints of a 3-D-Stacked System.", "DBLP authors": ["Marta Ort\u00edn-Ob\u00f3n", "Mahdi Tala", "Luca Ramini", "V\u00edctor Vi\u00f1als Y\u00fafera", "Davide Bertozzi"], "year": 2017, "MAG papers": [{"PaperId": 2598904045, "PaperTitle": "contrasting laser power requirements of wavelength routed optical noc topologies subject to the floorplanning placement and routing constraints of a 3 d stacked system", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of zaragoza", "university of ferrara", "university of ferrara", "university of ferrara", "university of zaragoza"]}], "source": "ES"}, {"DBLP title": "Maximizing Common Idle Time on Multicore Processors With Shared Memory.", "DBLP authors": ["Chenchen Fu", "Yingchao Zhao", "Minming Li", "Chun Jason Xue"], "year": 2017, "MAG papers": [{"PaperId": 2592197752, "PaperTitle": "maximizing common idle time on multicore processors with shared memory", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["caritas institute of higher education", "city university of hong kong", "city university of hong kong", "city university of hong kong"]}], "source": "ES"}, {"DBLP title": "Design Methodologies for Low-Power 3-D ICs With Advanced Tier Partitioning.", "DBLP authors": ["Moongon Jung", "Taigon Song", "Yarui Peng", "Sung Kyu Lim"], "year": 2017, "MAG papers": [{"PaperId": 2594452194, "PaperTitle": "design methodologies for low power 3 d ics with advanced tier partitioning", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "intel"]}], "source": "ES"}, {"DBLP title": "Impact and Design Guideline of Monolithic 3-D IC at the 7-nm Technology Node.", "DBLP authors": ["Kyungwook Chang", "Kartik Acharya", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "year": 2017, "MAG papers": [{"PaperId": 2604226441, "PaperTitle": "impact and design guideline of monolithic 3 d ic at the 7 nm technology node", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", null, null]}], "source": "ES"}, {"DBLP title": "Adaptive In-Cache Streaming for Efficient Data Management.", "DBLP authors": ["Nuno Neves", "Pedro Tom\u00e1s", "Nuno Roma"], "year": 2017, "MAG papers": [{"PaperId": 2594960649, "PaperTitle": "adaptive in cache streaming for efficient data management", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["instituto superior tecnico", "instituto superior tecnico", "instituto superior tecnico"]}], "source": "ES"}, {"DBLP title": "Double Logarithmic Arithmetic Technique for Low-Power 3-D Graphics Applications.", "DBLP authors": ["Dina M. Ellaithy", "Magdy A. El-Moursy", "Ghada H. Ibrahim", "Amal Zaki", "Abdelhalim Zekry"], "year": 2017, "MAG papers": [{"PaperId": 2591659919, "PaperTitle": "double logarithmic arithmetic technique for low power 3 d graphics applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["mentor graphics", null, null, "ain shams university", null]}], "source": "ES"}, {"DBLP title": "CP-FPGA: Energy-Efficient Nonvolatile FPGA With Offline/Online Checkpointing Optimization.", "DBLP authors": ["Zhe Yuan", "Yongpan Liu", "Jinyang Li", "Jingtong Hu", "Chun Jason Xue", "Huazhong Yang"], "year": 2017, "MAG papers": [{"PaperId": 2599008996, "PaperTitle": "cp fpga energy efficient nonvolatile fpga with offline online checkpointing optimization", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tsinghua university", "tsinghua university", "oklahoma state university stillwater", "city university of hong kong", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "High-Current Drivability Fibonacci Charge Pump With Connect-Point-Shift Enhancement.", "DBLP authors": ["Hesheng Lin", "Wing Chun Chan", "Wai Kwong Lee", "Zhirong Chen", "Mansun Chan", "Min Zhang"], "year": 2017, "MAG papers": [{"PaperId": 2599346804, "PaperTitle": "high current drivability fibonacci charge pump with connect point shift enhancement", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["peking university", "hong kong university of science and technology", null, null, null, "peking university"]}], "source": "ES"}, {"DBLP title": "A Temperature Estimation Method Using the Ratio of Emitter-to-Base Voltages.", "DBLP authors": ["Sami Ur Rehman", "Ayman Shabra"], "year": 2017, "MAG papers": [{"PaperId": 2601197014, "PaperTitle": "a temperature estimation method using the ratio of emitter to base voltages", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["masdar institute of science and technology", "masdar institute of science and technology"]}], "source": "ES"}, {"DBLP title": "Security-Adaptive Voltage Conversion as a Lightweight Countermeasure Against LPA Attacks.", "DBLP authors": ["Weize Yu", "Sel\u00e7uk K\u00f6se"], "year": 2017, "MAG papers": [{"PaperId": 2593337505, "PaperTitle": "security adaptive voltage conversion as a lightweight countermeasure against lpa attacks", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of south florida", "university of south florida"]}], "source": "ES"}, {"DBLP title": "A Residue-to-Binary Converter for the Extended Four-Moduli Set {2n-1, 2n+1, 22n+1, 22n+p}.", "DBLP authors": ["Ahmad Hiasat"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Interspike-Interval-Based Analog Spike-Time-Dependent Encoder for Neuromorphic Processors.", "DBLP authors": ["Chenyuan Zhao", "Yang Yi", "Jialing Li", "Xin Fu", "Lingjia Liu"], "year": 2017, "MAG papers": [{"PaperId": 2608091720, "PaperTitle": "interspike interval based analog spike time dependent encoder for neuromorphic processors", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of kansas", "university of houston", "university of kansas", "university of kansas", "university of kansas"]}], "source": "ES"}, {"DBLP title": "On the Implementation of Computation-in-Memory Parallel Adder.", "DBLP authors": ["Hoang Anh Du Nguyen", "Lei Xie", "Mottaqiallah Taouil", "Razvan Nane", "Said Hamdioui", "Koen Bertels"], "year": 2017, "MAG papers": [{"PaperId": 2611901458, "PaperTitle": "on the implementation of computation in memory parallel adder", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology", "delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Deep Convolutional Neural Network Architecture With Reconfigurable Computation Patterns.", "DBLP authors": ["Fengbin Tu", "Shouyi Yin", "Peng Ouyang", "Shibin Tang", "Leibo Liu", "Shaojun Wei"], "year": 2017, "MAG papers": [{"PaperId": 2605487586, "PaperTitle": "deep convolutional neural network architecture with reconfigurable computation patterns", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters.", "DBLP authors": ["Pang-Yen Chou", "Nai-Chen Chen", "Mark Po-Hung Lin", "Helmut Graeb"], "year": 2017, "MAG papers": [{"PaperId": 2606983183, "PaperTitle": "matched routing common centroid 3 d mom capacitors for low power data converters", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "RTN in Scaled Transistors for On-Chip Random Seed Generation.", "DBLP authors": ["Abinash Mohanty", "Ketul B. Sutaria", "Hiromitsu Awano", "Takashi Sato", "Yu Cao"], "year": 2017, "MAG papers": [{"PaperId": 2606166920, "PaperTitle": "rtn in scaled transistors for on chip random seed generation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["arizona state university", "arizona state university", "arizona state university", "kyoto university", "hitachi"]}], "source": "ES"}, {"DBLP title": "Approximate Error Detection With Stochastic Checkers.", "DBLP authors": ["Neel Gala", "Swagath Venkataramani", "Anand Raghunathan", "V. Kamakoti"], "year": 2017, "MAG papers": [{"PaperId": 2604320671, "PaperTitle": "approximate error detection with stochastic checkers", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Negative Bias Temperature Instability and Gate Oxide Breakdown Modeling in Circuits With Die-to-Die Calibration Through Power Supply and Ground Signal Measurements.", "DBLP authors": ["Soonyoung Cha", "Taizhi Liu", "Linda Milor"], "year": 2017, "MAG papers": [{"PaperId": 2604429372, "PaperTitle": "negative bias temperature instability and gate oxide breakdown modeling in circuits with die to die calibration through power supply and ground signal measurements", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Mitigating Stuck Cell Failures in MLC NAND Flash Memory via Inferred Erasure Decoding.", "DBLP authors": ["Chaudhry Adnan Aslam", "Cai Kui", "Yong Liang Guan"], "year": 2017, "MAG papers": [{"PaperId": 2603499380, "PaperTitle": "mitigating stuck cell failures in mlc nand flash memory via inferred erasure decoding", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nanyang technological university", "nanyang technological university", "singapore university of technology and design"]}], "source": "ES"}, {"DBLP title": "High-Density 4T SRAM Bitcell in 14-nm 3-D CoolCube Technology Exploiting Assist Techniques.", "DBLP authors": ["Reda Boumchedda", "Jean-Philippe Noel", "Bastien Giraud", "Kaya Can Akyel", "Melanie Brocard", "David Turgis", "Edith Beign\u00e9"], "year": 2017, "MAG papers": [{"PaperId": 2607495906, "PaperTitle": "high density 4t sram bitcell in 14 nm 3 d coolcube technology exploiting assist techniques", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["stmicroelectronics", "university of grenoble", "university of grenoble", "stmicroelectronics", "university of grenoble", "university of grenoble", "university of grenoble"]}], "source": "ES"}, {"DBLP title": "Leveraging Unused Resources for Energy Optimization of FPGA Interconnect.", "DBLP authors": ["Safeen Huda", "Jason Helge Anderson"], "year": 2017, "MAG papers": [{"PaperId": 2612563535, "PaperTitle": "leveraging unused resources for energy optimization of fpga interconnect", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Context Management Scheme Optimization of Coarse-Grained Reconfigurable Architecture for Multimedia Applications.", "DBLP authors": ["Peng Cao", "Bo Liu", "Jinjiang Yang", "Jun Yang", "Meng Zhang", "Longxing Shi"], "year": 2017, "MAG papers": [{"PaperId": 2611538248, "PaperTitle": "context management scheme optimization of coarse grained reconfigurable architecture for multimedia applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["southeast university", "southeast university", "southeast university", "southeast university", "southeast university", "southeast university"]}], "source": "ES"}, {"DBLP title": "High-Throughput Ring-LWE Cryptoprocessors.", "DBLP authors": ["Claudia Patricia Renteria-Mejia", "Jaime Velasco-Medina"], "year": 2017, "MAG papers": [{"PaperId": 2616692762, "PaperTitle": "high throughput ring lwe cryptoprocessors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of valle", "university of valle"]}], "source": "ES"}, {"DBLP title": "A Processor and Cache Online Self-Testing Methodology for OS-Managed Platform.", "DBLP authors": ["Ching-Wen Lin", "Chung-Ho Chen"], "year": 2017, "MAG papers": [{"PaperId": 2612140429, "PaperTitle": "a processor and cache online self testing methodology for os managed platform", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "A 50-mA 99.2% Peak Current Efficiency, 250-ns Settling Time Digital Low-Dropout Regulator With Transient Enhanced PI Controller.", "DBLP authors": ["ChaiYong Lim", "Debashis Mandal", "Bertan Bakkaloglu", "Sayfe Kiaei"], "year": 2017, "MAG papers": [{"PaperId": 2598754932, "PaperTitle": "a 50 ma 99 2 peak current efficiency 250 ns settling time digital low dropout regulator with transient enhanced pi controller", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["arizona state university", "arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "A 0.9-5.8-GHz Software-Defined Receiver RF Front-End With Transformer-Based Current-Gain Boosting and Harmonic Rejection Calibration.", "DBLP authors": ["Liang Wu", "Alan W. L. Ng", "Shiyuan Zheng", "Hiu Fai Leung", "Yue Chao", "Alvin Li", "Howard C. Luong"], "year": 2017, "MAG papers": [{"PaperId": 2611501291, "PaperTitle": "a 0 9 5 8 ghz software defined receiver rf front end with transformer based current gain boosting and harmonic rejection calibration", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Design of Temperature-Aware Low-Voltage 8T SRAM in SOI Technology for High-Temperature Operation (25 %C-300 %C).", "DBLP authors": ["Ngoc Le Ba", "Tony Tae-Hyoung Kim"], "year": 2017, "MAG papers": [{"PaperId": 2605939216, "PaperTitle": "design of temperature aware low voltage 8t sram in soi technology for high temperature operation 25 c 300 c", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Self-Controlled High-Performance Precharge-Free Content-Addressable Memory.", "DBLP authors": ["Telajala Venkata Mahendra", "Sandeep Mishra", "Anup Dandapat"], "year": 2017, "MAG papers": [{"PaperId": 2604969897, "PaperTitle": "self controlled high performance precharge free content addressable memory", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national institute of technology meghalaya", "national institute of technology meghalaya", "national institute of technology meghalaya"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient and Process-Variation-Resilient Write Circuit Schemes for Spin Hall Effect MRAM Device.", "DBLP authors": ["Ramtin Zand", "Arman Roohi", "Ronald F. DeMara"], "year": 2017, "MAG papers": [{"PaperId": 2612484053, "PaperTitle": "energy efficient and process variation resilient write circuit schemes for spin hall effect mram device", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of central florida", "university of central florida", "university of central florida"]}], "source": "ES"}, {"DBLP title": "Investigation on the Worst Read Scenario of a ReRAM Crossbar Array.", "DBLP authors": ["Yelim Youn", "Kwangmin Kim", "Jae-Yoon Sim", "Hong-June Park", "Byungsub Kim"], "year": 2017, "MAG papers": [{"PaperId": 2726179886, "PaperTitle": "investigation on the worst read scenario of a reram crossbar array", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pohang university of science and technology", "lg electronics", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "A 0.65-V, 500-MHz Integrated Dynamic and Static RAM for Error Tolerant Applications.", "DBLP authors": ["Amit Kazimirsky", "Adam Teman", "Noa Edri", "Alexander Fish"], "year": 2017, "MAG papers": [{"PaperId": 2662219006, "PaperTitle": "a 0 65 v 500 mhz integrated dynamic and static ram for error tolerant applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["bar ilan university", "bar ilan university", "bar ilan university", "bar ilan university"]}], "source": "ES"}, {"DBLP title": "A Spatial and Temporal Locality-Aware Adaptive Cache Design With Network Optimization for Tiled Many-Core Architectures.", "DBLP authors": ["Mingyu Wang", "Zhaolin Li"], "year": 2017, "MAG papers": [{"PaperId": 2690265857, "PaperTitle": "a spatial and temporal locality aware adaptive cache design with network optimization for tiled many core architectures", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Cost-Effective Enhancement on Both Yield and Reliability for Cache Designs Based on Performance Degradation Tolerance.", "DBLP authors": ["Tong-Yu Hsieh", "Tsung-Liang Chih", "Mei-Jung Wu"], "year": 2017, "MAG papers": [{"PaperId": 2676317921, "PaperTitle": "cost effective enhancement on both yield and reliability for cache designs based on performance degradation tolerance", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "Array Termination Impacts in Advanced SRAM.", "DBLP authors": ["Randy W. Mann", "Sandeep Puri", "Sheng Xie", "Daniel Marienfeld", "Joseph Versaggi", "Bianzhu Fu", "Michael Gribelyuk", "Ratheesh R. Thankalekshmi", "Xiaoqiang Zhang", "Hui Zang", "Chad E. Weintraub"], "year": 2017, "MAG papers": [{"PaperId": 2656689024, "PaperTitle": "array termination impacts in advanced sram", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["globalfoundries", "globalfoundries", "globalfoundries", "globalfoundries", "globalfoundries", "globalfoundries", "globalfoundries", "globalfoundries", "globalfoundries", "globalfoundries", "globalfoundries"]}], "source": "ES"}, {"DBLP title": "Imitation Learning for Dynamic VFI Control in Large-Scale Manycore Systems.", "DBLP authors": ["Ryan Gary Kim", "Wonje Choi", "Zhuo Chen", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "year": 2017, "MAG papers": [{"PaperId": 2619632555, "PaperTitle": "imitation learning for dynamic vfi control in large scale manycore systems", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["carnegie mellon university", "washington state university", "washington state university", "carnegie mellon university", "carnegie mellon university", "washington state university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Stopping-Time Management of Smart Sensing Nodes Based on Tradeoffs Between Accuracy and Power Consumption.", "DBLP authors": ["Chen Hou", "Qianchuan Zhao"], "year": 2017, "MAG papers": [{"PaperId": 2735734952, "PaperTitle": "stopping time management of smart sensing nodes based on tradeoffs between accuracy and power consumption", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Efficient FPGA Mapping of Pipeline SDF FFT Cores.", "DBLP authors": ["Carl Ingemarsson", "Petter Kallstrom", "Fahad Qureshi", "Oscar Gustafsson"], "year": 2017, "MAG papers": [{"PaperId": 2724208071, "PaperTitle": "efficient fpga mapping of pipeline sdf fft cores", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["linkoping university", "linkoping university", "linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "End-to-End Analysis of Integration for Thermocouple-Based Sensors Into 3-D ICs.", "DBLP authors": ["Dawei Li", "Siddhartha Joshi", "Ji-Hoon Kim", "Seda Ogrenci Memik"], "year": 2017, "MAG papers": [{"PaperId": 2616372290, "PaperTitle": "end to end analysis of integration for thermocouple based sensors into 3 d ics", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern university", "northwestern university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Fast Stochastic Analysis of Electromigration in Power Distribution Networks.", "DBLP authors": ["Palkesh Jain", "Vivek Mishra", "Sachin S. Sapatnekar"], "year": 2017, "MAG papers": [{"PaperId": 2622562221, "PaperTitle": "fast stochastic analysis of electromigration in power distribution networks", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["synopsys", "university of minnesota", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Going Cooler With Timing-Constrained TeSHoP: A Temperature Sensing-Based Hotspot-Driven Placement Technique for FPGAs.", "DBLP authors": ["Weina Lu", "Yu Hu", "Jing Ye", "Xiaowei Li"], "year": 2017, "MAG papers": [{"PaperId": 2625561529, "PaperTitle": "going cooler with timing constrained teshop a temperature sensing based hotspot driven placement technique for fpgas", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Smart Grid on Chip: Work Load-Balanced On-Chip Power Delivery.", "DBLP authors": ["Divya Pathak", "Houman Homayoun", "Ioannis Savidis"], "year": 2017, "MAG papers": [{"PaperId": 2621714390, "PaperTitle": "smart grid on chip work load balanced on chip power delivery", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["drexel university", "george mason university", "drexel university"]}], "source": "ES"}, {"DBLP title": "All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters.", "DBLP authors": ["Shuai Chen", "Luke Wang", "Hong Zhang", "Rosanah Murugesu", "Dustin Dunwell", "Anthony Chan Carusone"], "year": 2017, "MAG papers": [{"PaperId": 2618866570, "PaperTitle": "all digital calibration of timing mismatch error in time interleaved analog to digital converters", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "university of toronto", "university of toronto", "university of toronto", null, "university of toronto"]}], "source": "ES"}, {"DBLP title": "Energy and Lifetime Optimizations for Dark Silicon Manycore Microprocessor Considering Both Hard and Soft Errors.", "DBLP authors": ["Taeyoung Kim", "Zeyu Sun", "Hai-Bao Chen", "Hai Wang", "Sheldon X.-D. Tan"], "year": 2017, "MAG papers": [{"PaperId": 2626889572, "PaperTitle": "energy and lifetime optimizations for dark silicon manycore microprocessor considering both hard and soft errors", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california riverside", null, "university of california riverside", "shanghai jiao tong university", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Current-Mode Triline Transceiver for Coded Differential Signaling Across On-Chip Global Interconnects.", "DBLP authors": ["Nijwm Wary", "Pradip Mandal"], "year": 2017, "MAG papers": [{"PaperId": 2623569191, "PaperTitle": "current mode triline transceiver for coded differential signaling across on chip global interconnects", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Algorithm and Architecture Design of Adaptive Filters With Error Nonlinearities.", "DBLP authors": ["Subrahmanyam Mula", "Vinay Chakravarthi Gogineni", "Anindya Sundar Dhar"], "year": 2017, "MAG papers": [{"PaperId": 2617234584, "PaperTitle": "algorithm and architecture design of adaptive filters with error nonlinearities", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Test-Point Insertion Efficiency Analysis for LBIST in High-Assurance Applications.", "DBLP authors": ["Miao He", "Gustavo K. Contreras", "Dat Tran", "LeRoy Winemberg", "Mark Tehranipoor"], "year": 2017, "MAG papers": [{"PaperId": 2625261669, "PaperTitle": "test point insertion efficiency analysis for lbist in high assurance applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of florida", "university of florida", "nxp semiconductors", "nxp semiconductors", "university of florida"]}], "source": "ES"}, {"DBLP title": "Using a Device State Library to Boost the Performance of TCAD Mixed-Mode Simulation.", "DBLP authors": ["Xiaoliang Dai", "Niraj K. Jha"], "year": 2017, "MAG papers": [{"PaperId": 2708719778, "PaperTitle": "using a device state library to boost the performance of tcad mixed mode simulation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "SPIDER: Sizing-Priority-Based Application-Driven Memory for Mobile Video Applications.", "DBLP authors": ["Na Gong", "Seyed Alireza Pourbakhsh", "Xiaowei Chen", "Xin Wang", "Dongliang Chen", "Jinhui Wang"], "year": 2017, "MAG papers": [{"PaperId": 2728721033, "PaperTitle": "spider sizing priority based application driven memory for mobile video applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["north dakota state university", "north dakota state university", "north dakota state university", "north dakota state university", "north dakota state university", "north dakota state university"]}], "source": "ES"}, {"DBLP title": "A 7.1-mW K/Ka-Band Mixer With Configurable Bondwire Resonators in 65-nm CMOS.", "DBLP authors": ["Chun-Hsing Li", "Chun-Lin Ko", "Ming-Ching Kuo", "Da-Chiang Chang"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Calibration of Floating-Gate SoC FPAA System.", "DBLP authors": ["Sihwan Kim", "Sahil Shah", "Jennifer Hasler"], "year": 2017, "MAG papers": [{"PaperId": 2725858331, "PaperTitle": "calibration of floating gate soc fpaa system", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Design of an Area-Effcient Million-Bit Integer Multiplier Using Double Modulus NTT.", "DBLP authors": ["Xiang Feng", "Shuguo Li"], "year": 2017, "MAG papers": [{"PaperId": 2606100026, "PaperTitle": "design of an area effcient million bit integer multiplier using double modulus ntt", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "A Fast and Low-Complexity Operator for the Computation of the Arctangent of a Complex Number.", "DBLP authors": ["Vicente Torres", "Javier Valls"], "year": 2017, "MAG papers": [{"PaperId": 2616426539, "PaperTitle": "a fast and low complexity operator for the computation of the arctangent of a complex number", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of valencia", "polytechnic university of valencia"]}], "source": "ES"}, {"DBLP title": "Efficient Critical Path Identification Based on Viability Analysis Method Considering Process Variations.", "DBLP authors": ["Sheis Abolma'ali", "Nika Mansouri-Ghiasi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2017, "MAG papers": [{"PaperId": 2617028814, "PaperTitle": "efficient critical path identification based on viability analysis method considering process variations", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of southern california", "university of tehran", "university of tehran", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Object Detection Using Semantic Decomposition.", "DBLP authors": ["Priyadarshini Panda", "Swagath Venkataramani", "Abhronil Sengupta", "Anand Raghunathan", "Kaushik Roy"], "year": 2017, "MAG papers": [{"PaperId": 2337758703, "PaperTitle": "energy efficient object detection using semantic decomposition", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Thermomechanical Stress-Aware Management for 3-D IC Designs.", "DBLP authors": ["Qiaosha Zou", "Eren Kursun", "Yuan Xie"], "year": 2017, "MAG papers": [{"PaperId": 2654970281, "PaperTitle": "thermomechanical stress aware management for 3 d ic designs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["columbia university", "zhejiang university of science and technology", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing.", "DBLP authors": ["Arash Ardakani", "Fran\u00e7ois Leduc-Primeau", "Naoya Onizawa", "Takahiro Hanyu", "Warren J. Gross"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices.", "DBLP authors": ["Michael Gautschi", "Pasquale Davide Schiavone", "Andreas Traber", "Igor Loi", "Antonio Pullini", "Davide Rossi", "Eric Flamand", "Frank K. G\u00fcrkaynak", "Luca Benini"], "year": 2017, "MAG papers": [{"PaperId": 2507785513, "PaperTitle": "near threshold risc v core with dsp extensions for scalable iot endpoint devices", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["eth zurich", "eth zurich", "eth zurich", "eth zurich", "eth zurich", null, null, "eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "A 17.5-fJ/bit Energy-Efficient Analog SRAM for Mixed-Signal Processing.", "DBLP authors": ["Jinsu Lee", "Dongjoo Shin", "Youchang Kim", "Hoi-Jun Yoo"], "year": 2017, "MAG papers": [{"PaperId": 2589696891, "PaperTitle": "a 17 5 fj bit energy efficient analog sram for mixed signal processing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Area/Energy-Efficient Gammatone Filters Based on Stochastic Computation.", "DBLP authors": ["Naoya Onizawa", "Shunsuke Koshita", "Shuichi Sakamoto", "Masahide Abe", "Masayuki Kawamata", "Takahiro Hanyu"], "year": 2017, "MAG papers": [{"PaperId": 2604844909, "PaperTitle": "area energy efficient gammatone filters based on stochastic computation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tohoku university", "tohoku university", "tohoku university", "tohoku university", "tohoku university", "tohoku university"]}], "source": "ES"}, {"DBLP title": "Resilience-Aware Frequency Tuning for Neural-Network-Based Approximate Computing Chips.", "DBLP authors": ["Ying Wang", "Jiachao Deng", "Yuntan Fang", "Huawei Li", "Xiaowei Li"], "year": 2017, "MAG papers": [{"PaperId": 2601128462, "PaperTitle": "resilience aware frequency tuning for neural network based approximate computing chips", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Accuracy-Aware Power Management for Many-Core Systems Running Error-Resilient Applications.", "DBLP authors": ["Anil Kanduri", "Mohammad Hashem Haghbayan", "Amir M. Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Hannu Tenhunen", "Nikil D. Dutt"], "year": 2017, "MAG papers": [{"PaperId": 2610006549, "PaperTitle": "accuracy aware power management for many core systems running error resilient applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california irvine", "vienna university of technology", "university of turku", "university of turku", "university of turku", "university of turku", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Accelerating Recurrent Neural Networks: A Memory-Efficient Approach.", "DBLP authors": ["Zhisheng Wang", "Jun Lin", "Zhongfeng Wang"], "year": 2017, "MAG papers": [{"PaperId": 2730834423, "PaperTitle": "accelerating recurrent neural networks a memory efficient approach", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nanjing university", "nanjing university", "nanjing university"]}], "source": "ES"}, {"DBLP title": "An Efficient Hierarchical Banking Structure for Algorithmic Multiported Memory on FPGA.", "DBLP authors": ["Bo-Cheng Charles Lai", "Kun-Hua Huang"], "year": 2017, "MAG papers": [{"PaperId": 2730439614, "PaperTitle": "an efficient hierarchical banking structure for algorithmic multiported memory on fpga", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A Flexible Divide-and-Conquer MPSoC Architecture for MIMO Interference Cancellation.", "DBLP authors": ["Luechao Yuan", "Cang Liu", "Chuan Tang", "Shan Huang", "Anupam Chattopadhyay", "Gerd Ascheid", "Zuocheng Xing"], "year": 2017, "MAG papers": [{"PaperId": 2741733529, "PaperTitle": "a flexible divide and conquer mpsoc architecture for mimo interference cancellation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "rwth aachen university", "national university of defense technology", "chinese academy of sciences", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "Variation-Aware Reliable Many-Core System Design by Exploiting Inherent Core Redundancy.", "DBLP authors": ["Huai-Ting Li", "Ching-Yao Chou", "Yuan-Ting Hsieh", "Wei-Ching Chu", "An-Yeu Wu"], "year": 2017, "MAG papers": [{"PaperId": 2673910715, "PaperTitle": "variation aware reliable many core system design by exploiting inherent core redundancy", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Low-Complexity Digit-Level Systolic Gaussian Normal Basis Multiplier.", "DBLP authors": ["Qiliang Shao", "Zhenji Hu", "Shaobo Chen", "Pingxiuqi Chen", "Jiafeng Xie"], "year": 2017, "MAG papers": [{"PaperId": 2736255840, "PaperTitle": "low complexity digit level systolic gaussian normal basis multiplier", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["wright state university", "shanghai university of finance and economics", "wright state university", "wright state university", "wright state university"]}], "source": "ES"}, {"DBLP title": "Time-Domain Arithmetic Logic Unit With Built-In Interconnect.", "DBLP authors": ["Aurangozeb", "A. K. M. Delwar Hossain", "Can Ni", "Quazi Sharar", "Masum Hossain"], "year": 2017, "MAG papers": [{"PaperId": 2737902658, "PaperTitle": "time domain arithmetic logic unit with built in interconnect", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of alberta", "university of alberta", "university of alberta", "university of alberta", "university of alberta"]}], "source": "ES"}, {"DBLP title": "Lossless Compression Decoders for Bitstreams and Software Binaries Based on High-Level Synthesis.", "DBLP authors": ["Jian Yan", "Junqi Yuan", "Philip Heng Wai Leong", "Wayne Luk", "Lingli Wang"], "year": 2017, "MAG papers": [{"PaperId": 2713141851, "PaperTitle": "lossless compression decoders for bitstreams and software binaries based on high level synthesis", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of sydney", "imperial college london", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "High-Level Energy Estimation for Submicrometric TSV Arrays.", "DBLP authors": ["Lennart Bamberg", "Alberto Garc\u00eda Ortiz"], "year": 2017, "MAG papers": [{"PaperId": 2731191479, "PaperTitle": "high level energy estimation for submicrometric tsv arrays", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "From Pthreads to Multicore Hardware Systems in LegUp High-Level Synthesis for FPGAs.", "DBLP authors": ["Jongsok Choi", "Stephen Dean Brown", "Jason Helge Anderson"], "year": 2017, "MAG papers": [{"PaperId": 2742200817, "PaperTitle": "from pthreads to multicore hardware systems in legup high level synthesis for fpgas", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Electromigration-Aware Local-Via Allocation in Power/Ground TSVs of 3-D ICs.", "DBLP authors": ["Shengcheng Wang", "Mehdi Baradaran Tahoori"], "year": 2017, "MAG papers": [{"PaperId": 2729676274, "PaperTitle": "electromigration aware local via allocation in power ground tsvs of 3 d ics", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Process/Voltage/Temperature-Variation-Aware Design and Comparative Study of Transition-Detector-Based Error-Detecting Latches for Timing-Error-Resilient Pipelined Systems.", "DBLP authors": ["Jinn-Shyan Wang", "Shih-Nung Wei"], "year": 2017, "MAG papers": [{"PaperId": 2735184371, "PaperTitle": "process voltage temperature variation aware design and comparative study of transition detector based error detecting latches for timing error resilient pipelined systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "An Adaptive PAM-4 Analog Equalizer With Boosting-State Detection in the Time Domain.", "DBLP authors": ["Shunbin Li", "Yingtao Jiang", "Peng Liu"], "year": 2017, "MAG papers": [{"PaperId": 2735971635, "PaperTitle": "an adaptive pam 4 analog equalizer with boosting state detection in the time domain", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["zhejiang university", "zhejiang university", "university of nevada las vegas"]}], "source": "ES"}, {"DBLP title": "A Noise-Power-Area Optimized Biosensing Front End for Wireless Body Sensor Nodes and Medical Implantable Devices.", "DBLP authors": ["Hansraj Bhamra", "John Lynch", "Matthew Ward", "Pedro Irazoqui"], "year": 2017, "MAG papers": [{"PaperId": 2731271585, "PaperTitle": "a noise power area optimized biosensing front end for wireless body sensor nodes and medical implantable devices", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "A DAC With an Impedance Attenuator and Distortion Analysis Using Volterra Series.", "DBLP authors": ["Sang Min Lee", "Namsoo Kim", "Derui Kong", "Dongwon Seo"], "year": 2017, "MAG papers": [{"PaperId": 2735468522, "PaperTitle": "a dac with an impedance attenuator and distortion analysis using volterra series", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california san diego", "broadcom", "samsung", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Hardware Trojan Detection Through Chip-Free Electromagnetic Side-Channel Statistical Analysis.", "DBLP authors": ["Jiaji He", "Yiqiang Zhao", "Xiaolong Guo", "Yier Jin"], "year": 2017, "MAG papers": [{"PaperId": 2739579953, "PaperTitle": "hardware trojan detection through chip free electromagnetic side channel statistical analysis", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["tianjin university", "university of florida", "tianjin university", "university of florida"]}], "source": "ES"}, {"DBLP title": "Embedded Deterministic Test Points.", "DBLP authors": ["Cesar Acero", "Derek Feltham", "Yingdi Liu", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Marek Patyra", "Janusz Rajski", "Sudhakar M. Reddy", "Jerzy Tyszer", "Justyna Zawada"], "year": 2017, "MAG papers": [{"PaperId": 2726285617, "PaperTitle": "embedded deterministic test points", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel", "poznan university of technology", "mentor graphics", "mentor graphics", "intel", "mentor graphics", "university of iowa", "university of iowa", "intel", "poznan university of technology"]}], "source": "ES"}, {"DBLP title": "Low-VDD Operation of SRAM Synaptic Array for Implementing Ternary Neural Network.", "DBLP authors": ["Xiaoyu Sun", "Rui Liu", "Yi-Ju Chen", "Hsiao-Yun Chiu", "Wei-Hao Chen", "Meng-Fan Chang", "Shimeng Yu"], "year": 2017, "MAG papers": [{"PaperId": 2739808560, "PaperTitle": "low vdd operation of sram synaptic array for implementing ternary neural network", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "arizona state university", "arizona state university", "arizona state university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Fast Background Calibration of Sampling Timing Skew in SHA-Less Pipeline ADCs.", "DBLP authors": ["Antonio J. Gin\u00e9s", "Eduardo J. Peral\u00edas", "Adoraci\u00f3n Rueda"], "year": 2017, "MAG papers": [{"PaperId": 2735728047, "PaperTitle": "fast background calibration of sampling timing skew in sha less pipeline adcs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of seville", "university of seville", "university of seville"]}], "source": "ES"}, {"DBLP title": "Fast Binary Counters Based on Symmetric Stacking.", "DBLP authors": ["Christopher Fritz", "Adly T. Fam"], "year": 2017, "MAG papers": [{"PaperId": 2735056053, "PaperTitle": "fast binary counters based on symmetric stacking", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university at buffalo", "university at buffalo"]}], "source": "ES"}, {"DBLP title": "Architecture Design of a Memory Subsystem for Massive MIMO Baseband Processing.", "DBLP authors": ["Yangxurui Liu", "Liang Liu", "Viktor \u00d6wall"], "year": 2017, "MAG papers": [{"PaperId": 2744407724, "PaperTitle": "architecture design of a memory subsystem for massive mimo baseband processing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["lund university", "lund university", "lund university"]}], "source": "ES"}, {"DBLP title": "DVFS-Based Long-Term Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes.", "DBLP authors": ["Tongda Wu", "Yongpan Liu", "Daming Zhang", "Jinyang Li", "Xiaobo Sharon Hu", "Chun Jason Xue", "Huazhong Yang"], "year": 2017, "MAG papers": [{"PaperId": 2749471886, "PaperTitle": "dvfs based long term task scheduling for dual channel solar powered sensor nodes", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of notre dame", "tsinghua university", "tsinghua university", "city university of hong kong", null, "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "A Hysteretic Switched-Capacitor DC-DC Converter With Optimal Output Ripple and Fast Transient Response.", "DBLP authors": ["Zhekai Xiao", "Anh Khoa Bui", "Liter Siek"], "year": 2017, "MAG papers": [{"PaperId": 2741675829, "PaperTitle": "a hysteretic switched capacitor dc dc converter with optimal output ripple and fast transient response", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "An External Capacitor-Less Ultralow-Dropout Regulator Using a Loop-Gain Stabilizing Technique for High Power-Supply Rejection Over a Wide Range of Load Current.", "DBLP authors": ["Younghyun Lim", "Jeonghyun Lee", "Yongsun Lee", "Seong-Sik Song", "Hong-Teuk Kim", "Ockgoo Lee", "Jaehyouk Choi"], "year": 2017, "MAG papers": [{"PaperId": 2753623462, "PaperTitle": "an external capacitor less ultralow dropout regulator using a loop gain stabilizing technique for high power supply rejection over a wide range of load current", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ulsan national institute of science and technology", "pusan national university", "ulsan national institute of science and technology", "ulsan national institute of science and technology", "broadcom", "ulsan national institute of science and technology", "lg electronics"]}], "source": "ES"}, {"DBLP title": "Efficiency, Stability, and Reliability Implications of Unbalanced Current Sharing Among Distributed On-Chip Voltage Regulators.", "DBLP authors": ["Longfei Wang", "S. Karen Khatamifard", "Orhun Aras Uzun", "Ulya R. Karpuzcu", "Sel\u00e7uk K\u00f6se"], "year": 2017, "MAG papers": [{"PaperId": 2752541285, "PaperTitle": "efficiency stability and reliability implications of unbalanced current sharing among distributed on chip voltage regulators", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of minnesota", "university of south florida", "university of south florida", "university of south florida", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Low-Power 19-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes.", "DBLP authors": ["Jin-Fa Lin", "Ming-Hwa Sheu", "Yin-Tsung Hwang", "Chen-Syuan Wong", "Ming-Yan Tsai"], "year": 2017, "MAG papers": [{"PaperId": 2741248434, "PaperTitle": "low power 19 transistor true single phase clocking flip flop design based on logic structure reduction schemes", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["chaoyang university of technology", "national yunlin university of science and technology", "national yunlin university of science and technology", "national yunlin university of science and technology", "national chung hsing university"]}], "source": "ES"}, {"DBLP title": "Logic Design Partitioning for Stacked Power Domains.", "DBLP authors": ["Kristof Blutman", "Hamed Fatemi", "Ajay Kapoor", "Andrew B. Kahng", "Jiajia Li", "Jos\u00e9 Pineda de Gyvez"], "year": 2017, "MAG papers": [{"PaperId": 2740324036, "PaperTitle": "logic design partitioning for stacked power domains", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nxp semiconductors", "nxp semiconductors", "university of california san diego", "nxp semiconductors", "nxp semiconductors", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Adaptive Bus Encoding for Transition Reduction on Off-Chip Buses With Dynamically Varying Switching Characteristics.", "DBLP authors": ["Sumantra Sarkar", "Ayan Biswas", "Anindya Sundar Dhar", "Rahul M. Rao"], "year": 2017, "MAG papers": [{"PaperId": 2745252564, "PaperTitle": "adaptive bus encoding for transition reduction on off chip buses with dynamically varying switching characteristics", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "ibm"]}], "source": "ES"}, {"DBLP title": "Domain Wall Interconnections for NML.", "DBLP authors": ["Fabrizio Cairo", "Marco Vacca", "Giovanna Turvani", "Maurizio Zamboni", "Mariagrazia Graziano"], "year": 2017, "MAG papers": [{"PaperId": 2751373481, "PaperTitle": "domain wall interconnections for nml", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Exposing Approximate Computing Optimizations at Different Levels: From Behavioral to Gate-Level.", "DBLP authors": ["Siyuan Xu", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2017, "MAG papers": [{"PaperId": 2746351350, "PaperTitle": "exposing approximate computing optimizations at different levels from behavioral to gate level", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at dallas", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "Modeling of Joule Heating Induced Effects in Multiwall Carbon Nanotube Interconnects.", "DBLP authors": ["K. M. Mohsin", "Ashok Srivastava"], "year": 2017, "MAG papers": [{"PaperId": 2753642268, "PaperTitle": "modeling of joule heating induced effects in multiwall carbon nanotube interconnects", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["louisiana state university", "louisiana state university"]}], "source": "ES"}, {"DBLP title": "A Comprehensive Reliability Assessment of Fault-Resilient Network-on-Chip Using Analytical Model.", "DBLP authors": ["Khanh N. Dang", "Akram Ben Ahmed", "Xuan-Tu Tran", "Yuichi Okuyama", "Abderazek Ben Abdallah"], "year": 2017, "MAG papers": [{"PaperId": 2750083033, "PaperTitle": "a comprehensive reliability assessment of fault resilient network on chip using analytical model", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["keio university", "university of aizu", "university of aizu", "university of engineering and technology lahore", "university of aizu"]}], "source": "ES"}, {"DBLP title": "An Interference-Robust Reconfigurable Receiver With Automatic Frequency-Calibrated LNA in 65-nm CMOS.", "DBLP authors": ["Xinwang Zhang", "Zipeng Chen", "Yanqiang Gao", "Feng Ma", "Jiachen Hao", "Guodong Zhu", "Baoyong Chi"], "year": 2017, "MAG papers": [{"PaperId": 2745867347, "PaperTitle": "an interference robust reconfigurable receiver with automatic frequency calibrated lna in 65 nm cmos", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "A Study of the Effect of RRAM Reliability Soft Errors on the Performance of RRAM-Based Neuromorphic Systems.", "DBLP authors": ["Amr M. S. Tosson", "Shimeng Yu", "Mohab H. Anis", "Lan Wei"], "year": 2017, "MAG papers": [{"PaperId": 2745363217, "PaperTitle": "a study of the effect of rram reliability soft errors on the performance of rram based neuromorphic systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["arizona state university", "university of waterloo", "university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "A Low Area Overhead NBTI/PBTI Sensor for SRAM Memories.", "DBLP authors": ["Maryam Karimi", "Nezam Rohbani", "Seyed Ghassem Miremadi"], "year": 2017, "MAG papers": [{"PaperId": 2750392872, "PaperTitle": "a low area overhead nbti pbti sensor for sram memories", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "Handling Physical-Layer Deadlock Caused by Permanent Faults in Quasi-Delay-Insensitive Networks-on-Chip.", "DBLP authors": ["Guangda Zhang", "Wei Song", "Jim D. Garside", "Javier Navaridas", "Zhiying Wang"], "year": 2017, "MAG papers": [{"PaperId": 2728002227, "PaperTitle": "handling physical layer deadlock caused by permanent faults in quasi delay insensitive networks on chip", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national university of defense technology", "university of manchester", "university of manchester", "university of manchester", "university of manchester"]}], "source": "ES"}, {"DBLP title": "A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-Voltage Output Buffer.", "DBLP authors": ["Tzung-Je Lee", "Tsung-Yi Tsai", "Wei Lin", "U-Fat Chio", "Chua-Chin Wang"], "year": 2017, "MAG papers": [{"PaperId": 2748943309, "PaperTitle": "a dynamic leakage and slew rate compensation circuit for 40 nm cmos mixed voltage output buffer", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of macau", "national sun yat sen university", "national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "Achieving Theoretical Limit of SFDR in Pipelined ADCs.", "DBLP authors": ["Vineeth Sarma", "Chithira Ravi", "Bibhu Datta Sahoo"], "year": 2017, "MAG papers": [{"PaperId": 2743823487, "PaperTitle": "achieving theoretical limit of sfdr in pipelined adcs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["amrita vishwa vidyapeetham", "amrita vishwa vidyapeetham", "amrita vishwa vidyapeetham"]}], "source": "ES"}, {"DBLP title": "A Simple Miller Compensation With Essential Bandwidth Improvement.", "DBLP authors": ["Jos\u00e9 M. Algueta Miguel", "Jaime Ram\u00edrez-Angulo", "Enrique Mirazo", "Antonio J. L\u00f3pez-Mart\u00edn", "Ram\u00f3n Gonz\u00e1lez Carvajal"], "year": 2017, "MAG papers": [{"PaperId": 2744317918, "PaperTitle": "a simple miller compensation with essential bandwidth improvement", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of navarra", "university of navarra", null, "university of seville", null]}], "source": "ES"}, {"DBLP title": "A Low-Power High-Speed Hybrid ADC With Merged Sample-and-Hold and DAC Functions for Efficient Subranging Time-Interleaved Operation.", "DBLP authors": ["Seyed Alireza Zahrai", "Marina Zlochisti", "Nicolas Le Dortz", "Marvin Onabajo"], "year": 2017, "MAG papers": [{"PaperId": 2751494947, "PaperTitle": "a low power high speed hybrid adc with merged sample and hold and dac functions for efficient subranging time interleaved operation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["northeastern university", "northeastern university", "northeastern university", "analog devices"]}], "source": "ES"}, {"DBLP title": "Poly-Si-Based Physical Unclonable Functions.", "DBLP authors": ["Hao-Ting Shen", "Fahim Rahman", "Bicky Shakya", "Xiaolin Xu", "Mark Tehranipoor", "Domenic Forte"], "year": 2017, "MAG papers": [{"PaperId": 2747635692, "PaperTitle": "poly si based physical unclonable functions", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "A Switched-Capacitor-Controlled Digital-Current Modulated Class-E Transmitter.", "DBLP authors": ["Wen Yuan", "Jeffrey S. Walling"], "year": 2017, "MAG papers": [{"PaperId": 2749181727, "PaperTitle": "a switched capacitor controlled digital current modulated class e transmitter", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of utah", "university of utah"]}], "source": "ES"}, {"DBLP title": "LoCCo-Based Scan Chain Stitching for Low-Power DFT.", "DBLP authors": ["Shalini Pathak", "Anuj Grover", "Mausumi Pohit", "Nitin Bansal"], "year": 2017, "MAG papers": [{"PaperId": 2748946592, "PaperTitle": "locco based scan chain stitching for low power dft", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["stmicroelectronics", null, "gautam buddha university", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Design of Reliable SoCs With BIST Hardware and Machine Learning.", "DBLP authors": ["Mehdi Sadi", "Gustavo K. Contreras", "Jifeng Chen", "LeRoy Winemberg", "Mark Tehranipoor"], "year": 2017, "MAG papers": [{"PaperId": 2749738834, "PaperTitle": "design of reliable socs with bist hardware and machine learning", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nxp semiconductors", "nxp semiconductors", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "In-DRAM Data Initialization.", "DBLP authors": ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "year": 2017, "MAG papers": [{"PaperId": 2750192944, "PaperTitle": "in dram data initialization", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaist", "kaist", "kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Low-Complexity Methodology for Complex Square-Root Computation.", "DBLP authors": ["Suresh Mopuri", "Amit Acharyya"], "year": 2017, "MAG papers": [{"PaperId": 2750796506, "PaperTitle": "low complexity methodology for complex square root computation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology hyderabad", "indian institute of technology hyderabad"]}], "source": "ES"}, {"DBLP title": "An R2R-DAC-Based Architecture for Equalization-Equipped Voltage-Mode PAM-4 Wireline Transmitter Design.", "DBLP authors": ["Boyu Hu", "Yuan Du", "Rulin Huang", "Jeffrey Lee", "Young-Kai Chen", "Mau-Chung Frank Chang"], "year": 2017, "MAG papers": [{"PaperId": 2745689479, "PaperTitle": "an r2r dac based architecture for equalization equipped voltage mode pam 4 wireline transmitter design", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california los angeles", "bell labs", "university of california los angeles", "bell labs", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Using Scan Side Channel to Detect IP Theft.", "DBLP authors": ["Leonid Azriel", "Ran Ginosar", "Shay Gueron", "Avi Mendelson"], "year": 2017, "MAG papers": [{"PaperId": 2724820326, "PaperTitle": "using scan side channel to detect ip theft", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technion israel institute of technology", "university of haifa", "technion israel institute of technology", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "AES Datapath Optimization Strategies for Low-Power Low-Energy Multisecurity-Level Internet-of-Things Applications.", "DBLP authors": ["Duy-Hieu Bui", "Diego Puschini", "Simone Bacles-Min", "Edith Beign\u00e9", "Xuan-Tu Tran"], "year": 2017, "MAG papers": [{"PaperId": 2727299004, "PaperTitle": "aes datapath optimization strategies for low power low energy multisecurity level internet of things applications", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null, "university of engineering and technology lahore"]}], "source": "ES"}, {"DBLP title": "Securing the PRESENT Block Cipher Against Combined Side-Channel Analysis and Fault Attacks.", "DBLP authors": ["Thomas De Cnudde", "Svetla Nikova"], "year": 2017, "MAG papers": [{"PaperId": 2676406993, "PaperTitle": "securing the present block cipher against combined side channel analysis and fault attacks", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "A Flexible Wildcard-Pattern Matching Accelerator via Simultaneous Discrete Finite Automata.", "DBLP authors": ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Yin-Chi Peng", "Ya-Han Tsao", "Yen-Ning Chiang", "Wei-Cheng Zhao", "Meng-Fan Chang", "Tien-Fu Chen"], "year": 2017, "MAG papers": [{"PaperId": 2591992042, "PaperTitle": "a flexible wildcard pattern matching accelerator via simultaneous discrete finite automata", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national tsing hua university", "national tsing hua university", "national chiao tung university", "national tsing hua university", "national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "An On-Chip Technique to Detect Hardware Trojans and Assist Counterfeit Identification.", "DBLP authors": ["Maxime Lecomte", "Jacques Fournier", "Philippe Maurine"], "year": 2017, "MAG papers": [{"PaperId": 2558627660, "PaperTitle": "an on chip technique to detect hardware trojans and assist counterfeit identification", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Chaotic Encrypted Polar Coding Scheme for General Wiretap Channel.", "DBLP authors": ["Yizhi Zhao", "Xuecheng Zou", "Zhaojun Lu", "Zhenglin Liu"], "year": 2017, "MAG papers": [{"PaperId": 2570418557, "PaperTitle": "chaotic encrypted polar coding scheme for general wiretap channel", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "ULV-Turbo Cache for an Instantaneous Performance Boost on Asymmetric Architectures.", "DBLP authors": ["Po-Hao Wang", "Yung-Chen Chien", "Shang-Jen Tsai", "Xuan-Yu Lin", "Rizal Tanjung", "Yi-Sian Lin", "Shu-Wei Syu", "Tay-Jyi Lin", "Jinn-Shyan Wang", "Tien-Fu Chen"], "year": 2017, "MAG papers": [{"PaperId": 2568151702, "PaperTitle": "ulv turbo cache for an instantaneous performance boost on asymmetric architectures", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chung cheng university", "national chung cheng university", "national chung cheng university", "national chiao tung university", "national chiao tung university", "national chiao tung university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Side-Channel Attack Countermeasure With Awareness and Hybrid Configuration Based on It.", "DBLP authors": ["Xiangyu Li", "Chaoqun Yang", "Jiangsha Ma", "Yongchang Liu", "Shujuan Yin"], "year": 2017, "MAG papers": [{"PaperId": 2758674407, "PaperTitle": "energy efficient side channel attack countermeasure with awareness and hybrid configuration based on it", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, "beijing information science technology university", "tsinghua university", "beijing information science technology university"]}], "source": "ES"}, {"DBLP title": "A Process-Independent and Highly Linear DCO for Crowded Heterogeneous IoT Devices in 65-nm CMOS.", "DBLP authors": ["J. Gorji", "M. B. Ghaznavi-Ghoushchi"], "year": 2017, "MAG papers": [{"PaperId": 2637372203, "PaperTitle": "a process independent and highly linear dco for crowded heterogeneous iot devices in 65 nm cmos", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shahed university", "shahed university"]}], "source": "ES"}, {"DBLP title": "Vulnerability Analysis of Trivium FPGA Implementations.", "DBLP authors": ["F. E. Potestad-Ordonez", "C. J. Jim\u00e9nez-Fern\u00e1ndez", "M. Valencia-Barrero"], "year": 2017, "MAG papers": [{"PaperId": 2756729278, "PaperTitle": "vulnerability analysis of trivium fpga implementations", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["spanish national research council", "spanish national research council", "spanish national research council"]}], "source": "ES"}, {"DBLP title": "Automatic Code Converter Enhanced PCH Framework for SoC Trust Verification.", "DBLP authors": ["Xiaolong Guo", "Raj Gautam Dutta", "Prabhat Mishra", "Yier Jin"], "year": 2017, "MAG papers": [{"PaperId": 2762373765, "PaperTitle": "automatic code converter enhanced pch framework for soc trust verification", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of central florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Multiradix Trivium Implementations for Low-Power IoT Hardware.", "DBLP authors": ["J. M. Mora-Guti\u00e9rrez", "C. J. Jim\u00e9nez-Fern\u00e1ndez", "M. Valencia-Barrero"], "year": 2017, "MAG papers": [{"PaperId": 2753245706, "PaperTitle": "multiradix trivium implementations for low power iot hardware", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["spanish national research council", "spanish national research council", "spanish national research council"]}], "source": "ES"}, {"DBLP title": "Are Proximity Attacks a Threat to the Security of Split Manufacturing of Integrated Circuits?", "DBLP authors": ["Jonathon Maga\u00f1a", "Daohang Shi", "Jackson Melchert", "Azadeh Davoodi"], "year": 2017, "MAG papers": [{"PaperId": 2762256361, "PaperTitle": "are proximity attacks a threat to the security of split manufacturing of integrated circuits", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Security Beyond CMOS: Fundamentals, Applications, and Roadmap.", "DBLP authors": ["Fahim Rahman", "Bicky Shakya", "Xiaolin Xu", "Domenic Forte", "Mark Tehranipoor"], "year": 2017, "MAG papers": [{"PaperId": 2756593363, "PaperTitle": "security beyond cmos fundamentals applications and roadmap", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "An 11-bit 100-MS/s Subranged-SAR ADC in 65-nm CMOS.", "DBLP authors": ["Yung-Hui Chung", "Chia-Wei Yen"], "year": 2017, "MAG papers": [{"PaperId": 2752640128, "PaperTitle": "an 11 bit 100 ms s subranged sar adc in 65 nm cmos", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university of science and technology", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "A 400-MS/s 10-b 2-b/Step SAR ADC With 52-dB SNDR and 5.61-mW Power Dissipation in 65-nm CMOS.", "DBLP authors": ["Qing Liu", "Wei Shu", "Joseph S. Chang"], "year": 2017, "MAG papers": [{"PaperId": 2754730399, "PaperTitle": "a 400 ms s 10 b 2 b step sar adc with 52 db sndr and 5 61 mw power dissipation in 65 nm cmos", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "A 20-nW 0.25-V Inverter-Based Asynchronous Delta-Sigma Modulator in 130-nm Digital CMOS Process.", "DBLP authors": ["Gustavo Della Colletta", "Luis H. C. Ferreira", "Sameer R. Sonkusale", "Giseli V. Rocha"], "year": 2017, "MAG papers": [{"PaperId": 2751945557, "PaperTitle": "a 20 nw 0 25 v inverter based asynchronous delta sigma modulator in 130 nm digital cmos process", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tufts university", null, null, null]}], "source": "ES"}, {"DBLP title": "Impact and Mitigation of Sense Amplifier Aging Degradation Using Realistic Workloads.", "DBLP authors": ["Daniel Kraak", "Mottaqiallah Taouil", "Innocent Agbo", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"], "year": 2017, "MAG papers": [{"PaperId": 2760037701, "PaperTitle": "impact and mitigation of sense amplifier aging degradation using realistic workloads", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["delft university of technology", "delft university of technology", "katholieke universiteit leuven", "delft university of technology", "katholieke universiteit leuven", "delft university of technology", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist.", "DBLP authors": ["Shourya Gupta", "Kirti Gupta", "Neeta Pandey"], "year": 2017, "MAG papers": [{"PaperId": 2751272872, "PaperTitle": "a 32 nm subthreshold 7t sram bit cell with read assist", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["bharati vidyapeeth s college of engineering", "delhi technological university", "bharati vidyapeeth s college of engineering"]}], "source": "ES"}, {"DBLP title": "Embedded DRAM-Based Memory Customization for Low-Cost FFT Processor Design.", "DBLP authors": ["Gyuseong Kang", "Woong Choi", "Jongsun Park"], "year": 2017, "MAG papers": [{"PaperId": 2760657028, "PaperTitle": "embedded dram based memory customization for low cost fft processor design", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["korea university", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "Enabling High-Performance SMART NoC Architectures Using On-Chip Wireless Links.", "DBLP authors": ["Karthi Duraisamy", "Partha Pratim Pande"], "year": 2017, "MAG papers": [{"PaperId": 2758831475, "PaperTitle": "enabling high performance smart noc architectures using on chip wireless links", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["washington state university", "washington state university"]}], "source": "ES"}, {"DBLP title": "Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies.", "DBLP authors": ["Giuseppe Scotti", "Davide Bellizia", "Alessandro Trifiletti", "Gaetano Palumbo"], "year": 2017, "MAG papers": [{"PaperId": 2758426500, "PaperTitle": "design of low voltage high speed cml d latches in nanometer cmos technologies", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of catania", "sapienza university of rome", "sapienza university of rome", "sapienza university of rome"]}], "source": "ES"}, {"DBLP title": "A Scaling-Assisted Signed Integer Comparator for the Balanced Five-Moduli Set RNS 2n-1, 2n, 2n+ 1, 2n+1-1, 2n-1-1.", "DBLP authors": ["Sachin Kumar", "Chip-Hong Chang"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "An Energy-Efficient and Wide-Range Voltage Level Shifter With Dual Current Mirror.", "DBLP authors": ["Zhenqiang Yong", "Xiaoyan Xiang", "Chen Chen", "Jianyi Meng"], "year": 2017, "MAG papers": [{"PaperId": 2755618956, "PaperTitle": "an energy efficient and wide range voltage level shifter with dual current mirror", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["fudan university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "An Algorithm for Improving the Throughput of Serial Low-Complexity Chase Soft-Decision Reed-Solomon Decoder.", "DBLP authors": ["Haowen Luo", "Wei Zhang", "Yang Wang", "Yan Hu", "Yanyan Liu"], "year": 2017, "MAG papers": [{"PaperId": 2753274179, "PaperTitle": "an algorithm for improving the throughput of serial low complexity chase soft decision reed solomon decoder", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tianjin university", "nankai university", "tianjin university", "tianjin university", "tianjin university"]}], "source": "ES"}, {"DBLP title": "Use of Phase Delay Analysis for Evaluating Wideband Circuits: An Alternative to Group Delay Analysis.", "DBLP authors": ["Woo-Rham Bae", "Borivoje Nikolic", "Deog-Kyoon Jeong"], "year": 2017, "MAG papers": [{"PaperId": 2753083610, "PaperTitle": "use of phase delay analysis for evaluating wideband circuits an alternative to group delay analysis", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["seoul national university", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Design and FPGA Implementation of a Reconfigurable Digital Down Converter for Wideband Applications.", "DBLP authors": ["Xue Liu", "Xin-Xin Yan", "Ze-ke Wang", "Qingxu Deng"], "year": 2017, "MAG papers": [{"PaperId": 2754109780, "PaperTitle": "design and fpga implementation of a reconfigurable digital down converter for wideband applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northeastern university", "northeastern university", "northeastern university", "eth zurich"]}], "source": "ES"}]