# Copyright (c) 2024 Seb Holzapfel <me@sebholzapfel.com>
#
# SPDX-License-Identifier: CERN-OHL-S-2.0

import itertools
import math
import sys
import unittest

from amaranth import *
from amaranth.lib import wiring
from amaranth.sim import *
from parameterized import parameterized
from scipy import signal

from amaranth_future import fixed
from tiliqua import dsp
from tiliqua.dsp import ASQ, delay_effect, mac, stream_util
from tiliqua.test import stream


class DSPTests(unittest.TestCase):


    @parameterized.expand([
        ["dual_sine_small",          100, 16, 1, 17, 0.005, lambda n: 0.4*(math.sin(n*0.2) + math.sin(n))],
        ["dual_sine_large",          100, 64, 1, 65, 0.005, lambda n: 0.4*(math.sin(n*0.2) + math.sin(n))],
        ["dual_sine_odd",            100, 59, 1, 60, 0.005, lambda n: 0.4*(math.sin(n*0.2) + math.sin(n))],
        ["impulse_small_9",          100,  9, 1, 10, 0.005, lambda n: 0.95 if n == 0 else 0.0],
        ["impulse_small_10",         100, 10, 1, 11, 0.005, lambda n: 0.95 if n == 0 else 0.0],
        ["impulse_small_16",         100, 16, 1, 17, 0.005, lambda n: 0.95 if n == 0 else 0.0],
        ["sine_interpolator_s1_n16", 100, 16, 1, 17, 0.005, lambda n: 0.9*math.sin(n*0.2) if n % 4 == 0 else 0.0],
        ["sine_interpolator_s2_n16", 100, 16, 2, 9,  0.005, lambda n: 0.9*math.sin(n*0.2) if n % 4 == 0 else 0.0],
        ["sine_interpolator_s4_n16", 100, 16, 4, 5,  0.005, lambda n: 0.9*math.sin(n*0.2) if n % 4 == 0 else 0.0],
        ["sine_interpolator_s2_n10", 100, 10, 2, 6,  0.005, lambda n: 0.9*math.sin(n*0.2) if n % 2 == 0 else 0.0],
        ["sine_interpolator_s3_n9",  100,  9, 3, 4,  0.005, lambda n: 0.9*math.sin(n*0.2) if n % 3 == 0 else 0.0],
    ])
    def test_fir(self, name, n_samples, n_order, stride_i, expected_latency, tolerance, stimulus_function):

        m = Module()
        dut = dsp.FIR(fs=48000, filter_cutoff_hz=2000,
                      filter_order=n_order, stride_i=stride_i)
        m.submodules.dut = dut

        # fake signals so we can see the expected output in VCD output.
        expected_output = Signal(ASQ)
        s_expected_output = Signal(ASQ)
        m.d.comb += s_expected_output.eq(expected_output)

        def stimulus_values():
            """Create fixed-point samples to stimulate the DUT."""
            for n in range(0, sys.maxsize):
                yield fixed.Const(stimulus_function(n), shape=ASQ)

        def expected_samples():
            """Same samples filtered by scipy.signal (should ~match those from our RTL)."""
            x = itertools.islice(stimulus_values(), n_samples)
            return signal.lfilter(dut.taps_float, [1.0], [v.as_float() for v in x])

        async def stimulus_i(ctx):
            """Send `stimulus_values` to the DUT."""
            s = stimulus_values()
            while True:
                await stream.put(ctx, dut.i, next(s))

        async def testbench(ctx):
            """Observe and measure FIR filter outputs."""
            y_expected = expected_samples()
            n_samples_in = 0
            n_samples_out = 0
            n_latency = 0
            ctx.set(dut.o.ready, 1)
            for n in range(0, sys.maxsize):
                i_sample = ctx.get(dut.i.valid & dut.i.ready)
                o_sample = ctx.get(dut.o.valid & dut.o.ready)
                if i_sample:
                    n_samples_in += 1
                    n_latency     = 0
                if o_sample:
                    ctx.set(expected_output, fixed.Const(y_expected[n_samples_out], shape=ASQ))
                    # Verify latency and value of the payload is as we expect.
                    assert n_latency == expected_latency
                    if tolerance is not None:
                        assert abs(ctx.get(dut.o.payload).as_float() - y_expected[n_samples_out]) < tolerance
                    n_samples_out += 1
                    if n_samples_out == len(y_expected):
                        break
                await ctx.tick()
                n_latency += 1
            assert n_samples_in == n_samples
            assert n_samples_out == n_samples

        sim = Simulator(m)
        sim.add_clock(1e-6)
        sim.add_process(stimulus_i)
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open(f"test_fir_{name}.vcd", "w")):
            sim.run()

    @parameterized.expand([
        ["dual_sine_n4_m1",     100, 4,  1, 4,   1,   0.005, lambda n: 0.4*(math.sin(n*0.2) + math.sin(n))],
        # TODO (below this comment): all visually look correct, fix reference alignment and reduce tolerance.
        ["dual_sine_n1_m4",     100, 14, 0, 1,   4,   0.1,   lambda n: 0.4*(math.sin(n*0.2) + math.sin(n))],
        ["dual_sine_n2_m3",     100, 5,  0, 2,   3,   0.25,  lambda n: 0.4*(math.sin(n*0.2) + math.sin(n))],
        ["dual_sine_n441_m480", 50,  5,  0, 441, 480, 0.25,  lambda n: 0.4*(math.sin(n*0.2) + math.sin(n))],
    ])
    def test_resample(self, name, n_samples, n_pad, n_align, n_up, m_down, tolerance, stimulus_function):

        m = Module()
        dut = dsp.Resample(fs_in=48000, n_up=n_up, m_down=m_down, order_mult=8)
        m.submodules.dut = dut

        # fake signals so we can see the expected output in VCD output.
        expected_output = Signal(ASQ)
        s_expected_output = Signal(ASQ)
        m.d.comb += s_expected_output.eq(expected_output)

        def stimulus_values():
            """Create fixed-point samples to stimulate the DUT."""
            for n in range(0, sys.maxsize):
                yield fixed.Const(stimulus_function(n), shape=ASQ)

        def expected_samples():
            """Same samples filtered by scipy (should ~match those from our RTL)."""
            x = [v.as_float() for v in itertools.islice(stimulus_values(), n_samples)]
            # zero padding needed to align to the RTL outputs.
            x = [0]*n_pad + x
            resampled = signal.resample_poly(x, dut.n_up, dut.m_down, window=dut.filt.taps_float)
            aligned =  resampled[n_align:-10]
            return aligned

        async def stimulus_i(ctx):
            """Send `stimulus_values` to the DUT."""
            s = stimulus_values()
            while True:
                await stream.put(ctx, dut.i, next(s))
                await ctx.tick()

        async def testbench(ctx):
            """Observe and measure resampler outputs."""
            y_expected = expected_samples()
            n_samples_in = 0
            n_samples_out = 0
            ctx.set(dut.o.ready, 1)
            for n in range(0, sys.maxsize):
                i_sample = ctx.get(dut.i.valid & dut.i.ready)
                o_sample = ctx.get(dut.o.valid & dut.o.ready)
                if i_sample:
                    n_samples_in += 1
                if o_sample:
                    # Verify value of the payload is as we expect.
                    assert abs(ctx.get(dut.o.payload).as_float() - y_expected[n_samples_out]) < tolerance
                    ctx.set(expected_output, fixed.Const(y_expected[n_samples_out], shape=ASQ))
                    n_samples_out += 1
                    if n_samples_out == len(y_expected):
                        break
                await ctx.tick()
            assert n_samples_out == len(y_expected)
            assert abs(n_samples_out - (n_samples * n_up / m_down)) < 10

        sim = Simulator(m)
        sim.add_clock(1e-6)
        sim.add_process(stimulus_i)
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open(f"test_resample_{name}.vcd", "w")):
            sim.run()

    @parameterized.expand([
        ["mux_mac", mac.MuxMAC],
        ["ring_mac", mac.RingMAC],
    ])
    def test_pitch(self, name, mac_type):

        m = Module()

        match mac_type:
            case mac.RingMAC:
                m.submodules.server = server = mac.RingMACServer()
                macp = server.new_client()
            case _:
                macp = None

        delayln = dsp.DelayLine(max_delay=256, write_triggers_read=False)
        pitch_shift = dsp.PitchShift(tap=delayln.add_tap(), xfade=32, macp=macp)
        m.submodules += [delayln, pitch_shift]

        def stimulus_values():
            for n in range(0, sys.maxsize):
                yield fixed.Const(0.8*math.sin(n*0.2), shape=ASQ)

        async def stimulus_i(ctx):
            """Send `stimulus_values` to the DUT."""
            s = stimulus_values()
            while True:
                # First clock a sample into the delay line
                await stream.put(ctx, delayln.i, next(s))
                # Now clock a sample into the pitch shifter
                await stream.put(ctx, pitch_shift.i, {
                    'pitch': fixed.Const(0.5, shape=pitch_shift.dtype),
                    'grain_sz': delayln.max_delay//2,
                })

        async def testbench(ctx):
            n_samples_in = 0
            n_samples_out = 0
            ctx.set(pitch_shift.o.ready, 1)
            for n in range(0, 7000):
                n_samples_in  += ctx.get(delayln.i.valid & delayln.i.ready)
                n_samples_out += ctx.get(pitch_shift.o.valid & pitch_shift.o.ready)
                await ctx.tick()
            print("n_samples_in",  n_samples_in)
            print("n_samples_out", n_samples_out)
            assert n_samples_in > 50
            assert (n_samples_out - n_samples_in) < 2

        sim = Simulator(m)
        sim.add_clock(1e-6)
        sim.add_process(stimulus_i)
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open(f"test_pitch_{name}.vcd", "w")):
            sim.run()


    @parameterized.expand([
        ["mux_mac", mac.MuxMAC],
        ["ring_mac", mac.RingMAC],
    ])
    def test_svf(self, name, mac_type):

        match mac_type:
            case mac.RingMAC:
                m = Module()
                m.submodules.server = server = mac.RingMACServer()
                m.submodules.svf = dut = dsp.SVF(macp=server.new_client())
            case _:
                m = Module()
                m.submodules.svf = dut = dsp.SVF()

        async def stimulus(ctx):
            for n in range(0, 200):
                x = fixed.Const(0.4*(math.sin(n*0.2) + math.sin(n)), shape=ASQ)
                y = fixed.Const(0.8*(math.sin(n*0.1)), shape=ASQ)
                await stream.put(ctx, dut.i, {
                    'x': x,
                    'cutoff': y,
                    'resonance': fixed.Const(0.1, shape=ASQ)
                })

        async def testbench(ctx):
            while True:
                _ = await stream.get(ctx, dut.o)
                # TODO spectral analysis

        sim = Simulator(m)
        sim.add_clock(1e-6)
        sim.add_testbench(stimulus)
        sim.add_testbench(testbench, background=True)
        with sim.write_vcd(vcd_file=open(f"test_svf_{name}.vcd", "w")):
            sim.run()

    def test_matrix(self):

        matrix = dsp.MatrixMix(
            i_channels=4, o_channels=4,
            coefficients=[[    1, 0,   0,  0],
                          [-0.25, 1,  -2,  0],
                          [    0, 0, 0.5,  0],
                          [    0, 0,   0,  1]])

        async def testbench(ctx):
            await stream.put(ctx, matrix.i, [
                fixed.Const(0.2, shape=ASQ),
                fixed.Const(-0.4, shape=ASQ),
                fixed.Const(0.6, shape=ASQ),
                fixed.Const(-0.8, shape=ASQ)
            ])
            result = await stream.get(ctx, matrix.o)
            self.assertAlmostEqual(result[0].as_float(),  0.3, places=4)
            self.assertAlmostEqual(result[1].as_float(), -0.4, places=4)
            # 1.1 -> saturates to 1
            self.assertAlmostEqual(result[2].as_float(),  1.0, places=4)
            self.assertAlmostEqual(result[3].as_float(), -0.8, places=4)

        sim = Simulator(matrix)
        sim.add_clock(1e-6)
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open("test_matrix.vcd", "w")):
            sim.run()

    @parameterized.expand([
        ["mux_mac", mac.MuxMAC],
        ["ring_mac", mac.RingMAC],
    ])
    def test_waveshaper(self, name, mac_type):

        def scaled_tanh(x):
            return math.tanh(3.0*x)

        match mac_type:
            case mac.RingMAC:
                m = Module()
                m.submodules.server = server = mac.RingMACServer()
                m.submodules.waveshaper = dut = dsp.WaveShaper(
                    lut_function=scaled_tanh, lut_size=16, macp=server.new_client())
            case _:
                m = Module()
                m.submodules.waveshaper = dut = dsp.WaveShaper(lut_function=scaled_tanh, lut_size=16)

        async def testbench(ctx):
            for n in range(0, 100):
                x = fixed.Const(math.sin(n*0.10), shape=ASQ)
                await stream.put(ctx, dut.i, x)
                result = await stream.get(ctx, dut.o)

        sim = Simulator(m)
        sim.add_clock(1e-6)
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open(f"test_waveshaper_{name}.vcd", "w")):
            sim.run()

    def test_gainvca(self):

        def scaled_tanh(x):
            return math.tanh(3.0*x)

        m = Module()
        m.submodules.vca = vca = dsp.VCA()

        async def testbench(ctx):
            for n in range(0, 100):
                x = fixed.Const(0.8*math.sin(n*0.3), shape=mac.SQNative)
                gain = fixed.Const(3.0*math.sin(n*0.1), shape=mac.SQNative)
                await stream.put(ctx, vca.i, [x, gain])
                _ = await stream.get(ctx, vca.o)

        sim = Simulator(m)
        sim.add_clock(1e-6)
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open("test_gainvca.vcd", "w")):
            sim.run()

    def test_nco(self):

        m = Module()

        def sine_osc(x):
            return math.sin(math.pi*x)

        nco = dsp.SawNCO()
        waveshaper = dsp.WaveShaper(lut_function=sine_osc, lut_size=128,
                                    continuous=True)

        m.submodules += [nco, waveshaper]

        wiring.connect(m, nco.o, waveshaper.i)

        async def testbench(ctx):
            for n in range(0, 400):
                phase = fixed.Const(0.1*math.sin(n*0.10), shape=ASQ)
                await stream.put(ctx, nco.i, {
                    'freq_inc': 0.66,
                    'phase': phase
                })
                result = await stream.get(ctx, waveshaper.o)

        sim = Simulator(m)
        sim.add_clock(1e-6)
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open("test_nco.vcd", "w")):
            sim.run()

    def test_dwo(self):

        dut = dsp.DWO()

        async def testbench(ctx):
            for n in range(0, 400):
                result = await stream.get(ctx, dut.o)

        sim = Simulator(dut)
        sim.add_clock(1e-6)
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open("test_dwo.vcd", "w")):
            sim.run()

    def test_boxcar(self):

        boxcar = delay_effect.Boxcar(n=32, hpf=True)

        async def testbench(ctx):
            for n in range(0, 1024):
                x = fixed.Const(0.1+0.4*(math.sin(n*0.2) + math.sin(n)), shape=ASQ)
                await stream.put(ctx, boxcar.i, x)
                _ = await stream.get(ctx, boxcar.o)

        sim = Simulator(boxcar)
        sim.add_clock(1e-6)
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open("test_boxcar.vcd", "w")):
            sim.run()

    def test_dcblock(self):

        dut = dsp.DCBlock()

        async def testbench(ctx):
            for n in range(0, 1024*20):
                x = fixed.Const(0.2+0.001*(math.sin(n*0.2) + math.sin(n)), shape=ASQ)
                await stream.put(ctx, dut.i, x)
                _ = await stream.get(ctx, dut.o)

        sim = Simulator(dut)
        sim.add_clock(1e-6)
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open("test_dcblock.vcd", "w")):
            sim.run()

    def test_onepole(self):

        dut = dsp.OnePole()
        target = 0.5

        async def stimulus(ctx):
            x = fixed.Const(target, shape=ASQ)
            while True:
                await stream.put(ctx, dut.i, x)

        async def testbench(ctx):
            ctx.set(dut.shift, 4)
            for n in range(0, 256):
                y = await stream.get(ctx, dut.o)
            self.assertAlmostEqual(y.as_float(), target, places=2)

        sim = Simulator(dut)
        sim.add_clock(1e-6)
        sim.add_testbench(stimulus, background=True)
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open("test_onepole.vcd", "w")):
            sim.run()

    def test_stream_arbiter(self):

        n_channels = 3
        n_elements = 5
        dut = stream_util.Arbiter(n_channels=n_channels, shape=unsigned(8))
        def mk_stimulus(n):
            async def stimulus(ctx):
                for z in range(n_elements):
                    await stream.put(ctx, dut.i[n], 10*n + z)
                    await ctx.tick().repeat(n+1)
            return stimulus

        async def testbench(ctx):
            result = []
            expect = [10*n+z for z in range(n_elements) for n in range(n_channels)]
            for n in range(n_channels*n_elements):
                result.append(await stream.get(ctx, dut.o))
            self.assertEqual(sorted(result), sorted(expect))

        sim = Simulator(dut)
        sim.add_clock(1e-6)
        for n in range(n_channels):
            sim.add_process(mk_stimulus(n))
        sim.add_testbench(testbench)
        with sim.write_vcd(vcd_file=open("test_stream_arbiter.vcd", "w")):
            sim.run()
