#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sat May 09 23:22:04 2015
# Process ID: 2920
# Log file: E:/FPGA_Xilinx/USART_updated_3may/planAhead_run_1/planAhead.log
# Journal file: E:/FPGA_Xilinx/USART_updated_3may/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source E:/FPGA_Xilinx/USART_updated_3may/pa.fromNetlist.tcl
