===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.2517 seconds

  ----User Time----  ----Wall Time----  ----Name----
   10.2024 ( 22.5%)   10.2024 ( 30.7%)  FIR Parser
   23.9604 ( 52.9%)   14.3426 ( 43.1%)  'firrtl.circuit' Pipeline
    2.8397 (  6.3%)    1.5665 (  4.7%)    'firrtl.module' Pipeline
    2.5385 (  5.6%)    1.4083 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3011 (  0.7%)    0.1582 (  0.5%)      LowerCHIRRTL
    0.2971 (  0.7%)    0.2971 (  0.9%)    InferWidths
    1.2933 (  2.9%)    1.2933 (  3.9%)    InferResets
    0.0816 (  0.2%)    0.0816 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0894 (  0.2%)    0.0894 (  0.3%)    PrefixModules
    1.2811 (  2.8%)    1.2811 (  3.9%)    LowerFIRRTLTypes
   11.3703 ( 25.1%)    6.0352 ( 18.1%)    'firrtl.module' Pipeline
    4.0099 (  8.8%)    2.1068 (  6.3%)      ExpandWhens
    7.3604 ( 16.2%)    3.9284 ( 11.8%)      Canonicalizer
    0.3342 (  0.7%)    0.3342 (  1.0%)    Inliner
    1.1193 (  2.5%)    1.1193 (  3.4%)    IMConstProp
    0.0432 (  0.1%)    0.0432 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.6352 (  8.0%)    2.0162 (  6.1%)    'firrtl.module' Pipeline
    3.6351 (  8.0%)    2.0162 (  6.1%)      Canonicalizer
    0.2991 (  0.7%)    0.2991 (  0.9%)    CreateSiFiveMetadata
    1.9073 (  4.2%)    1.9073 (  5.7%)  LowerFIRRTLToHW
    1.0735 (  2.4%)    1.0735 (  3.2%)  HWMemSimImpl
    5.3739 ( 11.9%)    2.9232 (  8.8%)  'hw.module' Pipeline
    0.1589 (  0.4%)    0.0819 (  0.2%)    HWCleanup
    1.6552 (  3.7%)    0.9378 (  2.8%)    CSE
    0.0063 (  0.0%)    0.0032 (  0.0%)      (A) DominanceInfo
    2.2192 (  4.9%)    1.1573 (  3.5%)    Canonicalizer
    0.0148 (  0.0%)    0.0080 (  0.0%)    HWLegalizeModules
    1.2625 (  2.8%)    0.7116 (  2.1%)    PrettifyVerilog
    2.7869 (  6.1%)    2.7869 (  8.4%)  ExportVerilog
    0.0041 (  0.0%)    0.0041 (  0.0%)  Rest
   45.3203 (100.0%)   33.2517 (100.0%)  Total

{
  totalTime: 33.29,
  maxMemory: 955555840
}
