#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f853f4361c0 .scope module, "Mat_mult" "Mat_mult" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /OUTPUT 32 "Res"
P_0x7f853f420cc0 .param/l "WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
o0x10743b8f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f853f449030_0 .net "A", 7 0, o0x10743b8f8;  0 drivers
v0x7f853f4490f0 .array "A1", 3 0, 7 0;
o0x10743b928 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f853f449290_0 .net "B", 7 0, o0x10743b928;  0 drivers
v0x7f853f449320 .array "B1", 3 0, 7 0;
v0x7f853f4494b0_0 .net "Res", 31 0, L_0x7f853f44ac40;  1 drivers
RS_0x10743a038 .resolv tri, L_0x7f853f449cb0, L_0x7f853f449ea0;
v0x7f853f449580 .array "Res1", 3 0;
v0x7f853f449580_0 .net8 v0x7f853f449580 0, 15 0, RS_0x10743a038; 2 drivers
RS_0x10743a6f8 .resolv tri, L_0x7f853f44a130, L_0x7f853f44a240;
v0x7f853f449580_1 .net8 v0x7f853f449580 1, 15 0, RS_0x10743a6f8; 2 drivers
RS_0x10743ad28 .resolv tri, L_0x7f853f44a4d0, L_0x7f853f44a5e0;
v0x7f853f449580_2 .net8 v0x7f853f449580 2, 15 0, RS_0x10743ad28; 2 drivers
RS_0x10743b358 .resolv tri, L_0x7f853f44a870, L_0x7f853f44a980;
v0x7f853f449580_3 .net8 v0x7f853f449580 3, 15 0, RS_0x10743b358; 2 drivers
v0x7f853f449810_0 .net *"_s4", 63 0, L_0x7f853f44aba0;  1 drivers
o0x10743a1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f853f4498a0_0 .net "clk", 0 0, o0x10743a1b8;  0 drivers
v0x7f853f440880_3 .array/port v0x7f853f440880, 3;
v0x7f853f449a30 .array "product", 7 0;
v0x7f853f449a30_0 .net v0x7f853f449a30 0, 15 0, v0x7f853f440880_3; 1 drivers
v0x7f853f4419c0_3 .array/port v0x7f853f4419c0, 3;
v0x7f853f449a30_1 .net v0x7f853f449a30 1, 15 0, v0x7f853f4419c0_3; 1 drivers
v0x7f853f442d50_3 .array/port v0x7f853f442d50, 3;
v0x7f853f449a30_2 .net v0x7f853f449a30 2, 15 0, v0x7f853f442d50_3; 1 drivers
v0x7f853f443e90_3 .array/port v0x7f853f443e90, 3;
v0x7f853f449a30_3 .net v0x7f853f449a30 3, 15 0, v0x7f853f443e90_3; 1 drivers
v0x7f853f445470_3 .array/port v0x7f853f445470, 3;
v0x7f853f449a30_4 .net v0x7f853f449a30 4, 15 0, v0x7f853f445470_3; 1 drivers
v0x7f853f4465d0_3 .array/port v0x7f853f4465d0, 3;
v0x7f853f449a30_5 .net v0x7f853f449a30 5, 15 0, v0x7f853f4465d0_3; 1 drivers
v0x7f853f447950_3 .array/port v0x7f853f447950, 3;
v0x7f853f449a30_6 .net v0x7f853f449a30 6, 15 0, v0x7f853f447950_3; 1 drivers
v0x7f853f448a70_3 .array/port v0x7f853f448a70, 3;
v0x7f853f449a30_7 .net v0x7f853f449a30 7, 15 0, v0x7f853f448a70_3; 1 drivers
o0x10743b9b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f853f449b80_0 .net "reset", 0 0, o0x10743b9b8;  0 drivers
E_0x7f853f430760 .event edge, v0x7f853f449030_0, v0x7f853f449290_0;
L_0x7f853f44aba0 .concat [ 16 16 16 16], RS_0x10743b358, RS_0x10743ad28, RS_0x10743a6f8, RS_0x10743a038;
L_0x7f853f44ac40 .part L_0x7f853f44aba0, 0, 32;
S_0x7f853f436020 .scope generate, "genblk1[0]" "genblk1[0]" 2 30, 2 30 0, S_0x7f853f4361c0;
 .timescale 0 0;
P_0x7f853f42c980 .param/l "i" 0 2 30, +C4<00>;
S_0x7f853f435e80 .scope generate, "genblk2[0]" "genblk2[0]" 2 31, 2 31 0, S_0x7f853f436020;
 .timescale 0 0;
P_0x7f853f424500 .param/l "j" 0 2 31, +C4<00>;
S_0x7f853f4351e0 .scope generate, "genblk3[0]" "genblk3[0]" 2 32, 2 32 0, S_0x7f853f435e80;
 .timescale 0 0;
P_0x7f853f4311e0 .param/l "k" 0 2 32, +C4<00>;
S_0x7f853f432e40 .scope module, "a1" "adder" 2 34, 3 1 0, S_0x7f853f4351e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dataa"
    .port_info 1 /INPUT 16 "datab"
    .port_info 2 /OUTPUT 16 "res"
P_0x7f853f428d60 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
v0x7f853f42e670_0 .net "dataa", 15 0, v0x7f853f440880_3;  alias, 1 drivers
v0x7f853f440320_0 .net8 "datab", 15 0, RS_0x10743a038;  alias, 2 drivers
v0x7f853f4403c0_0 .net8 "res", 15 0, RS_0x10743a038;  alias, 2 drivers
L_0x7f853f449cb0 .arith/sum 16, v0x7f853f440880_3, RS_0x10743a038;
S_0x7f853f440460 .scope module, "m1" "p_multiplier" 2 33, 4 4 0, S_0x7f853f4351e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "dataa"
    .port_info 2 /INPUT 8 "datab"
    .port_info 3 /OUTPUT 16 "res"
P_0x7f853f440620 .param/l "MULT_LATENCY" 0 4 8, +C4<00000000000000000000000000000011>;
P_0x7f853f440660 .param/l "WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
v0x7f853f440880 .array "M", 0 3, 15 0;
v0x7f853f440990_0 .net "clk", 0 0, o0x10743a1b8;  alias, 0 drivers
v0x7f853f4490f0_0 .array/port v0x7f853f4490f0, 0;
v0x7f853f440a30_0 .net "dataa", 7 0, v0x7f853f4490f0_0;  1 drivers
v0x7f853f449320_0 .array/port v0x7f853f449320, 0;
v0x7f853f440ac0_0 .net "datab", 7 0, v0x7f853f449320_0;  1 drivers
v0x7f853f440b50_0 .var/i "i", 31 0;
v0x7f853f440c20_0 .var "rA", 7 0;
v0x7f853f440cc0_0 .var "rB", 7 0;
v0x7f853f440d70_0 .net "res", 15 0, v0x7f853f440880_3;  alias, 1 drivers
E_0x7f853f440840 .event posedge, v0x7f853f440990_0;
S_0x7f853f440e60 .scope generate, "genblk3[1]" "genblk3[1]" 2 32, 2 32 0, S_0x7f853f435e80;
 .timescale 0 0;
P_0x7f853f441030 .param/l "k" 0 2 32, +C4<01>;
S_0x7f853f4410b0 .scope module, "a1" "adder" 2 34, 3 1 0, S_0x7f853f440e60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dataa"
    .port_info 1 /INPUT 16 "datab"
    .port_info 2 /OUTPUT 16 "res"
P_0x7f853f441260 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
v0x7f853f4413f0_0 .net "dataa", 15 0, v0x7f853f4419c0_3;  alias, 1 drivers
v0x7f853f4414a0_0 .net8 "datab", 15 0, RS_0x10743a038;  alias, 2 drivers
v0x7f853f441540_0 .net8 "res", 15 0, RS_0x10743a038;  alias, 2 drivers
L_0x7f853f449ea0 .arith/sum 16, v0x7f853f4419c0_3, RS_0x10743a038;
S_0x7f853f4415e0 .scope module, "m1" "p_multiplier" 2 33, 4 4 0, S_0x7f853f440e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "dataa"
    .port_info 2 /INPUT 8 "datab"
    .port_info 3 /OUTPUT 16 "res"
P_0x7f853f4417a0 .param/l "MULT_LATENCY" 0 4 8, +C4<00000000000000000000000000000011>;
P_0x7f853f4417e0 .param/l "WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
v0x7f853f4419c0 .array "M", 0 3, 15 0;
v0x7f853f441ac0_0 .net "clk", 0 0, o0x10743a1b8;  alias, 0 drivers
v0x7f853f4490f0_1 .array/port v0x7f853f4490f0, 1;
v0x7f853f441b60_0 .net "dataa", 7 0, v0x7f853f4490f0_1;  1 drivers
v0x7f853f449320_2 .array/port v0x7f853f449320, 2;
v0x7f853f441bf0_0 .net "datab", 7 0, v0x7f853f449320_2;  1 drivers
v0x7f853f441c80_0 .var/i "i", 31 0;
v0x7f853f441d50_0 .var "rA", 7 0;
v0x7f853f441df0_0 .var "rB", 7 0;
v0x7f853f441ea0_0 .net "res", 15 0, v0x7f853f4419c0_3;  alias, 1 drivers
S_0x7f853f441f90 .scope generate, "genblk2[1]" "genblk2[1]" 2 31, 2 31 0, S_0x7f853f436020;
 .timescale 0 0;
P_0x7f853f442160 .param/l "j" 0 2 31, +C4<01>;
S_0x7f853f4421e0 .scope generate, "genblk3[0]" "genblk3[0]" 2 32, 2 32 0, S_0x7f853f441f90;
 .timescale 0 0;
P_0x7f853f442390 .param/l "k" 0 2 32, +C4<00>;
S_0x7f853f442430 .scope module, "a1" "adder" 2 34, 3 1 0, S_0x7f853f4421e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dataa"
    .port_info 1 /INPUT 16 "datab"
    .port_info 2 /OUTPUT 16 "res"
P_0x7f853f4425e0 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
v0x7f853f442770_0 .net "dataa", 15 0, v0x7f853f442d50_3;  alias, 1 drivers
v0x7f853f442830_0 .net8 "datab", 15 0, RS_0x10743a6f8;  alias, 2 drivers
v0x7f853f4428d0_0 .net8 "res", 15 0, RS_0x10743a6f8;  alias, 2 drivers
L_0x7f853f44a130 .arith/sum 16, v0x7f853f442d50_3, RS_0x10743a6f8;
S_0x7f853f442970 .scope module, "m1" "p_multiplier" 2 33, 4 4 0, S_0x7f853f4421e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "dataa"
    .port_info 2 /INPUT 8 "datab"
    .port_info 3 /OUTPUT 16 "res"
P_0x7f853f442b30 .param/l "MULT_LATENCY" 0 4 8, +C4<00000000000000000000000000000011>;
P_0x7f853f442b70 .param/l "WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
v0x7f853f442d50 .array "M", 0 3, 15 0;
v0x7f853f442e50_0 .net "clk", 0 0, o0x10743a1b8;  alias, 0 drivers
v0x7f853f442ef0_0 .net "dataa", 7 0, v0x7f853f4490f0_0;  alias, 1 drivers
v0x7f853f449320_1 .array/port v0x7f853f449320, 1;
v0x7f853f442f80_0 .net "datab", 7 0, v0x7f853f449320_1;  1 drivers
v0x7f853f443010_0 .var/i "i", 31 0;
v0x7f853f4430e0_0 .var "rA", 7 0;
v0x7f853f443190_0 .var "rB", 7 0;
v0x7f853f443240_0 .net "res", 15 0, v0x7f853f442d50_3;  alias, 1 drivers
S_0x7f853f443330 .scope generate, "genblk3[1]" "genblk3[1]" 2 32, 2 32 0, S_0x7f853f441f90;
 .timescale 0 0;
P_0x7f853f443500 .param/l "k" 0 2 32, +C4<01>;
S_0x7f853f443580 .scope module, "a1" "adder" 2 34, 3 1 0, S_0x7f853f443330;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dataa"
    .port_info 1 /INPUT 16 "datab"
    .port_info 2 /OUTPUT 16 "res"
P_0x7f853f443730 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
v0x7f853f4438c0_0 .net "dataa", 15 0, v0x7f853f443e90_3;  alias, 1 drivers
v0x7f853f443970_0 .net8 "datab", 15 0, RS_0x10743a6f8;  alias, 2 drivers
v0x7f853f443a10_0 .net8 "res", 15 0, RS_0x10743a6f8;  alias, 2 drivers
L_0x7f853f44a240 .arith/sum 16, v0x7f853f443e90_3, RS_0x10743a6f8;
S_0x7f853f443ab0 .scope module, "m1" "p_multiplier" 2 33, 4 4 0, S_0x7f853f443330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "dataa"
    .port_info 2 /INPUT 8 "datab"
    .port_info 3 /OUTPUT 16 "res"
P_0x7f853f443c70 .param/l "MULT_LATENCY" 0 4 8, +C4<00000000000000000000000000000011>;
P_0x7f853f443cb0 .param/l "WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
v0x7f853f443e90 .array "M", 0 3, 15 0;
v0x7f853f443f90_0 .net "clk", 0 0, o0x10743a1b8;  alias, 0 drivers
v0x7f853f444030_0 .net "dataa", 7 0, v0x7f853f4490f0_1;  alias, 1 drivers
v0x7f853f449320_3 .array/port v0x7f853f449320, 3;
v0x7f853f4440c0_0 .net "datab", 7 0, v0x7f853f449320_3;  1 drivers
v0x7f853f444150_0 .var/i "i", 31 0;
v0x7f853f444200_0 .var "rA", 7 0;
v0x7f853f4442b0_0 .var "rB", 7 0;
v0x7f853f444360_0 .net "res", 15 0, v0x7f853f443e90_3;  alias, 1 drivers
S_0x7f853f444450 .scope generate, "genblk1[1]" "genblk1[1]" 2 30, 2 30 0, S_0x7f853f4361c0;
 .timescale 0 0;
P_0x7f853f444620 .param/l "i" 0 2 30, +C4<01>;
S_0x7f853f4446a0 .scope generate, "genblk2[0]" "genblk2[0]" 2 31, 2 31 0, S_0x7f853f444450;
 .timescale 0 0;
P_0x7f853f444850 .param/l "j" 0 2 31, +C4<00>;
S_0x7f853f4448f0 .scope generate, "genblk3[0]" "genblk3[0]" 2 32, 2 32 0, S_0x7f853f4446a0;
 .timescale 0 0;
P_0x7f853f444ab0 .param/l "k" 0 2 32, +C4<00>;
S_0x7f853f444b50 .scope module, "a1" "adder" 2 34, 3 1 0, S_0x7f853f4448f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dataa"
    .port_info 1 /INPUT 16 "datab"
    .port_info 2 /OUTPUT 16 "res"
P_0x7f853f444d00 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
v0x7f853f444e90_0 .net "dataa", 15 0, v0x7f853f445470_3;  alias, 1 drivers
v0x7f853f444f50_0 .net8 "datab", 15 0, RS_0x10743ad28;  alias, 2 drivers
v0x7f853f444ff0_0 .net8 "res", 15 0, RS_0x10743ad28;  alias, 2 drivers
L_0x7f853f44a4d0 .arith/sum 16, v0x7f853f445470_3, RS_0x10743ad28;
S_0x7f853f445090 .scope module, "m1" "p_multiplier" 2 33, 4 4 0, S_0x7f853f4448f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "dataa"
    .port_info 2 /INPUT 8 "datab"
    .port_info 3 /OUTPUT 16 "res"
P_0x7f853f445250 .param/l "MULT_LATENCY" 0 4 8, +C4<00000000000000000000000000000011>;
P_0x7f853f445290 .param/l "WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
v0x7f853f445470 .array "M", 0 3, 15 0;
v0x7f853f445570_0 .net "clk", 0 0, o0x10743a1b8;  alias, 0 drivers
v0x7f853f4490f0_2 .array/port v0x7f853f4490f0, 2;
v0x7f853f445610_0 .net "dataa", 7 0, v0x7f853f4490f0_2;  1 drivers
v0x7f853f4456c0_0 .net "datab", 7 0, v0x7f853f449320_0;  alias, 1 drivers
v0x7f853f445750_0 .var/i "i", 31 0;
v0x7f853f445820_0 .var "rA", 7 0;
v0x7f853f4458d0_0 .var "rB", 7 0;
v0x7f853f445980_0 .net "res", 15 0, v0x7f853f445470_3;  alias, 1 drivers
S_0x7f853f445a70 .scope generate, "genblk3[1]" "genblk3[1]" 2 32, 2 32 0, S_0x7f853f4446a0;
 .timescale 0 0;
P_0x7f853f445c40 .param/l "k" 0 2 32, +C4<01>;
S_0x7f853f445cc0 .scope module, "a1" "adder" 2 34, 3 1 0, S_0x7f853f445a70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dataa"
    .port_info 1 /INPUT 16 "datab"
    .port_info 2 /OUTPUT 16 "res"
P_0x7f853f445e70 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
v0x7f853f446000_0 .net "dataa", 15 0, v0x7f853f4465d0_3;  alias, 1 drivers
v0x7f853f4460b0_0 .net8 "datab", 15 0, RS_0x10743ad28;  alias, 2 drivers
v0x7f853f446150_0 .net8 "res", 15 0, RS_0x10743ad28;  alias, 2 drivers
L_0x7f853f44a5e0 .arith/sum 16, v0x7f853f4465d0_3, RS_0x10743ad28;
S_0x7f853f4461f0 .scope module, "m1" "p_multiplier" 2 33, 4 4 0, S_0x7f853f445a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "dataa"
    .port_info 2 /INPUT 8 "datab"
    .port_info 3 /OUTPUT 16 "res"
P_0x7f853f4463b0 .param/l "MULT_LATENCY" 0 4 8, +C4<00000000000000000000000000000011>;
P_0x7f853f4463f0 .param/l "WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
v0x7f853f4465d0 .array "M", 0 3, 15 0;
v0x7f853f4466d0_0 .net "clk", 0 0, o0x10743a1b8;  alias, 0 drivers
v0x7f853f4490f0_3 .array/port v0x7f853f4490f0, 3;
v0x7f853f446770_0 .net "dataa", 7 0, v0x7f853f4490f0_3;  1 drivers
v0x7f853f446800_0 .net "datab", 7 0, v0x7f853f449320_2;  alias, 1 drivers
v0x7f853f446890_0 .var/i "i", 31 0;
v0x7f853f446960_0 .var "rA", 7 0;
v0x7f853f4469f0_0 .var "rB", 7 0;
v0x7f853f446aa0_0 .net "res", 15 0, v0x7f853f4465d0_3;  alias, 1 drivers
S_0x7f853f446b90 .scope generate, "genblk2[1]" "genblk2[1]" 2 31, 2 31 0, S_0x7f853f444450;
 .timescale 0 0;
P_0x7f853f446d60 .param/l "j" 0 2 31, +C4<01>;
S_0x7f853f446de0 .scope generate, "genblk3[0]" "genblk3[0]" 2 32, 2 32 0, S_0x7f853f446b90;
 .timescale 0 0;
P_0x7f853f446f90 .param/l "k" 0 2 32, +C4<00>;
S_0x7f853f447030 .scope module, "a1" "adder" 2 34, 3 1 0, S_0x7f853f446de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dataa"
    .port_info 1 /INPUT 16 "datab"
    .port_info 2 /OUTPUT 16 "res"
P_0x7f853f4471e0 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
v0x7f853f447370_0 .net "dataa", 15 0, v0x7f853f447950_3;  alias, 1 drivers
v0x7f853f447430_0 .net8 "datab", 15 0, RS_0x10743b358;  alias, 2 drivers
v0x7f853f4474d0_0 .net8 "res", 15 0, RS_0x10743b358;  alias, 2 drivers
L_0x7f853f44a870 .arith/sum 16, v0x7f853f447950_3, RS_0x10743b358;
S_0x7f853f447570 .scope module, "m1" "p_multiplier" 2 33, 4 4 0, S_0x7f853f446de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "dataa"
    .port_info 2 /INPUT 8 "datab"
    .port_info 3 /OUTPUT 16 "res"
P_0x7f853f447730 .param/l "MULT_LATENCY" 0 4 8, +C4<00000000000000000000000000000011>;
P_0x7f853f447770 .param/l "WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
v0x7f853f447950 .array "M", 0 3, 15 0;
v0x7f853f447a50_0 .net "clk", 0 0, o0x10743a1b8;  alias, 0 drivers
v0x7f853f447af0_0 .net "dataa", 7 0, v0x7f853f4490f0_2;  alias, 1 drivers
v0x7f853f447b80_0 .net "datab", 7 0, v0x7f853f449320_1;  alias, 1 drivers
v0x7f853f447c10_0 .var/i "i", 31 0;
v0x7f853f447ce0_0 .var "rA", 7 0;
v0x7f853f447d70_0 .var "rB", 7 0;
v0x7f853f447e20_0 .net "res", 15 0, v0x7f853f447950_3;  alias, 1 drivers
S_0x7f853f447f10 .scope generate, "genblk3[1]" "genblk3[1]" 2 32, 2 32 0, S_0x7f853f446b90;
 .timescale 0 0;
P_0x7f853f4480e0 .param/l "k" 0 2 32, +C4<01>;
S_0x7f853f448160 .scope module, "a1" "adder" 2 34, 3 1 0, S_0x7f853f447f10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dataa"
    .port_info 1 /INPUT 16 "datab"
    .port_info 2 /OUTPUT 16 "res"
P_0x7f853f448310 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
v0x7f853f4484a0_0 .net "dataa", 15 0, v0x7f853f448a70_3;  alias, 1 drivers
v0x7f853f448550_0 .net8 "datab", 15 0, RS_0x10743b358;  alias, 2 drivers
v0x7f853f4485f0_0 .net8 "res", 15 0, RS_0x10743b358;  alias, 2 drivers
L_0x7f853f44a980 .arith/sum 16, v0x7f853f448a70_3, RS_0x10743b358;
S_0x7f853f448690 .scope module, "m1" "p_multiplier" 2 33, 4 4 0, S_0x7f853f447f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "dataa"
    .port_info 2 /INPUT 8 "datab"
    .port_info 3 /OUTPUT 16 "res"
P_0x7f853f448850 .param/l "MULT_LATENCY" 0 4 8, +C4<00000000000000000000000000000011>;
P_0x7f853f448890 .param/l "WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
v0x7f853f448a70 .array "M", 0 3, 15 0;
v0x7f853f448b70_0 .net "clk", 0 0, o0x10743a1b8;  alias, 0 drivers
v0x7f853f448c10_0 .net "dataa", 7 0, v0x7f853f4490f0_3;  alias, 1 drivers
v0x7f853f448ca0_0 .net "datab", 7 0, v0x7f853f449320_3;  alias, 1 drivers
v0x7f853f448d30_0 .var/i "i", 31 0;
v0x7f853f448e00_0 .var "rA", 7 0;
v0x7f853f448e90_0 .var "rB", 7 0;
v0x7f853f448f40_0 .net "res", 15 0, v0x7f853f448a70_3;  alias, 1 drivers
    .scope S_0x7f853f440460;
T_0 ;
    %wait E_0x7f853f440840;
    %load/vec4 v0x7f853f440a30_0;
    %assign/vec4 v0x7f853f440c20_0, 0;
    %load/vec4 v0x7f853f440ac0_0;
    %assign/vec4 v0x7f853f440cc0_0, 0;
    %load/vec4 v0x7f853f440c20_0;
    %pad/u 16;
    %load/vec4 v0x7f853f440cc0_0;
    %pad/u 16;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f440880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f853f440b50_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f853f440b50_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v0x7f853f440b50_0;
    %load/vec4a v0x7f853f440880, 4;
    %load/vec4 v0x7f853f440b50_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f440880, 0, 4;
    %load/vec4 v0x7f853f440b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f853f440b50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f853f4415e0;
T_1 ;
    %wait E_0x7f853f440840;
    %load/vec4 v0x7f853f441b60_0;
    %assign/vec4 v0x7f853f441d50_0, 0;
    %load/vec4 v0x7f853f441bf0_0;
    %assign/vec4 v0x7f853f441df0_0, 0;
    %load/vec4 v0x7f853f441d50_0;
    %pad/u 16;
    %load/vec4 v0x7f853f441df0_0;
    %pad/u 16;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f4419c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f853f441c80_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7f853f441c80_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_1.1, 5;
    %ix/getv/s 4, v0x7f853f441c80_0;
    %load/vec4a v0x7f853f4419c0, 4;
    %load/vec4 v0x7f853f441c80_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f4419c0, 0, 4;
    %load/vec4 v0x7f853f441c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f853f441c80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f853f442970;
T_2 ;
    %wait E_0x7f853f440840;
    %load/vec4 v0x7f853f442ef0_0;
    %assign/vec4 v0x7f853f4430e0_0, 0;
    %load/vec4 v0x7f853f442f80_0;
    %assign/vec4 v0x7f853f443190_0, 0;
    %load/vec4 v0x7f853f4430e0_0;
    %pad/u 16;
    %load/vec4 v0x7f853f443190_0;
    %pad/u 16;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f442d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f853f443010_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7f853f443010_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v0x7f853f443010_0;
    %load/vec4a v0x7f853f442d50, 4;
    %load/vec4 v0x7f853f443010_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f442d50, 0, 4;
    %load/vec4 v0x7f853f443010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f853f443010_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f853f443ab0;
T_3 ;
    %wait E_0x7f853f440840;
    %load/vec4 v0x7f853f444030_0;
    %assign/vec4 v0x7f853f444200_0, 0;
    %load/vec4 v0x7f853f4440c0_0;
    %assign/vec4 v0x7f853f4442b0_0, 0;
    %load/vec4 v0x7f853f444200_0;
    %pad/u 16;
    %load/vec4 v0x7f853f4442b0_0;
    %pad/u 16;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f443e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f853f444150_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7f853f444150_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0x7f853f444150_0;
    %load/vec4a v0x7f853f443e90, 4;
    %load/vec4 v0x7f853f444150_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f443e90, 0, 4;
    %load/vec4 v0x7f853f444150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f853f444150_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f853f445090;
T_4 ;
    %wait E_0x7f853f440840;
    %load/vec4 v0x7f853f445610_0;
    %assign/vec4 v0x7f853f445820_0, 0;
    %load/vec4 v0x7f853f4456c0_0;
    %assign/vec4 v0x7f853f4458d0_0, 0;
    %load/vec4 v0x7f853f445820_0;
    %pad/u 16;
    %load/vec4 v0x7f853f4458d0_0;
    %pad/u 16;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f445470, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f853f445750_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7f853f445750_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v0x7f853f445750_0;
    %load/vec4a v0x7f853f445470, 4;
    %load/vec4 v0x7f853f445750_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f445470, 0, 4;
    %load/vec4 v0x7f853f445750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f853f445750_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f853f4461f0;
T_5 ;
    %wait E_0x7f853f440840;
    %load/vec4 v0x7f853f446770_0;
    %assign/vec4 v0x7f853f446960_0, 0;
    %load/vec4 v0x7f853f446800_0;
    %assign/vec4 v0x7f853f4469f0_0, 0;
    %load/vec4 v0x7f853f446960_0;
    %pad/u 16;
    %load/vec4 v0x7f853f4469f0_0;
    %pad/u 16;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f4465d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f853f446890_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7f853f446890_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0x7f853f446890_0;
    %load/vec4a v0x7f853f4465d0, 4;
    %load/vec4 v0x7f853f446890_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f4465d0, 0, 4;
    %load/vec4 v0x7f853f446890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f853f446890_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f853f447570;
T_6 ;
    %wait E_0x7f853f440840;
    %load/vec4 v0x7f853f447af0_0;
    %assign/vec4 v0x7f853f447ce0_0, 0;
    %load/vec4 v0x7f853f447b80_0;
    %assign/vec4 v0x7f853f447d70_0, 0;
    %load/vec4 v0x7f853f447ce0_0;
    %pad/u 16;
    %load/vec4 v0x7f853f447d70_0;
    %pad/u 16;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f447950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f853f447c10_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7f853f447c10_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_6.1, 5;
    %ix/getv/s 4, v0x7f853f447c10_0;
    %load/vec4a v0x7f853f447950, 4;
    %load/vec4 v0x7f853f447c10_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f447950, 0, 4;
    %load/vec4 v0x7f853f447c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f853f447c10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f853f448690;
T_7 ;
    %wait E_0x7f853f440840;
    %load/vec4 v0x7f853f448c10_0;
    %assign/vec4 v0x7f853f448e00_0, 0;
    %load/vec4 v0x7f853f448ca0_0;
    %assign/vec4 v0x7f853f448e90_0, 0;
    %load/vec4 v0x7f853f448e00_0;
    %pad/u 16;
    %load/vec4 v0x7f853f448e90_0;
    %pad/u 16;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f448a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f853f448d30_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7f853f448d30_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.1, 5;
    %ix/getv/s 4, v0x7f853f448d30_0;
    %load/vec4a v0x7f853f448a70, 4;
    %load/vec4 v0x7f853f448d30_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f853f448a70, 0, 4;
    %load/vec4 v0x7f853f448d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f853f448d30_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f853f4361c0;
T_8 ;
    %wait E_0x7f853f430760;
    %load/vec4 v0x7f853f449030_0;
    %pad/u 32;
    %split/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f853f4490f0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f853f4490f0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f853f4490f0, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f853f4490f0, 4, 0;
    %load/vec4 v0x7f853f449290_0;
    %pad/u 32;
    %split/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f853f449320, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f853f449320, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f853f449320, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f853f449320, 4, 0;
    %jmp T_8;
    .thread T_8, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Mat_mult.v";
    "adder.v";
    "multiplier.v";
