
Digital-Keypad-Lock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006874  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  08006980  08006980  00016980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b5c  08006b5c  000200b4  2**0
                  CONTENTS
  4 .ARM          00000000  08006b5c  08006b5c  000200b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b5c  08006b5c  000200b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b5c  08006b5c  00016b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b60  08006b60  00016b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08006b64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000584  200000b4  08006c18  000200b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000638  08006c18  00020638  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001609f  00000000  00000000  000200dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003161  00000000  00000000  0003617c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  000392e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f28  00000000  00000000  0003a378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a088  00000000  00000000  0003b2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015560  00000000  00000000  00055328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000911d8  00000000  00000000  0006a888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fba60  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004788  00000000  00000000  000fbab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000b4 	.word	0x200000b4
 8000128:	00000000 	.word	0x00000000
 800012c:	08006968 	.word	0x08006968

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b8 	.word	0x200000b8
 8000148:	08006968 	.word	0x08006968

0800014c <init_global_variables>:

/* ---------------------------------------------------------
 *  Initialization helper
 * --------------------------------------------------------- */
void init_global_variables(void)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
    keypad_char_ready  = 0;
 8000152:	4b37      	ldr	r3, [pc, #220]	; (8000230 <init_global_variables+0xe4>)
 8000154:	2200      	movs	r2, #0
 8000156:	701a      	strb	r2, [r3, #0]
    keypad_last_char   = 0;
 8000158:	4b36      	ldr	r3, [pc, #216]	; (8000234 <init_global_variables+0xe8>)
 800015a:	2200      	movs	r2, #0
 800015c:	701a      	strb	r2, [r3, #0]
    keypad_preview_char = 0;
 800015e:	4b36      	ldr	r3, [pc, #216]	; (8000238 <init_global_variables+0xec>)
 8000160:	2200      	movs	r2, #0
 8000162:	701a      	strb	r2, [r3, #0]

    gInputState.latestKey    = 0;
 8000164:	4b35      	ldr	r3, [pc, #212]	; (800023c <init_global_variables+0xf0>)
 8000166:	2200      	movs	r2, #0
 8000168:	701a      	strb	r2, [r3, #0]
    gInputState.doorSensor   = 0;
 800016a:	4b34      	ldr	r3, [pc, #208]	; (800023c <init_global_variables+0xf0>)
 800016c:	2200      	movs	r2, #0
 800016e:	705a      	strb	r2, [r3, #1]
    gInputState.keySensor    = 0;
 8000170:	4b32      	ldr	r3, [pc, #200]	; (800023c <init_global_variables+0xf0>)
 8000172:	2200      	movs	r2, #0
 8000174:	709a      	strb	r2, [r3, #2]
    gInputState.indoorButton = 0;
 8000176:	4b31      	ldr	r3, [pc, #196]	; (800023c <init_global_variables+0xf0>)
 8000178:	2200      	movs	r2, #0
 800017a:	70da      	strb	r2, [r3, #3]
    gInputState.batteryADC   = 0;
 800017c:	4b2f      	ldr	r3, [pc, #188]	; (800023c <init_global_variables+0xf0>)
 800017e:	2200      	movs	r2, #0
 8000180:	809a      	strh	r2, [r3, #4]
    gInputState.batteryLow   = 0;
 8000182:	4b2e      	ldr	r3, [pc, #184]	; (800023c <init_global_variables+0xf0>)
 8000184:	2200      	movs	r2, #0
 8000186:	719a      	strb	r2, [r3, #6]

    gKeyEvent.keyChar = 0;
 8000188:	4b2d      	ldr	r3, [pc, #180]	; (8000240 <init_global_variables+0xf4>)
 800018a:	2200      	movs	r2, #0
 800018c:	701a      	strb	r2, [r3, #0]
    gKeyEvent.isLong  = 0;
 800018e:	4b2c      	ldr	r3, [pc, #176]	; (8000240 <init_global_variables+0xf4>)
 8000190:	2200      	movs	r2, #0
 8000192:	705a      	strb	r2, [r3, #1]

    gOutputStatus.ledGreen = LED_OFF;
 8000194:	4b2b      	ldr	r3, [pc, #172]	; (8000244 <init_global_variables+0xf8>)
 8000196:	2200      	movs	r2, #0
 8000198:	701a      	strb	r2, [r3, #0]
    gOutputStatus.ledRed   = LED_OFF;
 800019a:	4b2a      	ldr	r3, [pc, #168]	; (8000244 <init_global_variables+0xf8>)
 800019c:	2200      	movs	r2, #0
 800019e:	705a      	strb	r2, [r3, #1]
    gOutputStatus.solenoid = SOLENOID_LOCKED;
 80001a0:	4b28      	ldr	r3, [pc, #160]	; (8000244 <init_global_variables+0xf8>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	709a      	strb	r2, [r3, #2]
    gOutputStatus.buzzer   = BUZZER_OFF;
 80001a6:	4b27      	ldr	r3, [pc, #156]	; (8000244 <init_global_variables+0xf8>)
 80001a8:	2200      	movs	r2, #0
 80001aa:	70da      	strb	r2, [r3, #3]
    for (int i = 0; i < 16; i++) {
 80001ac:	2300      	movs	r3, #0
 80001ae:	607b      	str	r3, [r7, #4]
 80001b0:	e00e      	b.n	80001d0 <init_global_variables+0x84>
        gOutputStatus.lcdLine1[i] = ' ';
 80001b2:	4a24      	ldr	r2, [pc, #144]	; (8000244 <init_global_variables+0xf8>)
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	4413      	add	r3, r2
 80001b8:	3304      	adds	r3, #4
 80001ba:	2220      	movs	r2, #32
 80001bc:	701a      	strb	r2, [r3, #0]
        gOutputStatus.lcdLine2[i] = ' ';
 80001be:	4a21      	ldr	r2, [pc, #132]	; (8000244 <init_global_variables+0xf8>)
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	4413      	add	r3, r2
 80001c4:	3315      	adds	r3, #21
 80001c6:	2220      	movs	r2, #32
 80001c8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 16; i++) {
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	3301      	adds	r3, #1
 80001ce:	607b      	str	r3, [r7, #4]
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	2b0f      	cmp	r3, #15
 80001d4:	dded      	ble.n	80001b2 <init_global_variables+0x66>
    }
    gOutputStatus.lcdLine1[16] = 0;
 80001d6:	4b1b      	ldr	r3, [pc, #108]	; (8000244 <init_global_variables+0xf8>)
 80001d8:	2200      	movs	r2, #0
 80001da:	751a      	strb	r2, [r3, #20]
    gOutputStatus.lcdLine2[16] = 0;
 80001dc:	4b19      	ldr	r3, [pc, #100]	; (8000244 <init_global_variables+0xf8>)
 80001de:	2200      	movs	r2, #0
 80001e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    gSystemTimers.failedAttempts   = 0;
 80001e4:	4b18      	ldr	r3, [pc, #96]	; (8000248 <init_global_variables+0xfc>)
 80001e6:	2200      	movs	r2, #0
 80001e8:	601a      	str	r2, [r3, #0]
    gSystemTimers.penaltyLevel     = 0;
 80001ea:	4b17      	ldr	r3, [pc, #92]	; (8000248 <init_global_variables+0xfc>)
 80001ec:	2200      	movs	r2, #0
 80001ee:	711a      	strb	r2, [r3, #4]
    gSystemTimers.penaltyEndTick   = 0;
 80001f0:	4b15      	ldr	r3, [pc, #84]	; (8000248 <init_global_variables+0xfc>)
 80001f2:	2200      	movs	r2, #0
 80001f4:	609a      	str	r2, [r3, #8]
    gSystemTimers.unlockExpireTick = 0;
 80001f6:	4b14      	ldr	r3, [pc, #80]	; (8000248 <init_global_variables+0xfc>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	60da      	str	r2, [r3, #12]
    gSystemTimers.alarmRepeatTick  = 0;
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <init_global_variables+0xfc>)
 80001fe:	2200      	movs	r2, #0
 8000200:	611a      	str	r2, [r3, #16]

    gSystemState.currentState = INIT;
 8000202:	4b12      	ldr	r3, [pc, #72]	; (800024c <init_global_variables+0x100>)
 8000204:	2200      	movs	r2, #0
 8000206:	701a      	strb	r2, [r3, #0]

    /* Default password - can be changed in State_Process */
    gPassword[0] = '1';
 8000208:	4b11      	ldr	r3, [pc, #68]	; (8000250 <init_global_variables+0x104>)
 800020a:	2231      	movs	r2, #49	; 0x31
 800020c:	701a      	strb	r2, [r3, #0]
    gPassword[1] = '2';
 800020e:	4b10      	ldr	r3, [pc, #64]	; (8000250 <init_global_variables+0x104>)
 8000210:	2232      	movs	r2, #50	; 0x32
 8000212:	705a      	strb	r2, [r3, #1]
    gPassword[2] = '3';
 8000214:	4b0e      	ldr	r3, [pc, #56]	; (8000250 <init_global_variables+0x104>)
 8000216:	2233      	movs	r2, #51	; 0x33
 8000218:	709a      	strb	r2, [r3, #2]
    gPassword[3] = 'A';
 800021a:	4b0d      	ldr	r3, [pc, #52]	; (8000250 <init_global_variables+0x104>)
 800021c:	2241      	movs	r2, #65	; 0x41
 800021e:	70da      	strb	r2, [r3, #3]
    gPassword[4] = 0;
 8000220:	4b0b      	ldr	r3, [pc, #44]	; (8000250 <init_global_variables+0x104>)
 8000222:	2200      	movs	r2, #0
 8000224:	711a      	strb	r2, [r3, #4]
}
 8000226:	bf00      	nop
 8000228:	370c      	adds	r7, #12
 800022a:	46bd      	mov	sp, r7
 800022c:	bc80      	pop	{r7}
 800022e:	4770      	bx	lr
 8000230:	200000d0 	.word	0x200000d0
 8000234:	200000d1 	.word	0x200000d1
 8000238:	200000d2 	.word	0x200000d2
 800023c:	200000d4 	.word	0x200000d4
 8000240:	200000dc 	.word	0x200000dc
 8000244:	20000000 	.word	0x20000000
 8000248:	200000e0 	.word	0x200000e0
 800024c:	200000f4 	.word	0x200000f4
 8000250:	20000028 	.word	0x20000028

08000254 <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b086      	sub	sp, #24
 8000258:	af02      	add	r7, sp, #8
 800025a:	6078      	str	r0, [r7, #4]
 800025c:	460b      	mov	r3, r1
 800025e:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 8000260:	78fb      	ldrb	r3, [r7, #3]
 8000262:	f023 030f 	bic.w	r3, r3, #15
 8000266:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 8000268:	78fb      	ldrb	r3, [r7, #3]
 800026a:	011b      	lsls	r3, r3, #4
 800026c:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 800026e:	7bfb      	ldrb	r3, [r7, #15]
 8000270:	f043 030c 	orr.w	r3, r3, #12
 8000274:	b2db      	uxtb	r3, r3
 8000276:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 8000278:	7bfb      	ldrb	r3, [r7, #15]
 800027a:	f043 0308 	orr.w	r3, r3, #8
 800027e:	b2db      	uxtb	r3, r3
 8000280:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 8000282:	7bbb      	ldrb	r3, [r7, #14]
 8000284:	f043 030c 	orr.w	r3, r3, #12
 8000288:	b2db      	uxtb	r3, r3
 800028a:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 800028c:	7bbb      	ldrb	r3, [r7, #14]
 800028e:	f043 0308 	orr.w	r3, r3, #8
 8000292:	b2db      	uxtb	r3, r3
 8000294:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	6818      	ldr	r0, [r3, #0]
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	791b      	ldrb	r3, [r3, #4]
 800029e:	b299      	uxth	r1, r3
 80002a0:	f107 0208 	add.w	r2, r7, #8
 80002a4:	2364      	movs	r3, #100	; 0x64
 80002a6:	9300      	str	r3, [sp, #0]
 80002a8:	2304      	movs	r3, #4
 80002aa:	f002 fe0f 	bl	8002ecc <HAL_I2C_Master_Transmit>
}
 80002ae:	bf00      	nop
 80002b0:	3710      	adds	r7, #16
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}

080002b6 <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 80002b6:	b580      	push	{r7, lr}
 80002b8:	b086      	sub	sp, #24
 80002ba:	af02      	add	r7, sp, #8
 80002bc:	6078      	str	r0, [r7, #4]
 80002be:	460b      	mov	r3, r1
 80002c0:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 80002c2:	78fb      	ldrb	r3, [r7, #3]
 80002c4:	f023 030f 	bic.w	r3, r3, #15
 80002c8:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 80002ca:	78fb      	ldrb	r3, [r7, #3]
 80002cc:	011b      	lsls	r3, r3, #4
 80002ce:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 80002d0:	7bfb      	ldrb	r3, [r7, #15]
 80002d2:	f043 030d 	orr.w	r3, r3, #13
 80002d6:	b2db      	uxtb	r3, r3
 80002d8:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 80002da:	7bfb      	ldrb	r3, [r7, #15]
 80002dc:	f043 0309 	orr.w	r3, r3, #9
 80002e0:	b2db      	uxtb	r3, r3
 80002e2:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 80002e4:	7bbb      	ldrb	r3, [r7, #14]
 80002e6:	f043 030d 	orr.w	r3, r3, #13
 80002ea:	b2db      	uxtb	r3, r3
 80002ec:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 80002ee:	7bbb      	ldrb	r3, [r7, #14]
 80002f0:	f043 0309 	orr.w	r3, r3, #9
 80002f4:	b2db      	uxtb	r3, r3
 80002f6:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	6818      	ldr	r0, [r3, #0]
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	791b      	ldrb	r3, [r3, #4]
 8000300:	b299      	uxth	r1, r3
 8000302:	f107 0208 	add.w	r2, r7, #8
 8000306:	2364      	movs	r3, #100	; 0x64
 8000308:	9300      	str	r3, [sp, #0]
 800030a:	2304      	movs	r3, #4
 800030c:	f002 fdde 	bl	8002ecc <HAL_I2C_Master_Transmit>
}
 8000310:	bf00      	nop
 8000312:	3710      	adds	r7, #16
 8000314:	46bd      	mov	sp, r7
 8000316:	bd80      	pop	{r7, pc}

08000318 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b086      	sub	sp, #24
 800031c:	af00      	add	r7, sp, #0
 800031e:	60f8      	str	r0, [r7, #12]
 8000320:	60b9      	str	r1, [r7, #8]
 8000322:	607a      	str	r2, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	2b03      	cmp	r3, #3
 8000328:	d824      	bhi.n	8000374 <lcd_gotoxy+0x5c>
 800032a:	a201      	add	r2, pc, #4	; (adr r2, 8000330 <lcd_gotoxy+0x18>)
 800032c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000330:	08000341 	.word	0x08000341
 8000334:	0800034b 	.word	0x0800034b
 8000338:	08000355 	.word	0x08000355
 800033c:	0800035f 	.word	0x0800035f
    uint8_t address;

    switch (row)
    {
        case 0: address = 0x80 + col; break;  // First row
 8000340:	68bb      	ldr	r3, [r7, #8]
 8000342:	b2db      	uxtb	r3, r3
 8000344:	3b80      	subs	r3, #128	; 0x80
 8000346:	75fb      	strb	r3, [r7, #23]
 8000348:	e00e      	b.n	8000368 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 800034a:	68bb      	ldr	r3, [r7, #8]
 800034c:	b2db      	uxtb	r3, r3
 800034e:	3b40      	subs	r3, #64	; 0x40
 8000350:	75fb      	strb	r3, [r7, #23]
 8000352:	e009      	b.n	8000368 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 8000354:	68bb      	ldr	r3, [r7, #8]
 8000356:	b2db      	uxtb	r3, r3
 8000358:	3b6c      	subs	r3, #108	; 0x6c
 800035a:	75fb      	strb	r3, [r7, #23]
 800035c:	e004      	b.n	8000368 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	b2db      	uxtb	r3, r3
 8000362:	3b2c      	subs	r3, #44	; 0x2c
 8000364:	75fb      	strb	r3, [r7, #23]
 8000366:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 8000368:	7dfb      	ldrb	r3, [r7, #23]
 800036a:	4619      	mov	r1, r3
 800036c:	68f8      	ldr	r0, [r7, #12]
 800036e:	f7ff ff71 	bl	8000254 <lcd_send_cmd>
 8000372:	e000      	b.n	8000376 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 8000374:	bf00      	nop
}
 8000376:	3718      	adds	r7, #24
 8000378:	46bd      	mov	sp, r7
 800037a:	bd80      	pop	{r7, pc}

0800037c <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 8000384:	2032      	movs	r0, #50	; 0x32
 8000386:	f001 fdf1 	bl	8001f6c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 800038a:	2130      	movs	r1, #48	; 0x30
 800038c:	6878      	ldr	r0, [r7, #4]
 800038e:	f7ff ff61 	bl	8000254 <lcd_send_cmd>
    HAL_Delay(5);
 8000392:	2005      	movs	r0, #5
 8000394:	f001 fdea 	bl	8001f6c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000398:	2130      	movs	r1, #48	; 0x30
 800039a:	6878      	ldr	r0, [r7, #4]
 800039c:	f7ff ff5a 	bl	8000254 <lcd_send_cmd>
    HAL_Delay(1);
 80003a0:	2001      	movs	r0, #1
 80003a2:	f001 fde3 	bl	8001f6c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80003a6:	2130      	movs	r1, #48	; 0x30
 80003a8:	6878      	ldr	r0, [r7, #4]
 80003aa:	f7ff ff53 	bl	8000254 <lcd_send_cmd>
    HAL_Delay(10);
 80003ae:	200a      	movs	r0, #10
 80003b0:	f001 fddc 	bl	8001f6c <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 80003b4:	2120      	movs	r1, #32
 80003b6:	6878      	ldr	r0, [r7, #4]
 80003b8:	f7ff ff4c 	bl	8000254 <lcd_send_cmd>
    HAL_Delay(10);
 80003bc:	200a      	movs	r0, #10
 80003be:	f001 fdd5 	bl	8001f6c <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 80003c2:	2128      	movs	r1, #40	; 0x28
 80003c4:	6878      	ldr	r0, [r7, #4]
 80003c6:	f7ff ff45 	bl	8000254 <lcd_send_cmd>
    HAL_Delay(1);
 80003ca:	2001      	movs	r0, #1
 80003cc:	f001 fdce 	bl	8001f6c <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 80003d0:	2108      	movs	r1, #8
 80003d2:	6878      	ldr	r0, [r7, #4]
 80003d4:	f7ff ff3e 	bl	8000254 <lcd_send_cmd>
    HAL_Delay(1);
 80003d8:	2001      	movs	r0, #1
 80003da:	f001 fdc7 	bl	8001f6c <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 80003de:	2101      	movs	r1, #1
 80003e0:	6878      	ldr	r0, [r7, #4]
 80003e2:	f7ff ff37 	bl	8000254 <lcd_send_cmd>
    HAL_Delay(2);
 80003e6:	2002      	movs	r0, #2
 80003e8:	f001 fdc0 	bl	8001f6c <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 80003ec:	2106      	movs	r1, #6
 80003ee:	6878      	ldr	r0, [r7, #4]
 80003f0:	f7ff ff30 	bl	8000254 <lcd_send_cmd>
    HAL_Delay(1);
 80003f4:	2001      	movs	r0, #1
 80003f6:	f001 fdb9 	bl	8001f6c <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 80003fa:	210c      	movs	r1, #12
 80003fc:	6878      	ldr	r0, [r7, #4]
 80003fe:	f7ff ff29 	bl	8000254 <lcd_send_cmd>
}
 8000402:	bf00      	nop
 8000404:	3708      	adds	r7, #8
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}

0800040a <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 800040a:	b580      	push	{r7, lr}
 800040c:	b082      	sub	sp, #8
 800040e:	af00      	add	r7, sp, #0
 8000410:	6078      	str	r0, [r7, #4]
 8000412:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 8000414:	e007      	b.n	8000426 <lcd_puts+0x1c>
 8000416:	683b      	ldr	r3, [r7, #0]
 8000418:	1c5a      	adds	r2, r3, #1
 800041a:	603a      	str	r2, [r7, #0]
 800041c:	781b      	ldrb	r3, [r3, #0]
 800041e:	4619      	mov	r1, r3
 8000420:	6878      	ldr	r0, [r7, #4]
 8000422:	f7ff ff48 	bl	80002b6 <lcd_send_data>
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	2b00      	cmp	r3, #0
 800042c:	d1f3      	bne.n	8000416 <lcd_puts+0xc>
}
 800042e:	bf00      	nop
 8000430:	bf00      	nop
 8000432:	3708      	adds	r7, #8
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}

08000438 <Input_Init>:
static uint8_t prevKeySensor = 0xFF;
static uint8_t prevIndoor = 0xFF;

/* Init */
void Input_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
    /* clear state */
    gInputState.latestKey = 0;
 800043c:	4b21      	ldr	r3, [pc, #132]	; (80004c4 <Input_Init+0x8c>)
 800043e:	2200      	movs	r2, #0
 8000440:	701a      	strb	r2, [r3, #0]
    gInputState.doorSensor = 0;
 8000442:	4b20      	ldr	r3, [pc, #128]	; (80004c4 <Input_Init+0x8c>)
 8000444:	2200      	movs	r2, #0
 8000446:	705a      	strb	r2, [r3, #1]
    gInputState.keySensor = 0;
 8000448:	4b1e      	ldr	r3, [pc, #120]	; (80004c4 <Input_Init+0x8c>)
 800044a:	2200      	movs	r2, #0
 800044c:	709a      	strb	r2, [r3, #2]
    gInputState.indoorButton = 0;
 800044e:	4b1d      	ldr	r3, [pc, #116]	; (80004c4 <Input_Init+0x8c>)
 8000450:	2200      	movs	r2, #0
 8000452:	70da      	strb	r2, [r3, #3]
    gInputState.batteryADC = 0;
 8000454:	4b1b      	ldr	r3, [pc, #108]	; (80004c4 <Input_Init+0x8c>)
 8000456:	2200      	movs	r2, #0
 8000458:	809a      	strh	r2, [r3, #4]
    gInputState.batteryLow = 0;
 800045a:	4b1a      	ldr	r3, [pc, #104]	; (80004c4 <Input_Init+0x8c>)
 800045c:	2200      	movs	r2, #0
 800045e:	719a      	strb	r2, [r3, #6]

    gKeyEvent.keyChar = 0;
 8000460:	4b19      	ldr	r3, [pc, #100]	; (80004c8 <Input_Init+0x90>)
 8000462:	2200      	movs	r2, #0
 8000464:	701a      	strb	r2, [r3, #0]
    gKeyEvent.isLong = 0;
 8000466:	4b18      	ldr	r3, [pc, #96]	; (80004c8 <Input_Init+0x90>)
 8000468:	2200      	movs	r2, #0
 800046a:	705a      	strb	r2, [r3, #1]

    /* init prev values to current hardware values (debounced reading assumed in input_reading) */
    prevDoor = (HAL_GPIO_ReadPin(DOOR_SENSOR_GPIO_Port, DOOR_SENSOR_Pin) == GPIO_PIN_RESET) ? 1 : 0;
 800046c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000470:	4816      	ldr	r0, [pc, #88]	; (80004cc <Input_Init+0x94>)
 8000472:	f002 fba3 	bl	8002bbc <HAL_GPIO_ReadPin>
 8000476:	4603      	mov	r3, r0
 8000478:	2b00      	cmp	r3, #0
 800047a:	bf0c      	ite	eq
 800047c:	2301      	moveq	r3, #1
 800047e:	2300      	movne	r3, #0
 8000480:	b2db      	uxtb	r3, r3
 8000482:	461a      	mov	r2, r3
 8000484:	4b12      	ldr	r3, [pc, #72]	; (80004d0 <Input_Init+0x98>)
 8000486:	701a      	strb	r2, [r3, #0]
    prevKeySensor = (HAL_GPIO_ReadPin(KEY_SENSOR_GPIO_Port, KEY_SENSOR_Pin) == GPIO_PIN_RESET) ? 1 : 0;
 8000488:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800048c:	480f      	ldr	r0, [pc, #60]	; (80004cc <Input_Init+0x94>)
 800048e:	f002 fb95 	bl	8002bbc <HAL_GPIO_ReadPin>
 8000492:	4603      	mov	r3, r0
 8000494:	2b00      	cmp	r3, #0
 8000496:	bf0c      	ite	eq
 8000498:	2301      	moveq	r3, #1
 800049a:	2300      	movne	r3, #0
 800049c:	b2db      	uxtb	r3, r3
 800049e:	461a      	mov	r2, r3
 80004a0:	4b0c      	ldr	r3, [pc, #48]	; (80004d4 <Input_Init+0x9c>)
 80004a2:	701a      	strb	r2, [r3, #0]
    prevIndoor = (HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == GPIO_PIN_RESET) ? 1 : 0;
 80004a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004a8:	4808      	ldr	r0, [pc, #32]	; (80004cc <Input_Init+0x94>)
 80004aa:	f002 fb87 	bl	8002bbc <HAL_GPIO_ReadPin>
 80004ae:	4603      	mov	r3, r0
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	bf0c      	ite	eq
 80004b4:	2301      	moveq	r3, #1
 80004b6:	2300      	movne	r3, #0
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	461a      	mov	r2, r3
 80004bc:	4b06      	ldr	r3, [pc, #24]	; (80004d8 <Input_Init+0xa0>)
 80004be:	701a      	strb	r2, [r3, #0]

    /* keypad globals (if used) are set inside keypad.Init */
}
 80004c0:	bf00      	nop
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	200000d4 	.word	0x200000d4
 80004c8:	200000dc 	.word	0x200000dc
 80004cc:	40011000 	.word	0x40011000
 80004d0:	2000003d 	.word	0x2000003d
 80004d4:	2000003e 	.word	0x2000003e
 80004d8:	2000003f 	.word	0x2000003f

080004dc <Input_Process>:

/* Called every 10ms by scheduler */
void Input_Process(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
    /* 1) consume keypad finalized char (preferred) */
    char k = 0;
 80004e2:	2300      	movs	r3, #0
 80004e4:	71fb      	strb	r3, [r7, #7]
    /* If your keypad implementation uses Keypad_GetChar(), call it */
    /* Otherwise, if you expose keypad_last_char global, read and clear it */

    /* prefer function if available */
    k = Keypad_GetChar(); /* returns 0 if none */
 80004e6:	f000 f9f1 	bl	80008cc <Keypad_GetChar>
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]

    if (k != 0) {
 80004ee:	79fb      	ldrb	r3, [r7, #7]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d009      	beq.n	8000508 <Input_Process+0x2c>
        /* place into gInputState and post event to state machine */
        gInputState.latestKey = (uint8_t)k;
 80004f4:	4a1e      	ldr	r2, [pc, #120]	; (8000570 <Input_Process+0x94>)
 80004f6:	79fb      	ldrb	r3, [r7, #7]
 80004f8:	7013      	strb	r3, [r2, #0]
        gKeyEvent.keyChar = k;
 80004fa:	4a1e      	ldr	r2, [pc, #120]	; (8000574 <Input_Process+0x98>)
 80004fc:	79fb      	ldrb	r3, [r7, #7]
 80004fe:	7013      	strb	r3, [r2, #0]
        gKeyEvent.isLong = 0; /* long-press not implemented for keypad here */
 8000500:	4b1c      	ldr	r3, [pc, #112]	; (8000574 <Input_Process+0x98>)
 8000502:	2200      	movs	r2, #0
 8000504:	705a      	strb	r2, [r3, #1]
 8000506:	e002      	b.n	800050e <Input_Process+0x32>
    } else {
        /* clear latestKey if none new - leave last value as historical if desired */
        gInputState.latestKey = 0;
 8000508:	4b19      	ldr	r3, [pc, #100]	; (8000570 <Input_Process+0x94>)
 800050a:	2200      	movs	r2, #0
 800050c:	701a      	strb	r2, [r3, #0]
    }

    /* 2) Read discrete sensors and post changes to gInputState (edge detection) */
    uint8_t door = (HAL_GPIO_ReadPin(DOOR_SENSOR_GPIO_Port, DOOR_SENSOR_Pin) == GPIO_PIN_RESET) ? 1 : 0;
 800050e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000512:	4819      	ldr	r0, [pc, #100]	; (8000578 <Input_Process+0x9c>)
 8000514:	f002 fb52 	bl	8002bbc <HAL_GPIO_ReadPin>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	bf0c      	ite	eq
 800051e:	2301      	moveq	r3, #1
 8000520:	2300      	movne	r3, #0
 8000522:	b2db      	uxtb	r3, r3
 8000524:	71bb      	strb	r3, [r7, #6]
    uint8_t keySensor = (HAL_GPIO_ReadPin(KEY_SENSOR_GPIO_Port, KEY_SENSOR_Pin) == GPIO_PIN_RESET) ? 1 : 0;
 8000526:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800052a:	4813      	ldr	r0, [pc, #76]	; (8000578 <Input_Process+0x9c>)
 800052c:	f002 fb46 	bl	8002bbc <HAL_GPIO_ReadPin>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	bf0c      	ite	eq
 8000536:	2301      	moveq	r3, #1
 8000538:	2300      	movne	r3, #0
 800053a:	b2db      	uxtb	r3, r3
 800053c:	717b      	strb	r3, [r7, #5]
    uint8_t indoor = (HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == GPIO_PIN_RESET) ? 1 : 0;
 800053e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000542:	480d      	ldr	r0, [pc, #52]	; (8000578 <Input_Process+0x9c>)
 8000544:	f002 fb3a 	bl	8002bbc <HAL_GPIO_ReadPin>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	bf0c      	ite	eq
 800054e:	2301      	moveq	r3, #1
 8000550:	2300      	movne	r3, #0
 8000552:	b2db      	uxtb	r3, r3
 8000554:	713b      	strb	r3, [r7, #4]

    /* update input state snapshot */
    gInputState.doorSensor = door;
 8000556:	4a06      	ldr	r2, [pc, #24]	; (8000570 <Input_Process+0x94>)
 8000558:	79bb      	ldrb	r3, [r7, #6]
 800055a:	7053      	strb	r3, [r2, #1]
    gInputState.keySensor = keySensor;
 800055c:	4a04      	ldr	r2, [pc, #16]	; (8000570 <Input_Process+0x94>)
 800055e:	797b      	ldrb	r3, [r7, #5]
 8000560:	7093      	strb	r3, [r2, #2]
    gInputState.indoorButton = indoor;
 8000562:	4a03      	ldr	r2, [pc, #12]	; (8000570 <Input_Process+0x94>)
 8000564:	793b      	ldrb	r3, [r7, #4]
 8000566:	70d3      	strb	r3, [r2, #3]

    /* detect edges if needed by state machine: set gKeyEvent with special codes or let state poll gInputState */
    /* Here we simply let state_processing poll gInputState in State_Process() */
    (void)prevDoor; (void)prevKeySensor; (void)prevIndoor;
}
 8000568:	bf00      	nop
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	200000d4 	.word	0x200000d4
 8000574:	200000dc 	.word	0x200000dc
 8000578:	40011000 	.word	0x40011000

0800057c <KeyIndex>:
static char preview_char = 0;          // ký tự preview


// ======== Helper ========
static inline uint8_t KeyIndex(uint8_t r, uint8_t c)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	460a      	mov	r2, r1
 8000586:	71fb      	strb	r3, [r7, #7]
 8000588:	4613      	mov	r3, r2
 800058a:	71bb      	strb	r3, [r7, #6]
    return r * KEYPAD_COLS + c;
 800058c:	79fb      	ldrb	r3, [r7, #7]
 800058e:	461a      	mov	r2, r3
 8000590:	0052      	lsls	r2, r2, #1
 8000592:	4413      	add	r3, r2
 8000594:	b2da      	uxtb	r2, r3
 8000596:	79bb      	ldrb	r3, [r7, #6]
 8000598:	4413      	add	r3, r2
 800059a:	b2db      	uxtb	r3, r3
}
 800059c:	4618      	mov	r0, r3
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr
	...

080005a8 <Keypad_Init>:
                 GPIO_TypeDef *C3_Port, uint16_t C3_Pin,
                 GPIO_TypeDef *R1_Port, uint16_t R1_Pin,
                 GPIO_TypeDef *R2_Port, uint16_t R2_Pin,
                 GPIO_TypeDef *R3_Port, uint16_t R3_Pin,
                 GPIO_TypeDef *R4_Port, uint16_t R4_Pin)
{
 80005a8:	b480      	push	{r7}
 80005aa:	b085      	sub	sp, #20
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	60f8      	str	r0, [r7, #12]
 80005b0:	60b9      	str	r1, [r7, #8]
 80005b2:	603b      	str	r3, [r7, #0]
 80005b4:	4613      	mov	r3, r2
 80005b6:	80fb      	strh	r3, [r7, #6]
    k->COL_Port[0] = C1_Port;  k->COL_Pin[0] = C1_Pin;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	68ba      	ldr	r2, [r7, #8]
 80005bc:	619a      	str	r2, [r3, #24]
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	88fa      	ldrh	r2, [r7, #6]
 80005c2:	849a      	strh	r2, [r3, #36]	; 0x24
    k->COL_Port[1] = C2_Port;  k->COL_Pin[1] = C2_Pin;
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	683a      	ldr	r2, [r7, #0]
 80005c8:	61da      	str	r2, [r3, #28]
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	8b3a      	ldrh	r2, [r7, #24]
 80005ce:	84da      	strh	r2, [r3, #38]	; 0x26
    k->COL_Port[2] = C3_Port;  k->COL_Pin[2] = C3_Pin;
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	69fa      	ldr	r2, [r7, #28]
 80005d4:	621a      	str	r2, [r3, #32]
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	8c3a      	ldrh	r2, [r7, #32]
 80005da:	851a      	strh	r2, [r3, #40]	; 0x28

    k->ROW_Port[0] = R1_Port;  k->ROW_Pin[0] = R1_Pin;
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80005e6:	821a      	strh	r2, [r3, #16]
    k->ROW_Port[1] = R2_Port;  k->ROW_Pin[1] = R2_Pin;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80005ec:	605a      	str	r2, [r3, #4]
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80005f2:	825a      	strh	r2, [r3, #18]
    k->ROW_Port[2] = R3_Port;  k->ROW_Pin[2] = R3_Pin;
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80005fe:	829a      	strh	r2, [r3, #20]
    k->ROW_Port[3] = R4_Port;  k->ROW_Pin[3] = R4_Pin;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000604:	60da      	str	r2, [r3, #12]
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800060c:	82da      	strh	r2, [r3, #22]

    active_key = -1;
 800060e:	4b0a      	ldr	r3, [pc, #40]	; (8000638 <Keypad_Init+0x90>)
 8000610:	22ff      	movs	r2, #255	; 0xff
 8000612:	701a      	strb	r2, [r3, #0]
    press_count = 0;
 8000614:	4b09      	ldr	r3, [pc, #36]	; (800063c <Keypad_Init+0x94>)
 8000616:	2200      	movs	r2, #0
 8000618:	701a      	strb	r2, [r3, #0]
    double_timer = 0;
 800061a:	4b09      	ldr	r3, [pc, #36]	; (8000640 <Keypad_Init+0x98>)
 800061c:	2200      	movs	r2, #0
 800061e:	801a      	strh	r2, [r3, #0]
    preview_char = 0;
 8000620:	4b08      	ldr	r3, [pc, #32]	; (8000644 <Keypad_Init+0x9c>)
 8000622:	2200      	movs	r2, #0
 8000624:	701a      	strb	r2, [r3, #0]
    keypad_char_ready = 0;
 8000626:	4b08      	ldr	r3, [pc, #32]	; (8000648 <Keypad_Init+0xa0>)
 8000628:	2200      	movs	r2, #0
 800062a:	701a      	strb	r2, [r3, #0]
}
 800062c:	bf00      	nop
 800062e:	3714      	adds	r7, #20
 8000630:	46bd      	mov	sp, r7
 8000632:	bc80      	pop	{r7}
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000040 	.word	0x20000040
 800063c:	20000128 	.word	0x20000128
 8000640:	2000012a 	.word	0x2000012a
 8000644:	2000012c 	.word	0x2000012c
 8000648:	200000d0 	.word	0x200000d0

0800064c <Keypad_Scan>:

// ===========================================================
//                        SCAN 10ms
// ===========================================================
void Keypad_Scan(Keypad_HandleTypeDef *k)
{
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b087      	sub	sp, #28
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
    uint8_t detected = 0xFF;
 8000654:	23ff      	movs	r3, #255	; 0xff
 8000656:	75fb      	strb	r3, [r7, #23]

    for (uint8_t col = 0; col < KEYPAD_COLS; col++)
 8000658:	2300      	movs	r3, #0
 800065a:	75bb      	strb	r3, [r7, #22]
 800065c:	e07c      	b.n	8000758 <Keypad_Scan+0x10c>
    {
        // set 1 cột LOW – 2 cột HIGH
        for (uint8_t c = 0; c < KEYPAD_COLS; c++)
 800065e:	2300      	movs	r3, #0
 8000660:	757b      	strb	r3, [r7, #21]
 8000662:	e017      	b.n	8000694 <Keypad_Scan+0x48>
            HAL_GPIO_WritePin(k->COL_Port[c], k->COL_Pin[c],
 8000664:	7d7a      	ldrb	r2, [r7, #21]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	3206      	adds	r2, #6
 800066a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800066e:	7d7b      	ldrb	r3, [r7, #21]
 8000670:	687a      	ldr	r2, [r7, #4]
 8000672:	3310      	adds	r3, #16
 8000674:	005b      	lsls	r3, r3, #1
 8000676:	4413      	add	r3, r2
 8000678:	8899      	ldrh	r1, [r3, #4]
 800067a:	7d7a      	ldrb	r2, [r7, #21]
 800067c:	7dbb      	ldrb	r3, [r7, #22]
 800067e:	429a      	cmp	r2, r3
 8000680:	bf14      	ite	ne
 8000682:	2301      	movne	r3, #1
 8000684:	2300      	moveq	r3, #0
 8000686:	b2db      	uxtb	r3, r3
 8000688:	461a      	mov	r2, r3
 800068a:	f002 faae 	bl	8002bea <HAL_GPIO_WritePin>
        for (uint8_t c = 0; c < KEYPAD_COLS; c++)
 800068e:	7d7b      	ldrb	r3, [r7, #21]
 8000690:	3301      	adds	r3, #1
 8000692:	757b      	strb	r3, [r7, #21]
 8000694:	7d7b      	ldrb	r3, [r7, #21]
 8000696:	2b02      	cmp	r3, #2
 8000698:	d9e4      	bls.n	8000664 <Keypad_Scan+0x18>
                (c == col ? GPIO_PIN_RESET : GPIO_PIN_SET));

        // nhỏ delay
        for(volatile uint32_t d = 0; d < 60; d++);
 800069a:	2300      	movs	r3, #0
 800069c:	60fb      	str	r3, [r7, #12]
 800069e:	e002      	b.n	80006a6 <Keypad_Scan+0x5a>
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	3301      	adds	r3, #1
 80006a4:	60fb      	str	r3, [r7, #12]
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	2b3b      	cmp	r3, #59	; 0x3b
 80006aa:	d9f9      	bls.n	80006a0 <Keypad_Scan+0x54>

        for (uint8_t row = 0; row < KEYPAD_ROWS; row++)
 80006ac:	2300      	movs	r3, #0
 80006ae:	753b      	strb	r3, [r7, #20]
 80006b0:	e04c      	b.n	800074c <Keypad_Scan+0x100>
        {
            uint8_t i = KeyIndex(row, col);
 80006b2:	7dba      	ldrb	r2, [r7, #22]
 80006b4:	7d3b      	ldrb	r3, [r7, #20]
 80006b6:	4611      	mov	r1, r2
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff ff5f 	bl	800057c <KeyIndex>
 80006be:	4603      	mov	r3, r0
 80006c0:	74bb      	strb	r3, [r7, #18]

            reg0[i] = reg1[i];
 80006c2:	7cba      	ldrb	r2, [r7, #18]
 80006c4:	7cbb      	ldrb	r3, [r7, #18]
 80006c6:	4974      	ldr	r1, [pc, #464]	; (8000898 <Keypad_Scan+0x24c>)
 80006c8:	5c89      	ldrb	r1, [r1, r2]
 80006ca:	4a74      	ldr	r2, [pc, #464]	; (800089c <Keypad_Scan+0x250>)
 80006cc:	54d1      	strb	r1, [r2, r3]
            reg1[i] = reg2[i];
 80006ce:	7cba      	ldrb	r2, [r7, #18]
 80006d0:	7cbb      	ldrb	r3, [r7, #18]
 80006d2:	4973      	ldr	r1, [pc, #460]	; (80008a0 <Keypad_Scan+0x254>)
 80006d4:	5c89      	ldrb	r1, [r1, r2]
 80006d6:	4a70      	ldr	r2, [pc, #448]	; (8000898 <Keypad_Scan+0x24c>)
 80006d8:	54d1      	strb	r1, [r2, r3]
            reg2[i] = HAL_GPIO_ReadPin(k->ROW_Port[row], k->ROW_Pin[row]);
 80006da:	7d3a      	ldrb	r2, [r7, #20]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80006e2:	7d3a      	ldrb	r2, [r7, #20]
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	3208      	adds	r2, #8
 80006e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80006ec:	7cbc      	ldrb	r4, [r7, #18]
 80006ee:	4619      	mov	r1, r3
 80006f0:	f002 fa64 	bl	8002bbc <HAL_GPIO_ReadPin>
 80006f4:	4603      	mov	r3, r0
 80006f6:	461a      	mov	r2, r3
 80006f8:	4b69      	ldr	r3, [pc, #420]	; (80008a0 <Keypad_Scan+0x254>)
 80006fa:	551a      	strb	r2, [r3, r4]

            if (reg0[i] == reg1[i] && reg1[i] == reg2[i])
 80006fc:	7cbb      	ldrb	r3, [r7, #18]
 80006fe:	4a67      	ldr	r2, [pc, #412]	; (800089c <Keypad_Scan+0x250>)
 8000700:	5cd2      	ldrb	r2, [r2, r3]
 8000702:	7cbb      	ldrb	r3, [r7, #18]
 8000704:	4964      	ldr	r1, [pc, #400]	; (8000898 <Keypad_Scan+0x24c>)
 8000706:	5ccb      	ldrb	r3, [r1, r3]
 8000708:	429a      	cmp	r2, r3
 800070a:	d11c      	bne.n	8000746 <Keypad_Scan+0xfa>
 800070c:	7cbb      	ldrb	r3, [r7, #18]
 800070e:	4a62      	ldr	r2, [pc, #392]	; (8000898 <Keypad_Scan+0x24c>)
 8000710:	5cd2      	ldrb	r2, [r2, r3]
 8000712:	7cbb      	ldrb	r3, [r7, #18]
 8000714:	4962      	ldr	r1, [pc, #392]	; (80008a0 <Keypad_Scan+0x254>)
 8000716:	5ccb      	ldrb	r3, [r1, r3]
 8000718:	429a      	cmp	r2, r3
 800071a:	d114      	bne.n	8000746 <Keypad_Scan+0xfa>
            {
                if (reg3[i] != reg2[i])
 800071c:	7cbb      	ldrb	r3, [r7, #18]
 800071e:	4a61      	ldr	r2, [pc, #388]	; (80008a4 <Keypad_Scan+0x258>)
 8000720:	5cd2      	ldrb	r2, [r2, r3]
 8000722:	7cbb      	ldrb	r3, [r7, #18]
 8000724:	495e      	ldr	r1, [pc, #376]	; (80008a0 <Keypad_Scan+0x254>)
 8000726:	5ccb      	ldrb	r3, [r1, r3]
 8000728:	429a      	cmp	r2, r3
 800072a:	d00c      	beq.n	8000746 <Keypad_Scan+0xfa>
                {
                    reg3[i] = reg2[i];
 800072c:	7cba      	ldrb	r2, [r7, #18]
 800072e:	7cbb      	ldrb	r3, [r7, #18]
 8000730:	495b      	ldr	r1, [pc, #364]	; (80008a0 <Keypad_Scan+0x254>)
 8000732:	5c89      	ldrb	r1, [r1, r2]
 8000734:	4a5b      	ldr	r2, [pc, #364]	; (80008a4 <Keypad_Scan+0x258>)
 8000736:	54d1      	strb	r1, [r2, r3]

                    if (reg2[i] == GPIO_PIN_RESET)   // nhấn
 8000738:	7cbb      	ldrb	r3, [r7, #18]
 800073a:	4a59      	ldr	r2, [pc, #356]	; (80008a0 <Keypad_Scan+0x254>)
 800073c:	5cd3      	ldrb	r3, [r2, r3]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d101      	bne.n	8000746 <Keypad_Scan+0xfa>
                        detected = i;
 8000742:	7cbb      	ldrb	r3, [r7, #18]
 8000744:	75fb      	strb	r3, [r7, #23]
        for (uint8_t row = 0; row < KEYPAD_ROWS; row++)
 8000746:	7d3b      	ldrb	r3, [r7, #20]
 8000748:	3301      	adds	r3, #1
 800074a:	753b      	strb	r3, [r7, #20]
 800074c:	7d3b      	ldrb	r3, [r7, #20]
 800074e:	2b03      	cmp	r3, #3
 8000750:	d9af      	bls.n	80006b2 <Keypad_Scan+0x66>
    for (uint8_t col = 0; col < KEYPAD_COLS; col++)
 8000752:	7dbb      	ldrb	r3, [r7, #22]
 8000754:	3301      	adds	r3, #1
 8000756:	75bb      	strb	r3, [r7, #22]
 8000758:	7dbb      	ldrb	r3, [r7, #22]
 800075a:	2b02      	cmp	r3, #2
 800075c:	f67f af7f 	bls.w	800065e <Keypad_Scan+0x12>
            }
        }
    }

    // trả cột về HIGH
    for (uint8_t c = 0; c < KEYPAD_COLS; c++)
 8000760:	2300      	movs	r3, #0
 8000762:	74fb      	strb	r3, [r7, #19]
 8000764:	e011      	b.n	800078a <Keypad_Scan+0x13e>
        HAL_GPIO_WritePin(k->COL_Port[c], k->COL_Pin[c], GPIO_PIN_SET);
 8000766:	7cfa      	ldrb	r2, [r7, #19]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	3206      	adds	r2, #6
 800076c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000770:	7cfb      	ldrb	r3, [r7, #19]
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	3310      	adds	r3, #16
 8000776:	005b      	lsls	r3, r3, #1
 8000778:	4413      	add	r3, r2
 800077a:	889b      	ldrh	r3, [r3, #4]
 800077c:	2201      	movs	r2, #1
 800077e:	4619      	mov	r1, r3
 8000780:	f002 fa33 	bl	8002bea <HAL_GPIO_WritePin>
    for (uint8_t c = 0; c < KEYPAD_COLS; c++)
 8000784:	7cfb      	ldrb	r3, [r7, #19]
 8000786:	3301      	adds	r3, #1
 8000788:	74fb      	strb	r3, [r7, #19]
 800078a:	7cfb      	ldrb	r3, [r7, #19]
 800078c:	2b02      	cmp	r3, #2
 800078e:	d9ea      	bls.n	8000766 <Keypad_Scan+0x11a>

    // ================= Double timer =================
    if (double_timer > 0)
 8000790:	4b45      	ldr	r3, [pc, #276]	; (80008a8 <Keypad_Scan+0x25c>)
 8000792:	881b      	ldrh	r3, [r3, #0]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d030      	beq.n	80007fa <Keypad_Scan+0x1ae>
    {
        double_timer--;
 8000798:	4b43      	ldr	r3, [pc, #268]	; (80008a8 <Keypad_Scan+0x25c>)
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	3b01      	subs	r3, #1
 800079e:	b29a      	uxth	r2, r3
 80007a0:	4b41      	ldr	r3, [pc, #260]	; (80008a8 <Keypad_Scan+0x25c>)
 80007a2:	801a      	strh	r2, [r3, #0]
        if (double_timer == 0 && active_key >= 0)
 80007a4:	4b40      	ldr	r3, [pc, #256]	; (80008a8 <Keypad_Scan+0x25c>)
 80007a6:	881b      	ldrh	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d126      	bne.n	80007fa <Keypad_Scan+0x1ae>
 80007ac:	4b3f      	ldr	r3, [pc, #252]	; (80008ac <Keypad_Scan+0x260>)
 80007ae:	f993 3000 	ldrsb.w	r3, [r3]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	db21      	blt.n	80007fa <Keypad_Scan+0x1ae>
        {
            keypad_last_char = (press_count == 1)
 80007b6:	4b3e      	ldr	r3, [pc, #248]	; (80008b0 <Keypad_Scan+0x264>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	2b01      	cmp	r3, #1
 80007bc:	d106      	bne.n	80007cc <Keypad_Scan+0x180>
                                ? keypad_single_char[active_key]
 80007be:	4b3b      	ldr	r3, [pc, #236]	; (80008ac <Keypad_Scan+0x260>)
 80007c0:	f993 3000 	ldrsb.w	r3, [r3]
 80007c4:	461a      	mov	r2, r3
            keypad_last_char = (press_count == 1)
 80007c6:	4b3b      	ldr	r3, [pc, #236]	; (80008b4 <Keypad_Scan+0x268>)
 80007c8:	5c9b      	ldrb	r3, [r3, r2]
 80007ca:	e005      	b.n	80007d8 <Keypad_Scan+0x18c>
                                : keypad_double_char[active_key];
 80007cc:	4b37      	ldr	r3, [pc, #220]	; (80008ac <Keypad_Scan+0x260>)
 80007ce:	f993 3000 	ldrsb.w	r3, [r3]
 80007d2:	461a      	mov	r2, r3
            keypad_last_char = (press_count == 1)
 80007d4:	4b38      	ldr	r3, [pc, #224]	; (80008b8 <Keypad_Scan+0x26c>)
 80007d6:	5c9b      	ldrb	r3, [r3, r2]
 80007d8:	4a38      	ldr	r2, [pc, #224]	; (80008bc <Keypad_Scan+0x270>)
 80007da:	7013      	strb	r3, [r2, #0]

            keypad_char_ready = 1;
 80007dc:	4b38      	ldr	r3, [pc, #224]	; (80008c0 <Keypad_Scan+0x274>)
 80007de:	2201      	movs	r2, #1
 80007e0:	701a      	strb	r2, [r3, #0]

            active_key = -1;
 80007e2:	4b32      	ldr	r3, [pc, #200]	; (80008ac <Keypad_Scan+0x260>)
 80007e4:	22ff      	movs	r2, #255	; 0xff
 80007e6:	701a      	strb	r2, [r3, #0]
            press_count = 0;
 80007e8:	4b31      	ldr	r3, [pc, #196]	; (80008b0 <Keypad_Scan+0x264>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	701a      	strb	r2, [r3, #0]
            preview_char = 0;
 80007ee:	4b35      	ldr	r3, [pc, #212]	; (80008c4 <Keypad_Scan+0x278>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]
            keypad_preview_char = 0;
 80007f4:	4b34      	ldr	r3, [pc, #208]	; (80008c8 <Keypad_Scan+0x27c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	701a      	strb	r2, [r3, #0]
        }
    }

    // ================= Xử lý nhấn phím =================
    if (detected != 0xFF)
 80007fa:	7dfb      	ldrb	r3, [r7, #23]
 80007fc:	2bff      	cmp	r3, #255	; 0xff
 80007fe:	d046      	beq.n	800088e <Keypad_Scan+0x242>
    {
        if (detected == active_key)
 8000800:	7dfb      	ldrb	r3, [r7, #23]
 8000802:	4a2a      	ldr	r2, [pc, #168]	; (80008ac <Keypad_Scan+0x260>)
 8000804:	f992 2000 	ldrsb.w	r2, [r2]
 8000808:	4293      	cmp	r3, r2
 800080a:	d112      	bne.n	8000832 <Keypad_Scan+0x1e6>
        {
            press_count = 2;
 800080c:	4b28      	ldr	r3, [pc, #160]	; (80008b0 <Keypad_Scan+0x264>)
 800080e:	2202      	movs	r2, #2
 8000810:	701a      	strb	r2, [r3, #0]
            double_timer = KEYPAD_DOUBLE_TIMEOUT;
 8000812:	4b25      	ldr	r3, [pc, #148]	; (80008a8 <Keypad_Scan+0x25c>)
 8000814:	2223      	movs	r2, #35	; 0x23
 8000816:	801a      	strh	r2, [r3, #0]
            preview_char = keypad_double_char[active_key];
 8000818:	4b24      	ldr	r3, [pc, #144]	; (80008ac <Keypad_Scan+0x260>)
 800081a:	f993 3000 	ldrsb.w	r3, [r3]
 800081e:	461a      	mov	r2, r3
 8000820:	4b25      	ldr	r3, [pc, #148]	; (80008b8 <Keypad_Scan+0x26c>)
 8000822:	5c9a      	ldrb	r2, [r3, r2]
 8000824:	4b27      	ldr	r3, [pc, #156]	; (80008c4 <Keypad_Scan+0x278>)
 8000826:	701a      	strb	r2, [r3, #0]
            keypad_preview_char = preview_char;
 8000828:	4b26      	ldr	r3, [pc, #152]	; (80008c4 <Keypad_Scan+0x278>)
 800082a:	781a      	ldrb	r2, [r3, #0]
 800082c:	4b26      	ldr	r3, [pc, #152]	; (80008c8 <Keypad_Scan+0x27c>)
 800082e:	701a      	strb	r2, [r3, #0]
            preview_char = keypad_single_char[detected];
            keypad_preview_char = preview_char;
            double_timer = KEYPAD_DOUBLE_TIMEOUT;
        }
    }
}
 8000830:	e02d      	b.n	800088e <Keypad_Scan+0x242>
            if (active_key >= 0)
 8000832:	4b1e      	ldr	r3, [pc, #120]	; (80008ac <Keypad_Scan+0x260>)
 8000834:	f993 3000 	ldrsb.w	r3, [r3]
 8000838:	2b00      	cmp	r3, #0
 800083a:	db15      	blt.n	8000868 <Keypad_Scan+0x21c>
                keypad_last_char = (press_count == 1)
 800083c:	4b1c      	ldr	r3, [pc, #112]	; (80008b0 <Keypad_Scan+0x264>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	2b01      	cmp	r3, #1
 8000842:	d106      	bne.n	8000852 <Keypad_Scan+0x206>
                                    ? keypad_single_char[active_key]
 8000844:	4b19      	ldr	r3, [pc, #100]	; (80008ac <Keypad_Scan+0x260>)
 8000846:	f993 3000 	ldrsb.w	r3, [r3]
 800084a:	461a      	mov	r2, r3
                keypad_last_char = (press_count == 1)
 800084c:	4b19      	ldr	r3, [pc, #100]	; (80008b4 <Keypad_Scan+0x268>)
 800084e:	5c9b      	ldrb	r3, [r3, r2]
 8000850:	e005      	b.n	800085e <Keypad_Scan+0x212>
                                    : keypad_double_char[active_key];
 8000852:	4b16      	ldr	r3, [pc, #88]	; (80008ac <Keypad_Scan+0x260>)
 8000854:	f993 3000 	ldrsb.w	r3, [r3]
 8000858:	461a      	mov	r2, r3
                keypad_last_char = (press_count == 1)
 800085a:	4b17      	ldr	r3, [pc, #92]	; (80008b8 <Keypad_Scan+0x26c>)
 800085c:	5c9b      	ldrb	r3, [r3, r2]
 800085e:	4a17      	ldr	r2, [pc, #92]	; (80008bc <Keypad_Scan+0x270>)
 8000860:	7013      	strb	r3, [r2, #0]
                keypad_char_ready = 1;
 8000862:	4b17      	ldr	r3, [pc, #92]	; (80008c0 <Keypad_Scan+0x274>)
 8000864:	2201      	movs	r2, #1
 8000866:	701a      	strb	r2, [r3, #0]
            active_key = detected;
 8000868:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800086c:	4b0f      	ldr	r3, [pc, #60]	; (80008ac <Keypad_Scan+0x260>)
 800086e:	701a      	strb	r2, [r3, #0]
            press_count = 1;
 8000870:	4b0f      	ldr	r3, [pc, #60]	; (80008b0 <Keypad_Scan+0x264>)
 8000872:	2201      	movs	r2, #1
 8000874:	701a      	strb	r2, [r3, #0]
            preview_char = keypad_single_char[detected];
 8000876:	7dfb      	ldrb	r3, [r7, #23]
 8000878:	4a0e      	ldr	r2, [pc, #56]	; (80008b4 <Keypad_Scan+0x268>)
 800087a:	5cd2      	ldrb	r2, [r2, r3]
 800087c:	4b11      	ldr	r3, [pc, #68]	; (80008c4 <Keypad_Scan+0x278>)
 800087e:	701a      	strb	r2, [r3, #0]
            keypad_preview_char = preview_char;
 8000880:	4b10      	ldr	r3, [pc, #64]	; (80008c4 <Keypad_Scan+0x278>)
 8000882:	781a      	ldrb	r2, [r3, #0]
 8000884:	4b10      	ldr	r3, [pc, #64]	; (80008c8 <Keypad_Scan+0x27c>)
 8000886:	701a      	strb	r2, [r3, #0]
            double_timer = KEYPAD_DOUBLE_TIMEOUT;
 8000888:	4b07      	ldr	r3, [pc, #28]	; (80008a8 <Keypad_Scan+0x25c>)
 800088a:	2223      	movs	r2, #35	; 0x23
 800088c:	801a      	strh	r2, [r3, #0]
}
 800088e:	bf00      	nop
 8000890:	371c      	adds	r7, #28
 8000892:	46bd      	mov	sp, r7
 8000894:	bd90      	pop	{r4, r7, pc}
 8000896:	bf00      	nop
 8000898:	20000104 	.word	0x20000104
 800089c:	200000f8 	.word	0x200000f8
 80008a0:	20000110 	.word	0x20000110
 80008a4:	2000011c 	.word	0x2000011c
 80008a8:	2000012a 	.word	0x2000012a
 80008ac:	20000040 	.word	0x20000040
 80008b0:	20000128 	.word	0x20000128
 80008b4:	08006ad4 	.word	0x08006ad4
 80008b8:	08006ae0 	.word	0x08006ae0
 80008bc:	200000d1 	.word	0x200000d1
 80008c0:	200000d0 	.word	0x200000d0
 80008c4:	2000012c 	.word	0x2000012c
 80008c8:	200000d2 	.word	0x200000d2

080008cc <Keypad_GetChar>:

// ===========================================================
//                   API User gọi từ ngoài
// ===========================================================
char Keypad_GetChar(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
    if (keypad_char_ready)
 80008d0:	4b07      	ldr	r3, [pc, #28]	; (80008f0 <Keypad_GetChar+0x24>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d005      	beq.n	80008e4 <Keypad_GetChar+0x18>
    {
        keypad_char_ready = 0;
 80008d8:	4b05      	ldr	r3, [pc, #20]	; (80008f0 <Keypad_GetChar+0x24>)
 80008da:	2200      	movs	r2, #0
 80008dc:	701a      	strb	r2, [r3, #0]
        return keypad_last_char;
 80008de:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <Keypad_GetChar+0x28>)
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	e000      	b.n	80008e6 <Keypad_GetChar+0x1a>
    }
    return 0;
 80008e4:	2300      	movs	r3, #0
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bc80      	pop	{r7}
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	200000d0 	.word	0x200000d0
 80008f4:	200000d1 	.word	0x200000d1

080008f8 <KMP_BuildLPS>:
/**
Build LPS array for 4-character pattern
**/

void KMP_BuildLPS(const uint8_t *pattern, uint16_t *lps)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	6039      	str	r1, [r7, #0]
    uint16_t len = 0;
 8000902:	2300      	movs	r3, #0
 8000904:	81fb      	strh	r3, [r7, #14]
    lps[0] = 0;
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	2200      	movs	r2, #0
 800090a:	801a      	strh	r2, [r3, #0]
    uint16_t i = 1;
 800090c:	2301      	movs	r3, #1
 800090e:	81bb      	strh	r3, [r7, #12]
    
    while (i < PASSWORD_LENGTH) {
 8000910:	e02c      	b.n	800096c <KMP_BuildLPS+0x74>
        if (pattern[i] == pattern[len]) {
 8000912:	89bb      	ldrh	r3, [r7, #12]
 8000914:	687a      	ldr	r2, [r7, #4]
 8000916:	4413      	add	r3, r2
 8000918:	781a      	ldrb	r2, [r3, #0]
 800091a:	89fb      	ldrh	r3, [r7, #14]
 800091c:	6879      	ldr	r1, [r7, #4]
 800091e:	440b      	add	r3, r1
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	429a      	cmp	r2, r3
 8000924:	d10c      	bne.n	8000940 <KMP_BuildLPS+0x48>
            len++;
 8000926:	89fb      	ldrh	r3, [r7, #14]
 8000928:	3301      	adds	r3, #1
 800092a:	81fb      	strh	r3, [r7, #14]
            lps[i] = len;
 800092c:	89bb      	ldrh	r3, [r7, #12]
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	683a      	ldr	r2, [r7, #0]
 8000932:	4413      	add	r3, r2
 8000934:	89fa      	ldrh	r2, [r7, #14]
 8000936:	801a      	strh	r2, [r3, #0]
            i++;
 8000938:	89bb      	ldrh	r3, [r7, #12]
 800093a:	3301      	adds	r3, #1
 800093c:	81bb      	strh	r3, [r7, #12]
 800093e:	e015      	b.n	800096c <KMP_BuildLPS+0x74>
        } else {
            if (len != 0) {
 8000940:	89fb      	ldrh	r3, [r7, #14]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d009      	beq.n	800095a <KMP_BuildLPS+0x62>
                len = lps[len - 1];
 8000946:	89fb      	ldrh	r3, [r7, #14]
 8000948:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800094c:	3b01      	subs	r3, #1
 800094e:	005b      	lsls	r3, r3, #1
 8000950:	683a      	ldr	r2, [r7, #0]
 8000952:	4413      	add	r3, r2
 8000954:	881b      	ldrh	r3, [r3, #0]
 8000956:	81fb      	strh	r3, [r7, #14]
 8000958:	e008      	b.n	800096c <KMP_BuildLPS+0x74>
            } else {
                lps[i] = 0;
 800095a:	89bb      	ldrh	r3, [r7, #12]
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	683a      	ldr	r2, [r7, #0]
 8000960:	4413      	add	r3, r2
 8000962:	2200      	movs	r2, #0
 8000964:	801a      	strh	r2, [r3, #0]
                i++;
 8000966:	89bb      	ldrh	r3, [r7, #12]
 8000968:	3301      	adds	r3, #1
 800096a:	81bb      	strh	r3, [r7, #12]
    while (i < PASSWORD_LENGTH) {
 800096c:	89bb      	ldrh	r3, [r7, #12]
 800096e:	2b03      	cmp	r3, #3
 8000970:	d9cf      	bls.n	8000912 <KMP_BuildLPS+0x1a>
            }
        }
    }
}
 8000972:	bf00      	nop
 8000974:	bf00      	nop
 8000976:	3714      	adds	r7, #20
 8000978:	46bd      	mov	sp, r7
 800097a:	bc80      	pop	{r7}
 800097c:	4770      	bx	lr

0800097e <KMP_FindPassword>:

bool KMP_FindPassword(const uint8_t *input, uint16_t length, const uint8_t *password)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b088      	sub	sp, #32
 8000982:	af00      	add	r7, sp, #0
 8000984:	60f8      	str	r0, [r7, #12]
 8000986:	460b      	mov	r3, r1
 8000988:	607a      	str	r2, [r7, #4]
 800098a:	817b      	strh	r3, [r7, #10]
    if (length < PASSWORD_LENGTH) {
 800098c:	897b      	ldrh	r3, [r7, #10]
 800098e:	2b03      	cmp	r3, #3
 8000990:	d801      	bhi.n	8000996 <KMP_FindPassword+0x18>
        return false;
 8000992:	2300      	movs	r3, #0
 8000994:	e042      	b.n	8000a1c <KMP_FindPassword+0x9e>
    }
    
    // Build LPS array
    uint16_t lps[PASSWORD_LENGTH];
    KMP_BuildLPS(password, lps);
 8000996:	f107 0314 	add.w	r3, r7, #20
 800099a:	4619      	mov	r1, r3
 800099c:	6878      	ldr	r0, [r7, #4]
 800099e:	f7ff ffab 	bl	80008f8 <KMP_BuildLPS>
    
    uint16_t i = 0;  // Index for input
 80009a2:	2300      	movs	r3, #0
 80009a4:	83fb      	strh	r3, [r7, #30]
    uint16_t j = 0;  // Index for password
 80009a6:	2300      	movs	r3, #0
 80009a8:	83bb      	strh	r3, [r7, #28]
    
    while (i < length) {
 80009aa:	e032      	b.n	8000a12 <KMP_FindPassword+0x94>
        if (password[j] == input[i]) {
 80009ac:	8bbb      	ldrh	r3, [r7, #28]
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	4413      	add	r3, r2
 80009b2:	781a      	ldrb	r2, [r3, #0]
 80009b4:	8bfb      	ldrh	r3, [r7, #30]
 80009b6:	68f9      	ldr	r1, [r7, #12]
 80009b8:	440b      	add	r3, r1
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d105      	bne.n	80009cc <KMP_FindPassword+0x4e>
            i++;
 80009c0:	8bfb      	ldrh	r3, [r7, #30]
 80009c2:	3301      	adds	r3, #1
 80009c4:	83fb      	strh	r3, [r7, #30]
            j++;
 80009c6:	8bbb      	ldrh	r3, [r7, #28]
 80009c8:	3301      	adds	r3, #1
 80009ca:	83bb      	strh	r3, [r7, #28]
        }
        
        if (j == PASSWORD_LENGTH) {
 80009cc:	8bbb      	ldrh	r3, [r7, #28]
 80009ce:	2b04      	cmp	r3, #4
 80009d0:	d101      	bne.n	80009d6 <KMP_FindPassword+0x58>
            // Password found!
            return true;
 80009d2:	2301      	movs	r3, #1
 80009d4:	e022      	b.n	8000a1c <KMP_FindPassword+0x9e>
        } else if (i < length && password[j] != input[i]) {
 80009d6:	8bfa      	ldrh	r2, [r7, #30]
 80009d8:	897b      	ldrh	r3, [r7, #10]
 80009da:	429a      	cmp	r2, r3
 80009dc:	d219      	bcs.n	8000a12 <KMP_FindPassword+0x94>
 80009de:	8bbb      	ldrh	r3, [r7, #28]
 80009e0:	687a      	ldr	r2, [r7, #4]
 80009e2:	4413      	add	r3, r2
 80009e4:	781a      	ldrb	r2, [r3, #0]
 80009e6:	8bfb      	ldrh	r3, [r7, #30]
 80009e8:	68f9      	ldr	r1, [r7, #12]
 80009ea:	440b      	add	r3, r1
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	429a      	cmp	r2, r3
 80009f0:	d00f      	beq.n	8000a12 <KMP_FindPassword+0x94>
            if (j != 0) {
 80009f2:	8bbb      	ldrh	r3, [r7, #28]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d009      	beq.n	8000a0c <KMP_FindPassword+0x8e>
                j = lps[j - 1];
 80009f8:	8bbb      	ldrh	r3, [r7, #28]
 80009fa:	3b01      	subs	r3, #1
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	f107 0220 	add.w	r2, r7, #32
 8000a02:	4413      	add	r3, r2
 8000a04:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 8000a08:	83bb      	strh	r3, [r7, #28]
 8000a0a:	e002      	b.n	8000a12 <KMP_FindPassword+0x94>
            } else {
                i++;
 8000a0c:	8bfb      	ldrh	r3, [r7, #30]
 8000a0e:	3301      	adds	r3, #1
 8000a10:	83fb      	strh	r3, [r7, #30]
    while (i < length) {
 8000a12:	8bfa      	ldrh	r2, [r7, #30]
 8000a14:	897b      	ldrh	r3, [r7, #10]
 8000a16:	429a      	cmp	r2, r3
 8000a18:	d3c8      	bcc.n	80009ac <KMP_FindPassword+0x2e>
            }
        }
    }
    
    return false;  // Password not found
 8000a1a:	2300      	movs	r3, #0
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <Keypad_Scan_wrapper>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Keypad_Scan_wrapper(void) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
    Keypad_Scan(&hKeypad);
 8000a28:	4802      	ldr	r0, [pc, #8]	; (8000a34 <Keypad_Scan_wrapper+0x10>)
 8000a2a:	f7ff fe0f 	bl	800064c <Keypad_Scan>
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	200001e4 	.word	0x200001e4

08000a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b08c      	sub	sp, #48	; 0x30
 8000a3c:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a3e:	f001 fa33 	bl	8001ea8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a42:	f000 f85f 	bl	8000b04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a46:	f000 f965 	bl	8000d14 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a4a:	f000 f8ab 	bl	8000ba4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000a4e:	f000 f915 	bl	8000c7c <MX_TIM2_Init>
  MX_I2C1_Init();
 8000a52:	f000 f8e5 	bl	8000c20 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SCH_Init();
 8000a56:	f000 facb 	bl	8000ff0 <SCH_Init>
  Input_Init();
 8000a5a:	f7ff fced 	bl	8000438 <Input_Init>
  Output_Init();
 8000a5e:	f000 f9d9 	bl	8000e14 <Output_Init>
  State_Init();
 8000a62:	f000 fcb3 	bl	80013cc <State_Init>
  Keypad_Init(&hKeypad,
 8000a66:	2310      	movs	r3, #16
 8000a68:	930a      	str	r3, [sp, #40]	; 0x28
 8000a6a:	4b1e      	ldr	r3, [pc, #120]	; (8000ae4 <main+0xac>)
 8000a6c:	9309      	str	r3, [sp, #36]	; 0x24
 8000a6e:	2308      	movs	r3, #8
 8000a70:	9308      	str	r3, [sp, #32]
 8000a72:	4b1c      	ldr	r3, [pc, #112]	; (8000ae4 <main+0xac>)
 8000a74:	9307      	str	r3, [sp, #28]
 8000a76:	2304      	movs	r3, #4
 8000a78:	9306      	str	r3, [sp, #24]
 8000a7a:	4b1a      	ldr	r3, [pc, #104]	; (8000ae4 <main+0xac>)
 8000a7c:	9305      	str	r3, [sp, #20]
 8000a7e:	2302      	movs	r3, #2
 8000a80:	9304      	str	r3, [sp, #16]
 8000a82:	4b18      	ldr	r3, [pc, #96]	; (8000ae4 <main+0xac>)
 8000a84:	9303      	str	r3, [sp, #12]
 8000a86:	2380      	movs	r3, #128	; 0x80
 8000a88:	9302      	str	r3, [sp, #8]
 8000a8a:	4b16      	ldr	r3, [pc, #88]	; (8000ae4 <main+0xac>)
 8000a8c:	9301      	str	r3, [sp, #4]
 8000a8e:	2340      	movs	r3, #64	; 0x40
 8000a90:	9300      	str	r3, [sp, #0]
 8000a92:	4b14      	ldr	r3, [pc, #80]	; (8000ae4 <main+0xac>)
 8000a94:	2220      	movs	r2, #32
 8000a96:	4913      	ldr	r1, [pc, #76]	; (8000ae4 <main+0xac>)
 8000a98:	4813      	ldr	r0, [pc, #76]	; (8000ae8 <main+0xb0>)
 8000a9a:	f7ff fd85 	bl	80005a8 <Keypad_Init>
              ROW1_GPIO_Port, ROW1_Pin,
              ROW2_GPIO_Port, ROW2_Pin,
              ROW3_GPIO_Port, ROW3_Pin,
              ROW4_GPIO_Port, ROW4_Pin);

  lcd1.hi2c = &hi2c1;   // I2C from MX
 8000a9e:	4b13      	ldr	r3, [pc, #76]	; (8000aec <main+0xb4>)
 8000aa0:	4a13      	ldr	r2, [pc, #76]	; (8000af0 <main+0xb8>)
 8000aa2:	601a      	str	r2, [r3, #0]
  lcd1.address = 0x4E;  // PCF8574 address <<1
 8000aa4:	4b11      	ldr	r3, [pc, #68]	; (8000aec <main+0xb4>)
 8000aa6:	224e      	movs	r2, #78	; 0x4e
 8000aa8:	711a      	strb	r2, [r3, #4]
  lcd_init(&lcd1);
 8000aaa:	4810      	ldr	r0, [pc, #64]	; (8000aec <main+0xb4>)
 8000aac:	f7ff fc66 	bl	800037c <lcd_init>
  // schedule low-level keypad scan (Keypad_Scan(&hKeypad)) in timer or input_reading
  SCH_Add_Task(Keypad_Scan_wrapper, 0, 10); // wrapper calls Keypad_Scan(&hKeypad)
 8000ab0:	220a      	movs	r2, #10
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	480f      	ldr	r0, [pc, #60]	; (8000af4 <main+0xbc>)
 8000ab6:	f000 fab9 	bl	800102c <SCH_Add_Task>
  SCH_Add_Task(Input_Process, 1, 10);
 8000aba:	220a      	movs	r2, #10
 8000abc:	2101      	movs	r1, #1
 8000abe:	480e      	ldr	r0, [pc, #56]	; (8000af8 <main+0xc0>)
 8000ac0:	f000 fab4 	bl	800102c <SCH_Add_Task>
  SCH_Add_Task(State_Process, 2, 10);
 8000ac4:	220a      	movs	r2, #10
 8000ac6:	2102      	movs	r1, #2
 8000ac8:	480c      	ldr	r0, [pc, #48]	; (8000afc <main+0xc4>)
 8000aca:	f000 faaf 	bl	800102c <SCH_Add_Task>
  SCH_Add_Task(Output_Process, 3, 20);
 8000ace:	2214      	movs	r2, #20
 8000ad0:	2103      	movs	r1, #3
 8000ad2:	480b      	ldr	r0, [pc, #44]	; (8000b00 <main+0xc8>)
 8000ad4:	f000 faaa 	bl	800102c <SCH_Add_Task>

  init_global_variables();
 8000ad8:	f7ff fb38 	bl	800014c <init_global_variables>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000adc:	f000 fb4c 	bl	8001178 <SCH_Dispatch_Tasks>
 8000ae0:	e7fc      	b.n	8000adc <main+0xa4>
 8000ae2:	bf00      	nop
 8000ae4:	40010800 	.word	0x40010800
 8000ae8:	200001e4 	.word	0x200001e4
 8000aec:	200001b4 	.word	0x200001b4
 8000af0:	20000238 	.word	0x20000238
 8000af4:	08000a25 	.word	0x08000a25
 8000af8:	080004dd 	.word	0x080004dd
 8000afc:	080014a9 	.word	0x080014a9
 8000b00:	08000fd9 	.word	0x08000fd9

08000b04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b094      	sub	sp, #80	; 0x50
 8000b08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b0e:	2228      	movs	r2, #40	; 0x28
 8000b10:	2100      	movs	r1, #0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f005 faae 	bl	8006074 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b28:	1d3b      	adds	r3, r7, #4
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b34:	2302      	movs	r3, #2
 8000b36:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b3c:	2310      	movs	r3, #16
 8000b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b40:	2300      	movs	r3, #0
 8000b42:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f004 fa11 	bl	8004f70 <HAL_RCC_OscConfig>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000b54:	f000 f958 	bl	8000e08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b58:	230f      	movs	r3, #15
 8000b5a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b60:	2300      	movs	r3, #0
 8000b62:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b64:	2300      	movs	r3, #0
 8000b66:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b6c:	f107 0314 	add.w	r3, r7, #20
 8000b70:	2100      	movs	r1, #0
 8000b72:	4618      	mov	r0, r3
 8000b74:	f004 fc7c 	bl	8005470 <HAL_RCC_ClockConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000b7e:	f000 f943 	bl	8000e08 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b82:	2302      	movs	r3, #2
 8000b84:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000b86:	2300      	movs	r3, #0
 8000b88:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b8a:	1d3b      	adds	r3, r7, #4
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f004 fde9 	bl	8005764 <HAL_RCCEx_PeriphCLKConfig>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000b98:	f000 f936 	bl	8000e08 <Error_Handler>
  }
}
 8000b9c:	bf00      	nop
 8000b9e:	3750      	adds	r7, #80	; 0x50
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bb4:	4b18      	ldr	r3, [pc, #96]	; (8000c18 <MX_ADC1_Init+0x74>)
 8000bb6:	4a19      	ldr	r2, [pc, #100]	; (8000c1c <MX_ADC1_Init+0x78>)
 8000bb8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bba:	4b17      	ldr	r3, [pc, #92]	; (8000c18 <MX_ADC1_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bc0:	4b15      	ldr	r3, [pc, #84]	; (8000c18 <MX_ADC1_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bc6:	4b14      	ldr	r3, [pc, #80]	; (8000c18 <MX_ADC1_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bcc:	4b12      	ldr	r3, [pc, #72]	; (8000c18 <MX_ADC1_Init+0x74>)
 8000bce:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000bd2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bd4:	4b10      	ldr	r3, [pc, #64]	; (8000c18 <MX_ADC1_Init+0x74>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000bda:	4b0f      	ldr	r3, [pc, #60]	; (8000c18 <MX_ADC1_Init+0x74>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000be0:	480d      	ldr	r0, [pc, #52]	; (8000c18 <MX_ADC1_Init+0x74>)
 8000be2:	f001 f9e7 	bl	8001fb4 <HAL_ADC_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000bec:	f000 f90c 	bl	8000e08 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bfc:	1d3b      	adds	r3, r7, #4
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4805      	ldr	r0, [pc, #20]	; (8000c18 <MX_ADC1_Init+0x74>)
 8000c02:	f001 fb81 	bl	8002308 <HAL_ADC_ConfigChannel>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000c0c:	f000 f8fc 	bl	8000e08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c10:	bf00      	nop
 8000c12:	3710      	adds	r7, #16
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	2000028c 	.word	0x2000028c
 8000c1c:	40012400 	.word	0x40012400

08000c20 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c24:	4b12      	ldr	r3, [pc, #72]	; (8000c70 <MX_I2C1_Init+0x50>)
 8000c26:	4a13      	ldr	r2, [pc, #76]	; (8000c74 <MX_I2C1_Init+0x54>)
 8000c28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c2a:	4b11      	ldr	r3, [pc, #68]	; (8000c70 <MX_I2C1_Init+0x50>)
 8000c2c:	4a12      	ldr	r2, [pc, #72]	; (8000c78 <MX_I2C1_Init+0x58>)
 8000c2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c30:	4b0f      	ldr	r3, [pc, #60]	; (8000c70 <MX_I2C1_Init+0x50>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c36:	4b0e      	ldr	r3, [pc, #56]	; (8000c70 <MX_I2C1_Init+0x50>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	; (8000c70 <MX_I2C1_Init+0x50>)
 8000c3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c42:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c44:	4b0a      	ldr	r3, [pc, #40]	; (8000c70 <MX_I2C1_Init+0x50>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c4a:	4b09      	ldr	r3, [pc, #36]	; (8000c70 <MX_I2C1_Init+0x50>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c50:	4b07      	ldr	r3, [pc, #28]	; (8000c70 <MX_I2C1_Init+0x50>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c56:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <MX_I2C1_Init+0x50>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c5c:	4804      	ldr	r0, [pc, #16]	; (8000c70 <MX_I2C1_Init+0x50>)
 8000c5e:	f001 ffdd 	bl	8002c1c <HAL_I2C_Init>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c68:	f000 f8ce 	bl	8000e08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20000238 	.word	0x20000238
 8000c74:	40005400 	.word	0x40005400
 8000c78:	000186a0 	.word	0x000186a0

08000c7c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c82:	f107 0308 	add.w	r3, r7, #8
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
 8000c8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c90:	463b      	mov	r3, r7
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c98:	4b1d      	ldr	r3, [pc, #116]	; (8000d10 <MX_TIM2_Init+0x94>)
 8000c9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9;
 8000ca0:	4b1b      	ldr	r3, [pc, #108]	; (8000d10 <MX_TIM2_Init+0x94>)
 8000ca2:	2209      	movs	r2, #9
 8000ca4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca6:	4b1a      	ldr	r3, [pc, #104]	; (8000d10 <MX_TIM2_Init+0x94>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7999;
 8000cac:	4b18      	ldr	r3, [pc, #96]	; (8000d10 <MX_TIM2_Init+0x94>)
 8000cae:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000cb2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb4:	4b16      	ldr	r3, [pc, #88]	; (8000d10 <MX_TIM2_Init+0x94>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cba:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <MX_TIM2_Init+0x94>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cc0:	4813      	ldr	r0, [pc, #76]	; (8000d10 <MX_TIM2_Init+0x94>)
 8000cc2:	f004 fe05 	bl	80058d0 <HAL_TIM_Base_Init>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000ccc:	f000 f89c 	bl	8000e08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cd4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cd6:	f107 0308 	add.w	r3, r7, #8
 8000cda:	4619      	mov	r1, r3
 8000cdc:	480c      	ldr	r0, [pc, #48]	; (8000d10 <MX_TIM2_Init+0x94>)
 8000cde:	f004 ff36 	bl	8005b4e <HAL_TIM_ConfigClockSource>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ce8:	f000 f88e 	bl	8000e08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cec:	2300      	movs	r3, #0
 8000cee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cf4:	463b      	mov	r3, r7
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4805      	ldr	r0, [pc, #20]	; (8000d10 <MX_TIM2_Init+0x94>)
 8000cfa:	f005 f921 	bl	8005f40 <HAL_TIMEx_MasterConfigSynchronization>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d04:	f000 f880 	bl	8000e08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d08:	bf00      	nop
 8000d0a:	3718      	adds	r7, #24
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	200002bc 	.word	0x200002bc

08000d14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b088      	sub	sp, #32
 8000d18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1a:	f107 0310 	add.w	r3, r7, #16
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d28:	4b33      	ldr	r3, [pc, #204]	; (8000df8 <MX_GPIO_Init+0xe4>)
 8000d2a:	699b      	ldr	r3, [r3, #24]
 8000d2c:	4a32      	ldr	r2, [pc, #200]	; (8000df8 <MX_GPIO_Init+0xe4>)
 8000d2e:	f043 0310 	orr.w	r3, r3, #16
 8000d32:	6193      	str	r3, [r2, #24]
 8000d34:	4b30      	ldr	r3, [pc, #192]	; (8000df8 <MX_GPIO_Init+0xe4>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	f003 0310 	and.w	r3, r3, #16
 8000d3c:	60fb      	str	r3, [r7, #12]
 8000d3e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d40:	4b2d      	ldr	r3, [pc, #180]	; (8000df8 <MX_GPIO_Init+0xe4>)
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	4a2c      	ldr	r2, [pc, #176]	; (8000df8 <MX_GPIO_Init+0xe4>)
 8000d46:	f043 0304 	orr.w	r3, r3, #4
 8000d4a:	6193      	str	r3, [r2, #24]
 8000d4c:	4b2a      	ldr	r3, [pc, #168]	; (8000df8 <MX_GPIO_Init+0xe4>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	f003 0304 	and.w	r3, r3, #4
 8000d54:	60bb      	str	r3, [r7, #8]
 8000d56:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d58:	4b27      	ldr	r3, [pc, #156]	; (8000df8 <MX_GPIO_Init+0xe4>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	4a26      	ldr	r2, [pc, #152]	; (8000df8 <MX_GPIO_Init+0xe4>)
 8000d5e:	f043 0308 	orr.w	r3, r3, #8
 8000d62:	6193      	str	r3, [r2, #24]
 8000d64:	4b24      	ldr	r3, [pc, #144]	; (8000df8 <MX_GPIO_Init+0xe4>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	f003 0308 	and.w	r3, r3, #8
 8000d6c:	607b      	str	r3, [r7, #4]
 8000d6e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin, GPIO_PIN_RESET);
 8000d70:	2200      	movs	r2, #0
 8000d72:	211e      	movs	r1, #30
 8000d74:	4821      	ldr	r0, [pc, #132]	; (8000dfc <MX_GPIO_Init+0xe8>)
 8000d76:	f001 ff38 	bl	8002bea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|RELAY_Pin|LEED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	211b      	movs	r1, #27
 8000d7e:	4820      	ldr	r0, [pc, #128]	; (8000e00 <MX_GPIO_Init+0xec>)
 8000d80:	f001 ff33 	bl	8002bea <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DOOR_SENSOR_Pin KEY_SENSOR_Pin BUTTON_Pin */
  GPIO_InitStruct.Pin = DOOR_SENSOR_Pin|KEY_SENSOR_Pin|BUTTON_Pin;
 8000d84:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000d88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d92:	f107 0310 	add.w	r3, r7, #16
 8000d96:	4619      	mov	r1, r3
 8000d98:	481a      	ldr	r0, [pc, #104]	; (8000e04 <MX_GPIO_Init+0xf0>)
 8000d9a:	f001 fd8b 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW1_Pin ROW2_Pin ROW3_Pin ROW4_Pin */
  GPIO_InitStruct.Pin = ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin;
 8000d9e:	231e      	movs	r3, #30
 8000da0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da2:	2301      	movs	r3, #1
 8000da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000da6:	2301      	movs	r3, #1
 8000da8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000daa:	2302      	movs	r3, #2
 8000dac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dae:	f107 0310 	add.w	r3, r7, #16
 8000db2:	4619      	mov	r1, r3
 8000db4:	4811      	ldr	r0, [pc, #68]	; (8000dfc <MX_GPIO_Init+0xe8>)
 8000db6:	f001 fd7d 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL1_Pin COL2_Pin COL3_Pin */
  GPIO_InitStruct.Pin = COL1_Pin|COL2_Pin|COL3_Pin;
 8000dba:	23e0      	movs	r3, #224	; 0xe0
 8000dbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc6:	f107 0310 	add.w	r3, r7, #16
 8000dca:	4619      	mov	r1, r3
 8000dcc:	480b      	ldr	r0, [pc, #44]	; (8000dfc <MX_GPIO_Init+0xe8>)
 8000dce:	f001 fd71 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin RELAY_Pin LEED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|RELAY_Pin|LEED_GREEN_Pin|LED_RED_Pin;
 8000dd2:	231b      	movs	r3, #27
 8000dd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dde:	2302      	movs	r3, #2
 8000de0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de2:	f107 0310 	add.w	r3, r7, #16
 8000de6:	4619      	mov	r1, r3
 8000de8:	4805      	ldr	r0, [pc, #20]	; (8000e00 <MX_GPIO_Init+0xec>)
 8000dea:	f001 fd63 	bl	80028b4 <HAL_GPIO_Init>

}
 8000dee:	bf00      	nop
 8000df0:	3720      	adds	r7, #32
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	40010800 	.word	0x40010800
 8000e00:	40010c00 	.word	0x40010c00
 8000e04:	40011000 	.word	0x40011000

08000e08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e0c:	b672      	cpsid	i
}
 8000e0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e10:	e7fe      	b.n	8000e10 <Error_Handler+0x8>
	...

08000e14 <Output_Init>:
/* internal shadow to detect changes */
static char last_line1[17];
static char last_line2[17];

void Output_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
    /* initialize shadow buffers */
    memset(last_line1, 0, sizeof(last_line1));
 8000e18:	2211      	movs	r2, #17
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4817      	ldr	r0, [pc, #92]	; (8000e7c <Output_Init+0x68>)
 8000e1e:	f005 f929 	bl	8006074 <memset>
    memset(last_line2, 0, sizeof(last_line2));
 8000e22:	2211      	movs	r2, #17
 8000e24:	2100      	movs	r1, #0
 8000e26:	4816      	ldr	r0, [pc, #88]	; (8000e80 <Output_Init+0x6c>)
 8000e28:	f005 f924 	bl	8006074 <memset>

    /* default outputs */
    gOutputStatus.ledGreen = LED_OFF;
 8000e2c:	4b15      	ldr	r3, [pc, #84]	; (8000e84 <Output_Init+0x70>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	701a      	strb	r2, [r3, #0]
    gOutputStatus.ledRed = LED_OFF;
 8000e32:	4b14      	ldr	r3, [pc, #80]	; (8000e84 <Output_Init+0x70>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	705a      	strb	r2, [r3, #1]
    gOutputStatus.buzzer = BUZZER_OFF;
 8000e38:	4b12      	ldr	r3, [pc, #72]	; (8000e84 <Output_Init+0x70>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	70da      	strb	r2, [r3, #3]
    gOutputStatus.solenoid = SOLENOID_LOCKED;
 8000e3e:	4b11      	ldr	r3, [pc, #68]	; (8000e84 <Output_Init+0x70>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	709a      	strb	r2, [r3, #2]
    memset(gOutputStatus.lcdLine1, 0, sizeof(gOutputStatus.lcdLine1));
 8000e44:	2211      	movs	r2, #17
 8000e46:	2100      	movs	r1, #0
 8000e48:	480f      	ldr	r0, [pc, #60]	; (8000e88 <Output_Init+0x74>)
 8000e4a:	f005 f913 	bl	8006074 <memset>
    memset(gOutputStatus.lcdLine2, 0, sizeof(gOutputStatus.lcdLine2));
 8000e4e:	2211      	movs	r2, #17
 8000e50:	2100      	movs	r1, #0
 8000e52:	480e      	ldr	r0, [pc, #56]	; (8000e8c <Output_Init+0x78>)
 8000e54:	f005 f90e 	bl	8006074 <memset>

    plcd = &lcd_handle;
 8000e58:	4b0d      	ldr	r3, [pc, #52]	; (8000e90 <Output_Init+0x7c>)
 8000e5a:	4a0e      	ldr	r2, [pc, #56]	; (8000e94 <Output_Init+0x80>)
 8000e5c:	601a      	str	r2, [r3, #0]
    plcd->hi2c = &hi2c1;
 8000e5e:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <Output_Init+0x7c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a0d      	ldr	r2, [pc, #52]	; (8000e98 <Output_Init+0x84>)
 8000e64:	601a      	str	r2, [r3, #0]
    plcd->address = (0x27 << 1);
 8000e66:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <Output_Init+0x7c>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	224e      	movs	r2, #78	; 0x4e
 8000e6c:	711a      	strb	r2, [r3, #4]
    lcd_init(plcd);
 8000e6e:	4b08      	ldr	r3, [pc, #32]	; (8000e90 <Output_Init+0x7c>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fa82 	bl	800037c <lcd_init>
}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	2000013c 	.word	0x2000013c
 8000e80:	20000150 	.word	0x20000150
 8000e84:	20000000 	.word	0x20000000
 8000e88:	20000004 	.word	0x20000004
 8000e8c:	20000015 	.word	0x20000015
 8000e90:	20000138 	.word	0x20000138
 8000e94:	20000130 	.word	0x20000130
 8000e98:	20000238 	.word	0x20000238

08000e9c <apply_leds>:

static void apply_leds(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
    /* your board has LEED_GREEN_Pin (note spelling) and LED_RED_Pin */
    HAL_GPIO_WritePin(LEED_GREEN_GPIO_Port, LEED_GREEN_Pin, (gOutputStatus.ledGreen == LED_ON) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	; (8000ed4 <apply_leds+0x38>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	bf0c      	ite	eq
 8000ea8:	2301      	moveq	r3, #1
 8000eaa:	2300      	movne	r3, #0
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	461a      	mov	r2, r3
 8000eb0:	2108      	movs	r1, #8
 8000eb2:	4809      	ldr	r0, [pc, #36]	; (8000ed8 <apply_leds+0x3c>)
 8000eb4:	f001 fe99 	bl	8002bea <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, (gOutputStatus.ledRed == LED_ON) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000eb8:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <apply_leds+0x38>)
 8000eba:	785b      	ldrb	r3, [r3, #1]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	bf0c      	ite	eq
 8000ec0:	2301      	moveq	r3, #1
 8000ec2:	2300      	movne	r3, #0
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	2110      	movs	r1, #16
 8000eca:	4803      	ldr	r0, [pc, #12]	; (8000ed8 <apply_leds+0x3c>)
 8000ecc:	f001 fe8d 	bl	8002bea <HAL_GPIO_WritePin>
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	20000000 	.word	0x20000000
 8000ed8:	40010c00 	.word	0x40010c00

08000edc <apply_solenoid>:

static void apply_solenoid(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
    /* Relay pin used to drive solenoid (active high to unlock?) */
    if (gOutputStatus.solenoid == SOLENOID_UNLOCKED) {
 8000ee0:	4b08      	ldr	r3, [pc, #32]	; (8000f04 <apply_solenoid+0x28>)
 8000ee2:	789b      	ldrb	r3, [r3, #2]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d105      	bne.n	8000ef4 <apply_solenoid+0x18>
        HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2102      	movs	r1, #2
 8000eec:	4806      	ldr	r0, [pc, #24]	; (8000f08 <apply_solenoid+0x2c>)
 8000eee:	f001 fe7c 	bl	8002bea <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
    }
}
 8000ef2:	e004      	b.n	8000efe <apply_solenoid+0x22>
        HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2102      	movs	r1, #2
 8000ef8:	4803      	ldr	r0, [pc, #12]	; (8000f08 <apply_solenoid+0x2c>)
 8000efa:	f001 fe76 	bl	8002bea <HAL_GPIO_WritePin>
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	20000000 	.word	0x20000000
 8000f08:	40010c00 	.word	0x40010c00

08000f0c <apply_buzzer>:

static void apply_buzzer(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
    if (gOutputStatus.buzzer == BUZZER_ON) {
 8000f10:	4b08      	ldr	r3, [pc, #32]	; (8000f34 <apply_buzzer+0x28>)
 8000f12:	78db      	ldrb	r3, [r3, #3]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d105      	bne.n	8000f24 <apply_buzzer+0x18>
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	4806      	ldr	r0, [pc, #24]	; (8000f38 <apply_buzzer+0x2c>)
 8000f1e:	f001 fe64 	bl	8002bea <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
    }
}
 8000f22:	e004      	b.n	8000f2e <apply_buzzer+0x22>
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000f24:	2200      	movs	r2, #0
 8000f26:	2101      	movs	r1, #1
 8000f28:	4803      	ldr	r0, [pc, #12]	; (8000f38 <apply_buzzer+0x2c>)
 8000f2a:	f001 fe5e 	bl	8002bea <HAL_GPIO_WritePin>
}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000000 	.word	0x20000000
 8000f38:	40010c00 	.word	0x40010c00

08000f3c <apply_lcd>:

static void apply_lcd(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
    /* If no LCD configured (plcd == NULL) skip */
    if (plcd == NULL) return;
 8000f40:	4b20      	ldr	r3, [pc, #128]	; (8000fc4 <apply_lcd+0x88>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d03a      	beq.n	8000fbe <apply_lcd+0x82>

    /* update only when content changed */
    if (strncmp(last_line1, (char*)gOutputStatus.lcdLine1, 16) != 0) {
 8000f48:	2210      	movs	r2, #16
 8000f4a:	491f      	ldr	r1, [pc, #124]	; (8000fc8 <apply_lcd+0x8c>)
 8000f4c:	481f      	ldr	r0, [pc, #124]	; (8000fcc <apply_lcd+0x90>)
 8000f4e:	f005 f8cd 	bl	80060ec <strncmp>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d014      	beq.n	8000f82 <apply_lcd+0x46>
        lcd_gotoxy(plcd, 0, 0);
 8000f58:	4b1a      	ldr	r3, [pc, #104]	; (8000fc4 <apply_lcd+0x88>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff f9d9 	bl	8000318 <lcd_gotoxy>
        lcd_puts(plcd, (char*)gOutputStatus.lcdLine1);
 8000f66:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <apply_lcd+0x88>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4917      	ldr	r1, [pc, #92]	; (8000fc8 <apply_lcd+0x8c>)
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff fa4c 	bl	800040a <lcd_puts>
        strncpy(last_line1, (char*)gOutputStatus.lcdLine1, 16);
 8000f72:	2210      	movs	r2, #16
 8000f74:	4914      	ldr	r1, [pc, #80]	; (8000fc8 <apply_lcd+0x8c>)
 8000f76:	4815      	ldr	r0, [pc, #84]	; (8000fcc <apply_lcd+0x90>)
 8000f78:	f005 f8ca 	bl	8006110 <strncpy>
        last_line1[16] = '\0';
 8000f7c:	4b13      	ldr	r3, [pc, #76]	; (8000fcc <apply_lcd+0x90>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	741a      	strb	r2, [r3, #16]
    }
    if (strncmp(last_line2, (char*)gOutputStatus.lcdLine2, 16) != 0) {
 8000f82:	2210      	movs	r2, #16
 8000f84:	4912      	ldr	r1, [pc, #72]	; (8000fd0 <apply_lcd+0x94>)
 8000f86:	4813      	ldr	r0, [pc, #76]	; (8000fd4 <apply_lcd+0x98>)
 8000f88:	f005 f8b0 	bl	80060ec <strncmp>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d016      	beq.n	8000fc0 <apply_lcd+0x84>
        lcd_gotoxy(plcd, 0, 1);
 8000f92:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <apply_lcd+0x88>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2201      	movs	r2, #1
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff f9bc 	bl	8000318 <lcd_gotoxy>
        lcd_puts(plcd, (char*)gOutputStatus.lcdLine2);
 8000fa0:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <apply_lcd+0x88>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	490a      	ldr	r1, [pc, #40]	; (8000fd0 <apply_lcd+0x94>)
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fa2f 	bl	800040a <lcd_puts>
        strncpy(last_line2, (char*)gOutputStatus.lcdLine2, 16);
 8000fac:	2210      	movs	r2, #16
 8000fae:	4908      	ldr	r1, [pc, #32]	; (8000fd0 <apply_lcd+0x94>)
 8000fb0:	4808      	ldr	r0, [pc, #32]	; (8000fd4 <apply_lcd+0x98>)
 8000fb2:	f005 f8ad 	bl	8006110 <strncpy>
        last_line2[16] = '\0';
 8000fb6:	4b07      	ldr	r3, [pc, #28]	; (8000fd4 <apply_lcd+0x98>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	741a      	strb	r2, [r3, #16]
 8000fbc:	e000      	b.n	8000fc0 <apply_lcd+0x84>
    if (plcd == NULL) return;
 8000fbe:	bf00      	nop
    }
}
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000138 	.word	0x20000138
 8000fc8:	20000004 	.word	0x20000004
 8000fcc:	2000013c 	.word	0x2000013c
 8000fd0:	20000015 	.word	0x20000015
 8000fd4:	20000150 	.word	0x20000150

08000fd8 <Output_Process>:

void Output_Process(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
    apply_leds();
 8000fdc:	f7ff ff5e 	bl	8000e9c <apply_leds>
    apply_solenoid();
 8000fe0:	f7ff ff7c 	bl	8000edc <apply_solenoid>
    apply_buzzer();
 8000fe4:	f7ff ff92 	bl	8000f0c <apply_buzzer>
    apply_lcd();
 8000fe8:	f7ff ffa8 	bl	8000f3c <apply_lcd>
}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <SCH_Init>:
sTask SCH_tasks_G[SCH_MAX_TASKS];
uint8_t SCH_task_count = 0;
uint8_t Error_code_G = 0;

void SCH_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++)
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	71fb      	strb	r3, [r7, #7]
 8000ffa:	e006      	b.n	800100a <SCH_Init+0x1a>
        SCH_Delete_Task(i);
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 f8ec 	bl	80011dc <SCH_Delete_Task>
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++)
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	3301      	adds	r3, #1
 8001008:	71fb      	strb	r3, [r7, #7]
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	2b27      	cmp	r3, #39	; 0x27
 800100e:	d9f5      	bls.n	8000ffc <SCH_Init+0xc>

    SCH_task_count = 0;
 8001010:	4b04      	ldr	r3, [pc, #16]	; (8001024 <SCH_Init+0x34>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]
    Error_code_G = 0;
 8001016:	4b04      	ldr	r3, [pc, #16]	; (8001028 <SCH_Init+0x38>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
}
 800101c:	bf00      	nop
 800101e:	3708      	adds	r7, #8
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000161 	.word	0x20000161
 8001028:	20000162 	.word	0x20000162

0800102c <SCH_Add_Task>:

uint8_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD)
{
 800102c:	b4b0      	push	{r4, r5, r7}
 800102e:	b087      	sub	sp, #28
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
    if (SCH_task_count >= SCH_MAX_TASKS)
 8001038:	4b4c      	ldr	r3, [pc, #304]	; (800116c <SCH_Add_Task+0x140>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b27      	cmp	r3, #39	; 0x27
 800103e:	d904      	bls.n	800104a <SCH_Add_Task+0x1e>
    {
        Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
 8001040:	4b4b      	ldr	r3, [pc, #300]	; (8001170 <SCH_Add_Task+0x144>)
 8001042:	2201      	movs	r2, #1
 8001044:	701a      	strb	r2, [r3, #0]
        return SCH_MAX_TASKS;
 8001046:	2328      	movs	r3, #40	; 0x28
 8001048:	e08b      	b.n	8001162 <SCH_Add_Task+0x136>
    }

    uint8_t index = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	75fb      	strb	r3, [r7, #23]
    while (index < SCH_task_count && DELAY >= SCH_tasks_G[index].Delay)
 800104e:	e00e      	b.n	800106e <SCH_Add_Task+0x42>
    {
        DELAY -= SCH_tasks_G[index].Delay;
 8001050:	7dfa      	ldrb	r2, [r7, #23]
 8001052:	4948      	ldr	r1, [pc, #288]	; (8001174 <SCH_Add_Task+0x148>)
 8001054:	4613      	mov	r3, r2
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	4413      	add	r3, r2
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	440b      	add	r3, r1
 800105e:	3304      	adds	r3, #4
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	60bb      	str	r3, [r7, #8]
        index++;
 8001068:	7dfb      	ldrb	r3, [r7, #23]
 800106a:	3301      	adds	r3, #1
 800106c:	75fb      	strb	r3, [r7, #23]
    while (index < SCH_task_count && DELAY >= SCH_tasks_G[index].Delay)
 800106e:	4b3f      	ldr	r3, [pc, #252]	; (800116c <SCH_Add_Task+0x140>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	7dfa      	ldrb	r2, [r7, #23]
 8001074:	429a      	cmp	r2, r3
 8001076:	d20b      	bcs.n	8001090 <SCH_Add_Task+0x64>
 8001078:	7dfa      	ldrb	r2, [r7, #23]
 800107a:	493e      	ldr	r1, [pc, #248]	; (8001174 <SCH_Add_Task+0x148>)
 800107c:	4613      	mov	r3, r2
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	4413      	add	r3, r2
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	440b      	add	r3, r1
 8001086:	3304      	adds	r3, #4
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	68ba      	ldr	r2, [r7, #8]
 800108c:	429a      	cmp	r2, r3
 800108e:	d2df      	bcs.n	8001050 <SCH_Add_Task+0x24>
    }

    for (uint8_t i = SCH_task_count; i > index; i--)
 8001090:	4b36      	ldr	r3, [pc, #216]	; (800116c <SCH_Add_Task+0x140>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	75bb      	strb	r3, [r7, #22]
 8001096:	e017      	b.n	80010c8 <SCH_Add_Task+0x9c>
        SCH_tasks_G[i] = SCH_tasks_G[i - 1];
 8001098:	7dbb      	ldrb	r3, [r7, #22]
 800109a:	1e5a      	subs	r2, r3, #1
 800109c:	7db9      	ldrb	r1, [r7, #22]
 800109e:	4835      	ldr	r0, [pc, #212]	; (8001174 <SCH_Add_Task+0x148>)
 80010a0:	460b      	mov	r3, r1
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	440b      	add	r3, r1
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	4418      	add	r0, r3
 80010aa:	4932      	ldr	r1, [pc, #200]	; (8001174 <SCH_Add_Task+0x148>)
 80010ac:	4613      	mov	r3, r2
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	4413      	add	r3, r2
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	440b      	add	r3, r1
 80010b6:	4604      	mov	r4, r0
 80010b8:	461d      	mov	r5, r3
 80010ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010be:	682b      	ldr	r3, [r5, #0]
 80010c0:	6023      	str	r3, [r4, #0]
    for (uint8_t i = SCH_task_count; i > index; i--)
 80010c2:	7dbb      	ldrb	r3, [r7, #22]
 80010c4:	3b01      	subs	r3, #1
 80010c6:	75bb      	strb	r3, [r7, #22]
 80010c8:	7dba      	ldrb	r2, [r7, #22]
 80010ca:	7dfb      	ldrb	r3, [r7, #23]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d8e3      	bhi.n	8001098 <SCH_Add_Task+0x6c>

    SCH_tasks_G[index].pTask = pFunction;
 80010d0:	7dfa      	ldrb	r2, [r7, #23]
 80010d2:	4928      	ldr	r1, [pc, #160]	; (8001174 <SCH_Add_Task+0x148>)
 80010d4:	4613      	mov	r3, r2
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	4413      	add	r3, r2
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	440b      	add	r3, r1
 80010de:	68fa      	ldr	r2, [r7, #12]
 80010e0:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].Delay = DELAY;
 80010e2:	7dfa      	ldrb	r2, [r7, #23]
 80010e4:	4923      	ldr	r1, [pc, #140]	; (8001174 <SCH_Add_Task+0x148>)
 80010e6:	4613      	mov	r3, r2
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	4413      	add	r3, r2
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	440b      	add	r3, r1
 80010f0:	3304      	adds	r3, #4
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].Period = PERIOD;
 80010f6:	7dfa      	ldrb	r2, [r7, #23]
 80010f8:	491e      	ldr	r1, [pc, #120]	; (8001174 <SCH_Add_Task+0x148>)
 80010fa:	4613      	mov	r3, r2
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	4413      	add	r3, r2
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	440b      	add	r3, r1
 8001104:	3308      	adds	r3, #8
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].RunMe = 0;
 800110a:	7dfa      	ldrb	r2, [r7, #23]
 800110c:	4919      	ldr	r1, [pc, #100]	; (8001174 <SCH_Add_Task+0x148>)
 800110e:	4613      	mov	r3, r2
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	4413      	add	r3, r2
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	440b      	add	r3, r1
 8001118:	330c      	adds	r3, #12
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]

    if (index < SCH_task_count)
 800111e:	4b13      	ldr	r3, [pc, #76]	; (800116c <SCH_Add_Task+0x140>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	7dfa      	ldrb	r2, [r7, #23]
 8001124:	429a      	cmp	r2, r3
 8001126:	d215      	bcs.n	8001154 <SCH_Add_Task+0x128>
        SCH_tasks_G[index + 1].Delay -= DELAY;
 8001128:	7dfb      	ldrb	r3, [r7, #23]
 800112a:	1c5a      	adds	r2, r3, #1
 800112c:	4911      	ldr	r1, [pc, #68]	; (8001174 <SCH_Add_Task+0x148>)
 800112e:	4613      	mov	r3, r2
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	4413      	add	r3, r2
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	440b      	add	r3, r1
 8001138:	3304      	adds	r3, #4
 800113a:	6819      	ldr	r1, [r3, #0]
 800113c:	7dfb      	ldrb	r3, [r7, #23]
 800113e:	1c5a      	adds	r2, r3, #1
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	1ac9      	subs	r1, r1, r3
 8001144:	480b      	ldr	r0, [pc, #44]	; (8001174 <SCH_Add_Task+0x148>)
 8001146:	4613      	mov	r3, r2
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	4413      	add	r3, r2
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	4403      	add	r3, r0
 8001150:	3304      	adds	r3, #4
 8001152:	6019      	str	r1, [r3, #0]

    SCH_task_count++;
 8001154:	4b05      	ldr	r3, [pc, #20]	; (800116c <SCH_Add_Task+0x140>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	b2da      	uxtb	r2, r3
 800115c:	4b03      	ldr	r3, [pc, #12]	; (800116c <SCH_Add_Task+0x140>)
 800115e:	701a      	strb	r2, [r3, #0]
    return index;
 8001160:	7dfb      	ldrb	r3, [r7, #23]
}
 8001162:	4618      	mov	r0, r3
 8001164:	371c      	adds	r7, #28
 8001166:	46bd      	mov	sp, r7
 8001168:	bcb0      	pop	{r4, r5, r7}
 800116a:	4770      	bx	lr
 800116c:	20000161 	.word	0x20000161
 8001170:	20000162 	.word	0x20000162
 8001174:	20000304 	.word	0x20000304

08001178 <SCH_Dispatch_Tasks>:
    for (uint8_t i = 0; i < SCH_task_count && SCH_tasks_G[i].Delay == 0; i++)
        SCH_tasks_G[i].RunMe++;
}

void SCH_Dispatch_Tasks(void)
{
 8001178:	b5b0      	push	{r4, r5, r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af00      	add	r7, sp, #0
    if (SCH_task_count == 0) return;
 800117e:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <SCH_Dispatch_Tasks+0x5c>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d022      	beq.n	80011cc <SCH_Dispatch_Tasks+0x54>

    if (SCH_tasks_G[0].RunMe > 0)
 8001186:	4b14      	ldr	r3, [pc, #80]	; (80011d8 <SCH_Dispatch_Tasks+0x60>)
 8001188:	7b1b      	ldrb	r3, [r3, #12]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d01f      	beq.n	80011ce <SCH_Dispatch_Tasks+0x56>
    {
        void (*pTask)() = SCH_tasks_G[0].pTask;
 800118e:	4b12      	ldr	r3, [pc, #72]	; (80011d8 <SCH_Dispatch_Tasks+0x60>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	617b      	str	r3, [r7, #20]

        SCH_tasks_G[0].RunMe--;
 8001194:	4b10      	ldr	r3, [pc, #64]	; (80011d8 <SCH_Dispatch_Tasks+0x60>)
 8001196:	7b1b      	ldrb	r3, [r3, #12]
 8001198:	3b01      	subs	r3, #1
 800119a:	b2da      	uxtb	r2, r3
 800119c:	4b0e      	ldr	r3, [pc, #56]	; (80011d8 <SCH_Dispatch_Tasks+0x60>)
 800119e:	731a      	strb	r2, [r3, #12]
        (*pTask)();
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	4798      	blx	r3

        sTask tmp = SCH_tasks_G[0];
 80011a4:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <SCH_Dispatch_Tasks+0x60>)
 80011a6:	463c      	mov	r4, r7
 80011a8:	461d      	mov	r5, r3
 80011aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ae:	682b      	ldr	r3, [r5, #0]
 80011b0:	6023      	str	r3, [r4, #0]
        SCH_Delete_Task(0);
 80011b2:	2000      	movs	r0, #0
 80011b4:	f000 f812 	bl	80011dc <SCH_Delete_Task>

        if (tmp.Period > 0)
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d007      	beq.n	80011ce <SCH_Dispatch_Tasks+0x56>
            SCH_Add_Task(tmp.pTask, tmp.Period, tmp.Period);
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	68b9      	ldr	r1, [r7, #8]
 80011c2:	68ba      	ldr	r2, [r7, #8]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ff31 	bl	800102c <SCH_Add_Task>
 80011ca:	e000      	b.n	80011ce <SCH_Dispatch_Tasks+0x56>
    if (SCH_task_count == 0) return;
 80011cc:	bf00      	nop
    }
}
 80011ce:	3718      	adds	r7, #24
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bdb0      	pop	{r4, r5, r7, pc}
 80011d4:	20000161 	.word	0x20000161
 80011d8:	20000304 	.word	0x20000304

080011dc <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(const uint8_t index)
{
 80011dc:	b4b0      	push	{r4, r5, r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
    if (index >= SCH_task_count) return RETURN_ERROR;
 80011e6:	4b31      	ldr	r3, [pc, #196]	; (80012ac <SCH_Delete_Task+0xd0>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	79fa      	ldrb	r2, [r7, #7]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d301      	bcc.n	80011f4 <SCH_Delete_Task+0x18>
 80011f0:	2301      	movs	r3, #1
 80011f2:	e056      	b.n	80012a2 <SCH_Delete_Task+0xc6>

    for (uint8_t i = index; i < SCH_task_count - 1; i++)
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	73fb      	strb	r3, [r7, #15]
 80011f8:	e017      	b.n	800122a <SCH_Delete_Task+0x4e>
        SCH_tasks_G[i] = SCH_tasks_G[i + 1];
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	1c5a      	adds	r2, r3, #1
 80011fe:	7bf9      	ldrb	r1, [r7, #15]
 8001200:	482b      	ldr	r0, [pc, #172]	; (80012b0 <SCH_Delete_Task+0xd4>)
 8001202:	460b      	mov	r3, r1
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	440b      	add	r3, r1
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4418      	add	r0, r3
 800120c:	4928      	ldr	r1, [pc, #160]	; (80012b0 <SCH_Delete_Task+0xd4>)
 800120e:	4613      	mov	r3, r2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	440b      	add	r3, r1
 8001218:	4604      	mov	r4, r0
 800121a:	461d      	mov	r5, r3
 800121c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800121e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001220:	682b      	ldr	r3, [r5, #0]
 8001222:	6023      	str	r3, [r4, #0]
    for (uint8_t i = index; i < SCH_task_count - 1; i++)
 8001224:	7bfb      	ldrb	r3, [r7, #15]
 8001226:	3301      	adds	r3, #1
 8001228:	73fb      	strb	r3, [r7, #15]
 800122a:	7bfa      	ldrb	r2, [r7, #15]
 800122c:	4b1f      	ldr	r3, [pc, #124]	; (80012ac <SCH_Delete_Task+0xd0>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	3b01      	subs	r3, #1
 8001232:	429a      	cmp	r2, r3
 8001234:	dbe1      	blt.n	80011fa <SCH_Delete_Task+0x1e>

    SCH_tasks_G[SCH_task_count - 1].pTask = 0;
 8001236:	4b1d      	ldr	r3, [pc, #116]	; (80012ac <SCH_Delete_Task+0xd0>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	1e5a      	subs	r2, r3, #1
 800123c:	491c      	ldr	r1, [pc, #112]	; (80012b0 <SCH_Delete_Task+0xd4>)
 800123e:	4613      	mov	r3, r2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	4413      	add	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	440b      	add	r3, r1
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].Delay = 0;
 800124c:	4b17      	ldr	r3, [pc, #92]	; (80012ac <SCH_Delete_Task+0xd0>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	1e5a      	subs	r2, r3, #1
 8001252:	4917      	ldr	r1, [pc, #92]	; (80012b0 <SCH_Delete_Task+0xd4>)
 8001254:	4613      	mov	r3, r2
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	4413      	add	r3, r2
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	440b      	add	r3, r1
 800125e:	3304      	adds	r3, #4
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].Period = 0;
 8001264:	4b11      	ldr	r3, [pc, #68]	; (80012ac <SCH_Delete_Task+0xd0>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	1e5a      	subs	r2, r3, #1
 800126a:	4911      	ldr	r1, [pc, #68]	; (80012b0 <SCH_Delete_Task+0xd4>)
 800126c:	4613      	mov	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	4413      	add	r3, r2
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	440b      	add	r3, r1
 8001276:	3308      	adds	r3, #8
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].RunMe = 0;
 800127c:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <SCH_Delete_Task+0xd0>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	1e5a      	subs	r2, r3, #1
 8001282:	490b      	ldr	r1, [pc, #44]	; (80012b0 <SCH_Delete_Task+0xd4>)
 8001284:	4613      	mov	r3, r2
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	4413      	add	r3, r2
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	440b      	add	r3, r1
 800128e:	330c      	adds	r3, #12
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]

    SCH_task_count--;
 8001294:	4b05      	ldr	r3, [pc, #20]	; (80012ac <SCH_Delete_Task+0xd0>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	3b01      	subs	r3, #1
 800129a:	b2da      	uxtb	r2, r3
 800129c:	4b03      	ldr	r3, [pc, #12]	; (80012ac <SCH_Delete_Task+0xd0>)
 800129e:	701a      	strb	r2, [r3, #0]
    return RETURN_NORMAL;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3714      	adds	r7, #20
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bcb0      	pop	{r4, r5, r7}
 80012aa:	4770      	bx	lr
 80012ac:	20000161 	.word	0x20000161
 80012b0:	20000304 	.word	0x20000304

080012b4 <setLCD>:
static char entryBuffer[ENTRY_BUFFER_MAX + 1];
static uint16_t entryLen;

/* helper to set LCD lines conveniently */
static void setLCD(const char *l1, const char *l2)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
    if (l1) {
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d007      	beq.n	80012d4 <setLCD+0x20>
        strncpy((char*)gOutputStatus.lcdLine1, l1, 16);
 80012c4:	2210      	movs	r2, #16
 80012c6:	6879      	ldr	r1, [r7, #4]
 80012c8:	480a      	ldr	r0, [pc, #40]	; (80012f4 <setLCD+0x40>)
 80012ca:	f004 ff21 	bl	8006110 <strncpy>
        gOutputStatus.lcdLine1[16] = '\0';
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <setLCD+0x44>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	751a      	strb	r2, [r3, #20]
    }
    if (l2) {
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d008      	beq.n	80012ec <setLCD+0x38>
        strncpy((char*)gOutputStatus.lcdLine2, l2, 16);
 80012da:	2210      	movs	r2, #16
 80012dc:	6839      	ldr	r1, [r7, #0]
 80012de:	4807      	ldr	r0, [pc, #28]	; (80012fc <setLCD+0x48>)
 80012e0:	f004 ff16 	bl	8006110 <strncpy>
        gOutputStatus.lcdLine2[16] = '\0';
 80012e4:	4b04      	ldr	r3, [pc, #16]	; (80012f8 <setLCD+0x44>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
}
 80012ec:	bf00      	nop
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	20000004 	.word	0x20000004
 80012f8:	20000000 	.word	0x20000000
 80012fc:	20000015 	.word	0x20000015

08001300 <start_penalty>:

/* helper to start penalty for current penaltyLevel */
static void start_penalty(uint8_t level)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
    if (level == 0) return;
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d020      	beq.n	8001352 <start_penalty+0x52>
    uint32_t minutes = penalty_minutes[(level - 1) < penalty_levels ? (level - 1) : (penalty_levels - 1)];
 8001310:	2204      	movs	r2, #4
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	4293      	cmp	r3, r2
 8001316:	d802      	bhi.n	800131e <start_penalty+0x1e>
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	3b01      	subs	r3, #1
 800131c:	e001      	b.n	8001322 <start_penalty+0x22>
 800131e:	2304      	movs	r3, #4
 8001320:	3b01      	subs	r3, #1
 8001322:	4a0e      	ldr	r2, [pc, #56]	; (800135c <start_penalty+0x5c>)
 8001324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001328:	60fb      	str	r3, [r7, #12]
    uint32_t ms = minutes * 60U * 1000U;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001330:	fb02 f303 	mul.w	r3, r2, r3
 8001334:	60bb      	str	r3, [r7, #8]
    gSystemTimers.penaltyLevel = level;
 8001336:	4a0a      	ldr	r2, [pc, #40]	; (8001360 <start_penalty+0x60>)
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	7113      	strb	r3, [r2, #4]
    gSystemTimers.penaltyEndTick = HAL_GetTick() + ms;
 800133c:	f000 fe0c 	bl	8001f58 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	4413      	add	r3, r2
 8001346:	4a06      	ldr	r2, [pc, #24]	; (8001360 <start_penalty+0x60>)
 8001348:	6093      	str	r3, [r2, #8]
    /* buzzer initial 10s beep */
    gOutputStatus.buzzer = BUZZER_ON;
 800134a:	4b06      	ldr	r3, [pc, #24]	; (8001364 <start_penalty+0x64>)
 800134c:	2201      	movs	r2, #1
 800134e:	70da      	strb	r2, [r3, #3]
 8001350:	e000      	b.n	8001354 <start_penalty+0x54>
    if (level == 0) return;
 8001352:	bf00      	nop
    /* TODO: better buzzer pattern handling */
}
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	08006aec 	.word	0x08006aec
 8001360:	200000e0 	.word	0x200000e0
 8001364:	20000000 	.word	0x20000000

08001368 <entry_clear>:

/* helper to clear entry */
static void entry_clear(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
    entryLen = 0;
 800136c:	4b04      	ldr	r3, [pc, #16]	; (8001380 <entry_clear+0x18>)
 800136e:	2200      	movs	r2, #0
 8001370:	801a      	strh	r2, [r3, #0]
    entryBuffer[0] = '\0';
 8001372:	4b04      	ldr	r3, [pc, #16]	; (8001384 <entry_clear+0x1c>)
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]
}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr
 8001380:	200001a6 	.word	0x200001a6
 8001384:	20000164 	.word	0x20000164

08001388 <entry_append>:

/* helper to append char to entry buffer (if space) */
static void entry_append(char c)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
    if (entryLen < ENTRY_BUFFER_MAX) {
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <entry_append+0x3c>)
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	2b3f      	cmp	r3, #63	; 0x3f
 8001398:	d80f      	bhi.n	80013ba <entry_append+0x32>
        entryBuffer[entryLen++] = c;
 800139a:	4b0a      	ldr	r3, [pc, #40]	; (80013c4 <entry_append+0x3c>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	1c5a      	adds	r2, r3, #1
 80013a0:	b291      	uxth	r1, r2
 80013a2:	4a08      	ldr	r2, [pc, #32]	; (80013c4 <entry_append+0x3c>)
 80013a4:	8011      	strh	r1, [r2, #0]
 80013a6:	4619      	mov	r1, r3
 80013a8:	4a07      	ldr	r2, [pc, #28]	; (80013c8 <entry_append+0x40>)
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	5453      	strb	r3, [r2, r1]
        entryBuffer[entryLen] = '\0';
 80013ae:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <entry_append+0x3c>)
 80013b0:	881b      	ldrh	r3, [r3, #0]
 80013b2:	461a      	mov	r2, r3
 80013b4:	4b04      	ldr	r3, [pc, #16]	; (80013c8 <entry_append+0x40>)
 80013b6:	2100      	movs	r1, #0
 80013b8:	5499      	strb	r1, [r3, r2]
    }
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr
 80013c4:	200001a6 	.word	0x200001a6
 80013c8:	20000164 	.word	0x20000164

080013cc <State_Init>:
}

/* ---------- API implementations ---------- */

void State_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
    gSystemState.currentState = LOCKED_SLEEP;
 80013d0:	4b15      	ldr	r3, [pc, #84]	; (8001428 <State_Init+0x5c>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	701a      	strb	r2, [r3, #0]
    gSystemTimers.failedAttempts = 0;
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <State_Init+0x60>)
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
    gSystemTimers.penaltyLevel = 0;
 80013dc:	4b13      	ldr	r3, [pc, #76]	; (800142c <State_Init+0x60>)
 80013de:	2200      	movs	r2, #0
 80013e0:	711a      	strb	r2, [r3, #4]
    gSystemTimers.penaltyEndTick = 0;
 80013e2:	4b12      	ldr	r3, [pc, #72]	; (800142c <State_Init+0x60>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]
    gSystemTimers.unlockExpireTick = 0;
 80013e8:	4b10      	ldr	r3, [pc, #64]	; (800142c <State_Init+0x60>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	60da      	str	r2, [r3, #12]
    gSystemTimers.alarmRepeatTick = 0;
 80013ee:	4b0f      	ldr	r3, [pc, #60]	; (800142c <State_Init+0x60>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]

    /* reset outputs */
    gOutputStatus.solenoid = SOLENOID_LOCKED;
 80013f4:	4b0e      	ldr	r3, [pc, #56]	; (8001430 <State_Init+0x64>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	709a      	strb	r2, [r3, #2]
    gOutputStatus.ledRed = LED_ON;
 80013fa:	4b0d      	ldr	r3, [pc, #52]	; (8001430 <State_Init+0x64>)
 80013fc:	2201      	movs	r2, #1
 80013fe:	705a      	strb	r2, [r3, #1]
    gOutputStatus.ledGreen = LED_OFF;
 8001400:	4b0b      	ldr	r3, [pc, #44]	; (8001430 <State_Init+0x64>)
 8001402:	2200      	movs	r2, #0
 8001404:	701a      	strb	r2, [r3, #0]
    gOutputStatus.buzzer = BUZZER_OFF;
 8001406:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <State_Init+0x64>)
 8001408:	2200      	movs	r2, #0
 800140a:	70da      	strb	r2, [r3, #3]
    setLCD("System Ready","");
 800140c:	4909      	ldr	r1, [pc, #36]	; (8001434 <State_Init+0x68>)
 800140e:	480a      	ldr	r0, [pc, #40]	; (8001438 <State_Init+0x6c>)
 8001410:	f7ff ff50 	bl	80012b4 <setLCD>

    entry_clear();
 8001414:	f7ff ffa8 	bl	8001368 <entry_clear>
    memset(gPassword, 0, MAX_PASSWORD_LENGTH + 1);
 8001418:	2215      	movs	r2, #21
 800141a:	2100      	movs	r1, #0
 800141c:	4807      	ldr	r0, [pc, #28]	; (800143c <State_Init+0x70>)
 800141e:	f004 fe29 	bl	8006074 <memset>
    /* default password can be set elsewhere */
}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	200000f4 	.word	0x200000f4
 800142c:	200000e0 	.word	0x200000e0
 8001430:	20000000 	.word	0x20000000
 8001434:	08006980 	.word	0x08006980
 8001438:	08006984 	.word	0x08006984
 800143c:	20000028 	.word	0x20000028

08001440 <check_battery>:

/* helper: check battery (simple threshold) */
static void check_battery(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
    /* TODO: implement ADC reading mapping; for now use gInputState.batteryADC */
    if (gInputState.batteryADC < 1000) {
 8001444:	4b07      	ldr	r3, [pc, #28]	; (8001464 <check_battery+0x24>)
 8001446:	889b      	ldrh	r3, [r3, #4]
 8001448:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800144c:	d203      	bcs.n	8001456 <check_battery+0x16>
        gInputState.batteryLow = 1;
 800144e:	4b05      	ldr	r3, [pc, #20]	; (8001464 <check_battery+0x24>)
 8001450:	2201      	movs	r2, #1
 8001452:	719a      	strb	r2, [r3, #6]
    } else {
        gInputState.batteryLow = 0;
    }
}
 8001454:	e002      	b.n	800145c <check_battery+0x1c>
        gInputState.batteryLow = 0;
 8001456:	4b03      	ldr	r3, [pc, #12]	; (8001464 <check_battery+0x24>)
 8001458:	2200      	movs	r2, #0
 800145a:	719a      	strb	r2, [r3, #6]
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr
 8001464:	200000d4 	.word	0x200000d4

08001468 <verify_password>:

/* Verify entry buffer against password using KMP: password must appear continuous */
static bool verify_password()
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
    size_t len = entryLen;
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <verify_password+0x34>)
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	607b      	str	r3, [r7, #4]
    if (len < 4 || len > 20) return false; /* callers should check format first */
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2b03      	cmp	r3, #3
 8001478:	d902      	bls.n	8001480 <verify_password+0x18>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b14      	cmp	r3, #20
 800147e:	d901      	bls.n	8001484 <verify_password+0x1c>
 8001480:	2300      	movs	r3, #0
 8001482:	e007      	b.n	8001494 <verify_password+0x2c>
    return KMP_FindPassword((const uint8_t*)entryBuffer, (uint16_t)len, (const uint8_t*)gPassword);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	b29b      	uxth	r3, r3
 8001488:	4a05      	ldr	r2, [pc, #20]	; (80014a0 <verify_password+0x38>)
 800148a:	4619      	mov	r1, r3
 800148c:	4805      	ldr	r0, [pc, #20]	; (80014a4 <verify_password+0x3c>)
 800148e:	f7ff fa76 	bl	800097e <KMP_FindPassword>
 8001492:	4603      	mov	r3, r0
}
 8001494:	4618      	mov	r0, r3
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	200001a6 	.word	0x200001a6
 80014a0:	20000028 	.word	0x20000028
 80014a4:	20000164 	.word	0x20000164

080014a8 <State_Process>:

/* Called every 10ms */
void State_Process(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b094      	sub	sp, #80	; 0x50
 80014ac:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 80014ae:	f000 fd53 	bl	8001f58 <HAL_GetTick>
 80014b2:	6438      	str	r0, [r7, #64]	; 0x40

    /* Handle penalty expiration */
    if (gSystemTimers.penaltyEndTick != 0 && gSystemTimers.penaltyEndTick != UINT32_MAX) {
 80014b4:	4ba6      	ldr	r3, [pc, #664]	; (8001750 <State_Process+0x2a8>)
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d013      	beq.n	80014e4 <State_Process+0x3c>
 80014bc:	4ba4      	ldr	r3, [pc, #656]	; (8001750 <State_Process+0x2a8>)
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014c4:	d00e      	beq.n	80014e4 <State_Process+0x3c>
        if ((int32_t)(gSystemTimers.penaltyEndTick - now) <= 0) {
 80014c6:	4ba2      	ldr	r3, [pc, #648]	; (8001750 <State_Process+0x2a8>)
 80014c8:	689a      	ldr	r2, [r3, #8]
 80014ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	dc08      	bgt.n	80014e4 <State_Process+0x3c>
            /* penalty ended */
            gSystemTimers.penaltyLevel = 0;
 80014d2:	4b9f      	ldr	r3, [pc, #636]	; (8001750 <State_Process+0x2a8>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	711a      	strb	r2, [r3, #4]
            gSystemTimers.penaltyEndTick = 0;
 80014d8:	4b9d      	ldr	r3, [pc, #628]	; (8001750 <State_Process+0x2a8>)
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
            gOutputStatus.buzzer = BUZZER_OFF;
 80014de:	4b9d      	ldr	r3, [pc, #628]	; (8001754 <State_Process+0x2ac>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	70da      	strb	r2, [r3, #3]
        }
    }

    switch (gSystemState.currentState) {
 80014e4:	4b9c      	ldr	r3, [pc, #624]	; (8001758 <State_Process+0x2b0>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	3b01      	subs	r3, #1
 80014ea:	2b19      	cmp	r3, #25
 80014ec:	f200 831c 	bhi.w	8001b28 <State_Process+0x680>
 80014f0:	a201      	add	r2, pc, #4	; (adr r2, 80014f8 <State_Process+0x50>)
 80014f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f6:	bf00      	nop
 80014f8:	08001561 	.word	0x08001561
 80014fc:	08001595 	.word	0x08001595
 8001500:	080015cf 	.word	0x080015cf
 8001504:	080015f9 	.word	0x080015f9
 8001508:	080016e7 	.word	0x080016e7
 800150c:	08001b29 	.word	0x08001b29
 8001510:	08001b29 	.word	0x08001b29
 8001514:	08001b29 	.word	0x08001b29
 8001518:	08001b29 	.word	0x08001b29
 800151c:	0800183f 	.word	0x0800183f
 8001520:	080018a5 	.word	0x080018a5
 8001524:	08001b29 	.word	0x08001b29
 8001528:	08001b29 	.word	0x08001b29
 800152c:	08001b29 	.word	0x08001b29
 8001530:	08001b29 	.word	0x08001b29
 8001534:	08001b29 	.word	0x08001b29
 8001538:	08001b29 	.word	0x08001b29
 800153c:	08001b29 	.word	0x08001b29
 8001540:	08001b29 	.word	0x08001b29
 8001544:	080018d9 	.word	0x080018d9
 8001548:	080019e5 	.word	0x080019e5
 800154c:	08001aff 	.word	0x08001aff
 8001550:	08001a91 	.word	0x08001a91
 8001554:	08001ad7 	.word	0x08001ad7
 8001558:	08001909 	.word	0x08001909
 800155c:	08001b07 	.word	0x08001b07
        case LOCKED_SLEEP:
            /* Do: screen off, solenoid locked. Wait for input. */
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001560:	4b7c      	ldr	r3, [pc, #496]	; (8001754 <State_Process+0x2ac>)
 8001562:	2200      	movs	r2, #0
 8001564:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledRed = LED_ON;
 8001566:	4b7b      	ldr	r3, [pc, #492]	; (8001754 <State_Process+0x2ac>)
 8001568:	2201      	movs	r2, #1
 800156a:	705a      	strb	r2, [r3, #1]
            gOutputStatus.ledGreen = LED_OFF;
 800156c:	4b79      	ldr	r3, [pc, #484]	; (8001754 <State_Process+0x2ac>)
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]
            /* If keypad input or indoor key sensor (override), wake up */
            if (gKeyEvent.keyChar != 0 || gInputState.indoorButton || gInputState.keySensor) {
 8001572:	4b7a      	ldr	r3, [pc, #488]	; (800175c <State_Process+0x2b4>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d108      	bne.n	800158c <State_Process+0xe4>
 800157a:	4b79      	ldr	r3, [pc, #484]	; (8001760 <State_Process+0x2b8>)
 800157c:	78db      	ldrb	r3, [r3, #3]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d104      	bne.n	800158c <State_Process+0xe4>
 8001582:	4b77      	ldr	r3, [pc, #476]	; (8001760 <State_Process+0x2b8>)
 8001584:	789b      	ldrb	r3, [r3, #2]
 8001586:	2b00      	cmp	r3, #0
 8001588:	f000 82d2 	beq.w	8001b30 <State_Process+0x688>
                gSystemState.currentState = LOCKED_WAKEUP;
 800158c:	4b72      	ldr	r3, [pc, #456]	; (8001758 <State_Process+0x2b0>)
 800158e:	2202      	movs	r2, #2
 8001590:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001592:	e2cd      	b.n	8001b30 <State_Process+0x688>

        case LOCKED_WAKEUP:
            /* Do: show screen, red LED, check battery */
            setLCD("Enter password","");
 8001594:	4973      	ldr	r1, [pc, #460]	; (8001764 <State_Process+0x2bc>)
 8001596:	4874      	ldr	r0, [pc, #464]	; (8001768 <State_Process+0x2c0>)
 8001598:	f7ff fe8c 	bl	80012b4 <setLCD>
            check_battery();
 800159c:	f7ff ff50 	bl	8001440 <check_battery>
            if (gInputState.batteryLow) {
 80015a0:	4b6f      	ldr	r3, [pc, #444]	; (8001760 <State_Process+0x2b8>)
 80015a2:	799b      	ldrb	r3, [r3, #6]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d008      	beq.n	80015ba <State_Process+0x112>
                gSystemState.currentState = BATTERY_WARNING;
 80015a8:	4b6b      	ldr	r3, [pc, #428]	; (8001758 <State_Process+0x2b0>)
 80015aa:	2203      	movs	r2, #3
 80015ac:	701a      	strb	r2, [r3, #0]
                /* record start time */
                gSystemTimers.unlockExpireTick = now + 3000; /* show for 3s */
 80015ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015b0:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 80015b4:	4a66      	ldr	r2, [pc, #408]	; (8001750 <State_Process+0x2a8>)
 80015b6:	60d3      	str	r3, [r2, #12]
                gSystemState.currentState = LOCKED_ENTRY;
                /* prepare entry */
                entry_clear();
                setLCD("Enter password","");
            }
            break;
 80015b8:	e2cb      	b.n	8001b52 <State_Process+0x6aa>
                gSystemState.currentState = LOCKED_ENTRY;
 80015ba:	4b67      	ldr	r3, [pc, #412]	; (8001758 <State_Process+0x2b0>)
 80015bc:	2204      	movs	r2, #4
 80015be:	701a      	strb	r2, [r3, #0]
                entry_clear();
 80015c0:	f7ff fed2 	bl	8001368 <entry_clear>
                setLCD("Enter password","");
 80015c4:	4967      	ldr	r1, [pc, #412]	; (8001764 <State_Process+0x2bc>)
 80015c6:	4868      	ldr	r0, [pc, #416]	; (8001768 <State_Process+0x2c0>)
 80015c8:	f7ff fe74 	bl	80012b4 <setLCD>
            break;
 80015cc:	e2c1      	b.n	8001b52 <State_Process+0x6aa>

        case BATTERY_WARNING:
            /* show warning for 3s */
            setLCD("Battery Low!","Please replace");
 80015ce:	4967      	ldr	r1, [pc, #412]	; (800176c <State_Process+0x2c4>)
 80015d0:	4867      	ldr	r0, [pc, #412]	; (8001770 <State_Process+0x2c8>)
 80015d2:	f7ff fe6f 	bl	80012b4 <setLCD>
            if ((int32_t)(gSystemTimers.unlockExpireTick - now) <= 0) {
 80015d6:	4b5e      	ldr	r3, [pc, #376]	; (8001750 <State_Process+0x2a8>)
 80015d8:	68da      	ldr	r2, [r3, #12]
 80015da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	2b00      	cmp	r3, #0
 80015e0:	f300 82a8 	bgt.w	8001b34 <State_Process+0x68c>
                gSystemState.currentState = LOCKED_ENTRY;
 80015e4:	4b5c      	ldr	r3, [pc, #368]	; (8001758 <State_Process+0x2b0>)
 80015e6:	2204      	movs	r2, #4
 80015e8:	701a      	strb	r2, [r3, #0]
                entry_clear();
 80015ea:	f7ff febd 	bl	8001368 <entry_clear>
                setLCD("Enter password","");
 80015ee:	495d      	ldr	r1, [pc, #372]	; (8001764 <State_Process+0x2bc>)
 80015f0:	485d      	ldr	r0, [pc, #372]	; (8001768 <State_Process+0x2c0>)
 80015f2:	f7ff fe5f 	bl	80012b4 <setLCD>
            }
            break;
 80015f6:	e29d      	b.n	8001b34 <State_Process+0x68c>

        case LOCKED_ENTRY:
            /* Do: show entry screen and capture keys */
            /* Append characters until Enter '#' */
            if (gKeyEvent.keyChar != 0) {
 80015f8:	4b58      	ldr	r3, [pc, #352]	; (800175c <State_Process+0x2b4>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d055      	beq.n	80016ac <State_Process+0x204>
                char k = gKeyEvent.keyChar;
 8001600:	4b56      	ldr	r3, [pc, #344]	; (800175c <State_Process+0x2b4>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
                gKeyEvent.keyChar = 0; /* consume */
 8001608:	4b54      	ldr	r3, [pc, #336]	; (800175c <State_Process+0x2b4>)
 800160a:	2200      	movs	r2, #0
 800160c:	701a      	strb	r2, [r3, #0]
                if (k == '*') {
 800160e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001612:	2b2a      	cmp	r3, #42	; 0x2a
 8001614:	d110      	bne.n	8001638 <State_Process+0x190>
                    /* backspace */
                    if (entryLen > 0) { entryLen--; entryBuffer[entryLen] = '\0'; }
 8001616:	4b57      	ldr	r3, [pc, #348]	; (8001774 <State_Process+0x2cc>)
 8001618:	881b      	ldrh	r3, [r3, #0]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d01d      	beq.n	800165a <State_Process+0x1b2>
 800161e:	4b55      	ldr	r3, [pc, #340]	; (8001774 <State_Process+0x2cc>)
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	3b01      	subs	r3, #1
 8001624:	b29a      	uxth	r2, r3
 8001626:	4b53      	ldr	r3, [pc, #332]	; (8001774 <State_Process+0x2cc>)
 8001628:	801a      	strh	r2, [r3, #0]
 800162a:	4b52      	ldr	r3, [pc, #328]	; (8001774 <State_Process+0x2cc>)
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	461a      	mov	r2, r3
 8001630:	4b51      	ldr	r3, [pc, #324]	; (8001778 <State_Process+0x2d0>)
 8001632:	2100      	movs	r1, #0
 8001634:	5499      	strb	r1, [r3, r2]
 8001636:	e010      	b.n	800165a <State_Process+0x1b2>
                } else if (k == '#') {
 8001638:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800163c:	2b23      	cmp	r3, #35	; 0x23
 800163e:	d103      	bne.n	8001648 <State_Process+0x1a0>
                    /* go to verify */
                    gSystemState.currentState = LOCKED_VERIFY;
 8001640:	4b45      	ldr	r3, [pc, #276]	; (8001758 <State_Process+0x2b0>)
 8001642:	2205      	movs	r2, #5
 8001644:	701a      	strb	r2, [r3, #0]
 8001646:	e008      	b.n	800165a <State_Process+0x1b2>
                } else {
                    /* append (only allow 0-9, A-F) */
                    if (entryLen < ENTRY_BUFFER_MAX) {
 8001648:	4b4a      	ldr	r3, [pc, #296]	; (8001774 <State_Process+0x2cc>)
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	2b3f      	cmp	r3, #63	; 0x3f
 800164e:	d804      	bhi.n	800165a <State_Process+0x1b2>
                        entry_append(k);
 8001650:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff fe97 	bl	8001388 <entry_append>
                    }
                }
                /* update display preview (first line) */
                char disp[17]; memset(disp, ' ', 16); disp[16] = '\0';
 800165a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800165e:	2210      	movs	r2, #16
 8001660:	2120      	movs	r1, #32
 8001662:	4618      	mov	r0, r3
 8001664:	f004 fd06 	bl	8006074 <memset>
 8001668:	2300      	movs	r3, #0
 800166a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
                for (int i = 0; i < (int)entryLen && i < 16; ++i) disp[i] = entryBuffer[i];
 800166e:	2300      	movs	r3, #0
 8001670:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001672:	e00c      	b.n	800168e <State_Process+0x1e6>
 8001674:	4a40      	ldr	r2, [pc, #256]	; (8001778 <State_Process+0x2d0>)
 8001676:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001678:	4413      	add	r3, r2
 800167a:	7819      	ldrb	r1, [r3, #0]
 800167c:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001680:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001682:	4413      	add	r3, r2
 8001684:	460a      	mov	r2, r1
 8001686:	701a      	strb	r2, [r3, #0]
 8001688:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800168a:	3301      	adds	r3, #1
 800168c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800168e:	4b39      	ldr	r3, [pc, #228]	; (8001774 <State_Process+0x2cc>)
 8001690:	881b      	ldrh	r3, [r3, #0]
 8001692:	461a      	mov	r2, r3
 8001694:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001696:	4293      	cmp	r3, r2
 8001698:	da02      	bge.n	80016a0 <State_Process+0x1f8>
 800169a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800169c:	2b0f      	cmp	r3, #15
 800169e:	dde9      	ble.n	8001674 <State_Process+0x1cc>
                setLCD(disp, "");
 80016a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016a4:	492f      	ldr	r1, [pc, #188]	; (8001764 <State_Process+0x2bc>)
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff fe04 	bl	80012b4 <setLCD>
                /* reset entry timeout? optional */
            }

            /* If no input for 30s -> go back to sleep */
            /* use unlockExpireTick as inactivity timer */
            if (gSystemTimers.unlockExpireTick == 0) {
 80016ac:	4b28      	ldr	r3, [pc, #160]	; (8001750 <State_Process+0x2a8>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d106      	bne.n	80016c2 <State_Process+0x21a>
                gSystemTimers.unlockExpireTick = now + 30000;
 80016b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016b6:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 80016ba:	3330      	adds	r3, #48	; 0x30
 80016bc:	4a24      	ldr	r2, [pc, #144]	; (8001750 <State_Process+0x2a8>)
 80016be:	60d3      	str	r3, [r2, #12]
            } else if ((int32_t)(gSystemTimers.unlockExpireTick - now) <= 0) {
                gSystemTimers.unlockExpireTick = 0;
                gSystemState.currentState = LOCKED_SLEEP;
                setLCD("",""); /* turn off screen */
            }
            break;
 80016c0:	e23a      	b.n	8001b38 <State_Process+0x690>
            } else if ((int32_t)(gSystemTimers.unlockExpireTick - now) <= 0) {
 80016c2:	4b23      	ldr	r3, [pc, #140]	; (8001750 <State_Process+0x2a8>)
 80016c4:	68da      	ldr	r2, [r3, #12]
 80016c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	f300 8234 	bgt.w	8001b38 <State_Process+0x690>
                gSystemTimers.unlockExpireTick = 0;
 80016d0:	4b1f      	ldr	r3, [pc, #124]	; (8001750 <State_Process+0x2a8>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	60da      	str	r2, [r3, #12]
                gSystemState.currentState = LOCKED_SLEEP;
 80016d6:	4b20      	ldr	r3, [pc, #128]	; (8001758 <State_Process+0x2b0>)
 80016d8:	2201      	movs	r2, #1
 80016da:	701a      	strb	r2, [r3, #0]
                setLCD("",""); /* turn off screen */
 80016dc:	4921      	ldr	r1, [pc, #132]	; (8001764 <State_Process+0x2bc>)
 80016de:	4821      	ldr	r0, [pc, #132]	; (8001764 <State_Process+0x2bc>)
 80016e0:	f7ff fde8 	bl	80012b4 <setLCD>
            break;
 80016e4:	e228      	b.n	8001b38 <State_Process+0x690>

        case LOCKED_VERIFY:
            /* Do: check format length and verify */
            if (entryLen < 4 || entryLen > 20) {
 80016e6:	4b23      	ldr	r3, [pc, #140]	; (8001774 <State_Process+0x2cc>)
 80016e8:	881b      	ldrh	r3, [r3, #0]
 80016ea:	2b03      	cmp	r3, #3
 80016ec:	d903      	bls.n	80016f6 <State_Process+0x24e>
 80016ee:	4b21      	ldr	r3, [pc, #132]	; (8001774 <State_Process+0x2cc>)
 80016f0:	881b      	ldrh	r3, [r3, #0]
 80016f2:	2b14      	cmp	r3, #20
 80016f4:	d90c      	bls.n	8001710 <State_Process+0x268>
                setLCD("Invalid input","4..20 chars");
 80016f6:	4921      	ldr	r1, [pc, #132]	; (800177c <State_Process+0x2d4>)
 80016f8:	4821      	ldr	r0, [pc, #132]	; (8001780 <State_Process+0x2d8>)
 80016fa:	f7ff fddb 	bl	80012b4 <setLCD>
                /* do not increment failedAttempts; return to entry */
                /* show for 2s */
                gSystemTimers.unlockExpireTick = now + 2000;
 80016fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001700:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001704:	4a12      	ldr	r2, [pc, #72]	; (8001750 <State_Process+0x2a8>)
 8001706:	60d3      	str	r3, [r2, #12]
                gSystemState.currentState = LOCKED_ENTRY; /* go back to entry after message */
 8001708:	4b13      	ldr	r3, [pc, #76]	; (8001758 <State_Process+0x2b0>)
 800170a:	2204      	movs	r2, #4
 800170c:	701a      	strb	r2, [r3, #0]
 800170e:	e093      	b.n	8001838 <State_Process+0x390>
            } else {
                /* verify using KMP: password must appear continuous in entry */
                if (verify_password()) {
 8001710:	f7ff feaa 	bl	8001468 <verify_password>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d038      	beq.n	800178c <State_Process+0x2e4>
                    /* success */
                    gSystemState.currentState = UNLOCKED_WAITOPEN;
 800171a:	4b0f      	ldr	r3, [pc, #60]	; (8001758 <State_Process+0x2b0>)
 800171c:	2214      	movs	r2, #20
 800171e:	701a      	strb	r2, [r3, #0]
                    gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 8001720:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <State_Process+0x2ac>)
 8001722:	2201      	movs	r2, #1
 8001724:	709a      	strb	r2, [r3, #2]
                    gOutputStatus.ledGreen = LED_ON;
 8001726:	4b0b      	ldr	r3, [pc, #44]	; (8001754 <State_Process+0x2ac>)
 8001728:	2201      	movs	r2, #1
 800172a:	701a      	strb	r2, [r3, #0]
                    gOutputStatus.ledRed = LED_OFF;
 800172c:	4b09      	ldr	r3, [pc, #36]	; (8001754 <State_Process+0x2ac>)
 800172e:	2200      	movs	r2, #0
 8001730:	705a      	strb	r2, [r3, #1]
                    setLCD("Authentication","Success");
 8001732:	4914      	ldr	r1, [pc, #80]	; (8001784 <State_Process+0x2dc>)
 8001734:	4814      	ldr	r0, [pc, #80]	; (8001788 <State_Process+0x2e0>)
 8001736:	f7ff fdbd 	bl	80012b4 <setLCD>
                    /* start 10s open window */
                    gSystemTimers.unlockExpireTick = now + 10000;
 800173a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800173c:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001740:	3310      	adds	r3, #16
 8001742:	4a03      	ldr	r2, [pc, #12]	; (8001750 <State_Process+0x2a8>)
 8001744:	60d3      	str	r3, [r2, #12]
                    /* reset failure count */
                    gSystemTimers.failedAttempts = 0;
 8001746:	4b02      	ldr	r3, [pc, #8]	; (8001750 <State_Process+0x2a8>)
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	e074      	b.n	8001838 <State_Process+0x390>
 800174e:	bf00      	nop
 8001750:	200000e0 	.word	0x200000e0
 8001754:	20000000 	.word	0x20000000
 8001758:	200000f4 	.word	0x200000f4
 800175c:	200000dc 	.word	0x200000dc
 8001760:	200000d4 	.word	0x200000d4
 8001764:	08006980 	.word	0x08006980
 8001768:	08006994 	.word	0x08006994
 800176c:	080069a4 	.word	0x080069a4
 8001770:	080069b4 	.word	0x080069b4
 8001774:	200001a6 	.word	0x200001a6
 8001778:	20000164 	.word	0x20000164
 800177c:	080069c4 	.word	0x080069c4
 8001780:	080069d0 	.word	0x080069d0
 8001784:	080069e0 	.word	0x080069e0
 8001788:	080069e8 	.word	0x080069e8
                } else {
                    /* failure */
                    gSystemTimers.failedAttempts++;
 800178c:	4ba8      	ldr	r3, [pc, #672]	; (8001a30 <State_Process+0x588>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	3301      	adds	r3, #1
 8001792:	4aa7      	ldr	r2, [pc, #668]	; (8001a30 <State_Process+0x588>)
 8001794:	6013      	str	r3, [r2, #0]
                    /* check if multiple of 3 */
                    if ((gSystemTimers.failedAttempts % 3) == 0) {
 8001796:	4ba6      	ldr	r3, [pc, #664]	; (8001a30 <State_Process+0x588>)
 8001798:	6819      	ldr	r1, [r3, #0]
 800179a:	4ba6      	ldr	r3, [pc, #664]	; (8001a34 <State_Process+0x58c>)
 800179c:	fba3 2301 	umull	r2, r3, r3, r1
 80017a0:	085a      	lsrs	r2, r3, #1
 80017a2:	4613      	mov	r3, r2
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	4413      	add	r3, r2
 80017a8:	1aca      	subs	r2, r1, r3
 80017aa:	2a00      	cmp	r2, #0
 80017ac:	d12e      	bne.n	800180c <State_Process+0x364>
                        if (gSystemTimers.failedAttempts >= 15) {
 80017ae:	4ba0      	ldr	r3, [pc, #640]	; (8001a30 <State_Process+0x588>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2b0e      	cmp	r3, #14
 80017b4:	d90a      	bls.n	80017cc <State_Process+0x324>
                            /* permanent lockout */
                            gSystemState.currentState = PERMANENT_LOCKOUT;
 80017b6:	4ba0      	ldr	r3, [pc, #640]	; (8001a38 <State_Process+0x590>)
 80017b8:	220b      	movs	r2, #11
 80017ba:	701a      	strb	r2, [r3, #0]
                            /* buzzer initial 10s */
                            gOutputStatus.buzzer = BUZZER_ON;
 80017bc:	4b9f      	ldr	r3, [pc, #636]	; (8001a3c <State_Process+0x594>)
 80017be:	2201      	movs	r2, #1
 80017c0:	70da      	strb	r2, [r3, #3]
                            /* lock keyboard until key used */
                            gSystemTimers.penaltyEndTick = UINT32_MAX; /* represent permanent */
 80017c2:	4b9b      	ldr	r3, [pc, #620]	; (8001a30 <State_Process+0x588>)
 80017c4:	f04f 32ff 	mov.w	r2, #4294967295
 80017c8:	609a      	str	r2, [r3, #8]
 80017ca:	e035      	b.n	8001838 <State_Process+0x390>
                        } else {
                            /* escalate penalty: compute level = floor(failed/3) */
                            uint8_t level = (uint8_t)(gSystemTimers.failedAttempts / 3);
 80017cc:	4b98      	ldr	r3, [pc, #608]	; (8001a30 <State_Process+0x588>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a98      	ldr	r2, [pc, #608]	; (8001a34 <State_Process+0x58c>)
 80017d2:	fba2 2303 	umull	r2, r3, r2, r3
 80017d6:	085b      	lsrs	r3, r3, #1
 80017d8:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
                            if (level == 0) level = 1;
 80017dc:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d102      	bne.n	80017ea <State_Process+0x342>
 80017e4:	2301      	movs	r3, #1
 80017e6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
                            if (level > penalty_levels) level = penalty_levels;
 80017ea:	2204      	movs	r2, #4
 80017ec:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d902      	bls.n	80017fa <State_Process+0x352>
 80017f4:	2304      	movs	r3, #4
 80017f6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
                            start_penalty(level);
 80017fa:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff fd7e 	bl	8001300 <start_penalty>
                            gSystemState.currentState = PENALTY_TIMER;
 8001804:	4b8c      	ldr	r3, [pc, #560]	; (8001a38 <State_Process+0x590>)
 8001806:	220a      	movs	r2, #10
 8001808:	701a      	strb	r2, [r3, #0]
 800180a:	e015      	b.n	8001838 <State_Process+0x390>
                        }
                    } else {
                        /* normal failure: notify and return to entry */
                        char msg1[17];
                        snprintf(msg1, sizeof(msg1), "Wrong! Att:%u", (unsigned)gSystemTimers.failedAttempts);
 800180c:	4b88      	ldr	r3, [pc, #544]	; (8001a30 <State_Process+0x588>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f107 0018 	add.w	r0, r7, #24
 8001814:	4a8a      	ldr	r2, [pc, #552]	; (8001a40 <State_Process+0x598>)
 8001816:	2111      	movs	r1, #17
 8001818:	f004 fc34 	bl	8006084 <sniprintf>
                        setLCD("Authentication", msg1);
 800181c:	f107 0318 	add.w	r3, r7, #24
 8001820:	4619      	mov	r1, r3
 8001822:	4888      	ldr	r0, [pc, #544]	; (8001a44 <State_Process+0x59c>)
 8001824:	f7ff fd46 	bl	80012b4 <setLCD>
                        /* short delay then back to entry */
                        gSystemTimers.unlockExpireTick = now + 2000;
 8001828:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800182a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800182e:	4a80      	ldr	r2, [pc, #512]	; (8001a30 <State_Process+0x588>)
 8001830:	60d3      	str	r3, [r2, #12]
                        gSystemState.currentState = LOCKED_ENTRY;
 8001832:	4b81      	ldr	r3, [pc, #516]	; (8001a38 <State_Process+0x590>)
 8001834:	2204      	movs	r2, #4
 8001836:	701a      	strb	r2, [r3, #0]
                    }
                }
            }
            /* clear entry buffer */
            entry_clear();
 8001838:	f7ff fd96 	bl	8001368 <entry_clear>
            break;
 800183c:	e189      	b.n	8001b52 <State_Process+0x6aa>

        case PENALTY_TIMER:
            /* Do: disable keyboard, buzzer for 10s initial, show message blocked */
            setLCD("Keypad disabled","Penalty active");
 800183e:	4982      	ldr	r1, [pc, #520]	; (8001a48 <State_Process+0x5a0>)
 8001840:	4882      	ldr	r0, [pc, #520]	; (8001a4c <State_Process+0x5a4>)
 8001842:	f7ff fd37 	bl	80012b4 <setLCD>
            /* during penalty, keypad input should be ignored (input_processing should not post keys),
               here we monitor if mechanical key used to bypass */
            if (gSystemTimers.penaltyEndTick != 0 && gSystemTimers.penaltyEndTick != UINT32_MAX) {
 8001846:	4b7a      	ldr	r3, [pc, #488]	; (8001a30 <State_Process+0x588>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d01a      	beq.n	8001884 <State_Process+0x3dc>
 800184e:	4b78      	ldr	r3, [pc, #480]	; (8001a30 <State_Process+0x588>)
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001856:	d015      	beq.n	8001884 <State_Process+0x3dc>
                if ((int32_t)(gSystemTimers.penaltyEndTick - now) <= 0) {
 8001858:	4b75      	ldr	r3, [pc, #468]	; (8001a30 <State_Process+0x588>)
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b00      	cmp	r3, #0
 8001862:	dc0f      	bgt.n	8001884 <State_Process+0x3dc>
                    /* penalty expired */
                    gSystemTimers.penaltyLevel = 0;
 8001864:	4b72      	ldr	r3, [pc, #456]	; (8001a30 <State_Process+0x588>)
 8001866:	2200      	movs	r2, #0
 8001868:	711a      	strb	r2, [r3, #4]
                    gSystemTimers.penaltyEndTick = 0;
 800186a:	4b71      	ldr	r3, [pc, #452]	; (8001a30 <State_Process+0x588>)
 800186c:	2200      	movs	r2, #0
 800186e:	609a      	str	r2, [r3, #8]
                    gOutputStatus.buzzer = BUZZER_OFF;
 8001870:	4b72      	ldr	r3, [pc, #456]	; (8001a3c <State_Process+0x594>)
 8001872:	2200      	movs	r2, #0
 8001874:	70da      	strb	r2, [r3, #3]
                    gSystemState.currentState = LOCKED_ENTRY;
 8001876:	4b70      	ldr	r3, [pc, #448]	; (8001a38 <State_Process+0x590>)
 8001878:	2204      	movs	r2, #4
 800187a:	701a      	strb	r2, [r3, #0]
                    setLCD("Enter password","");
 800187c:	4974      	ldr	r1, [pc, #464]	; (8001a50 <State_Process+0x5a8>)
 800187e:	4875      	ldr	r0, [pc, #468]	; (8001a54 <State_Process+0x5ac>)
 8001880:	f7ff fd18 	bl	80012b4 <setLCD>
                }
            }
            /* allow mechanical override */
            if (gInputState.keySensor) {
 8001884:	4b74      	ldr	r3, [pc, #464]	; (8001a58 <State_Process+0x5b0>)
 8001886:	789b      	ldrb	r3, [r3, #2]
 8001888:	2b00      	cmp	r3, #0
 800188a:	f000 8157 	beq.w	8001b3c <State_Process+0x694>
                gSystemState.currentState = UNLOCKED_WAITOPEN;
 800188e:	4b6a      	ldr	r3, [pc, #424]	; (8001a38 <State_Process+0x590>)
 8001890:	2214      	movs	r2, #20
 8001892:	701a      	strb	r2, [r3, #0]
                gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 8001894:	4b69      	ldr	r3, [pc, #420]	; (8001a3c <State_Process+0x594>)
 8001896:	2201      	movs	r2, #1
 8001898:	709a      	strb	r2, [r3, #2]
                setLCD("Unlocked","By Key");
 800189a:	4970      	ldr	r1, [pc, #448]	; (8001a5c <State_Process+0x5b4>)
 800189c:	4870      	ldr	r0, [pc, #448]	; (8001a60 <State_Process+0x5b8>)
 800189e:	f7ff fd09 	bl	80012b4 <setLCD>
            }
            break;
 80018a2:	e14b      	b.n	8001b3c <State_Process+0x694>

        case PERMANENT_LOCKOUT:
            setLCD("Permanently Locked","Use Mechanical Key");
 80018a4:	496f      	ldr	r1, [pc, #444]	; (8001a64 <State_Process+0x5bc>)
 80018a6:	4870      	ldr	r0, [pc, #448]	; (8001a68 <State_Process+0x5c0>)
 80018a8:	f7ff fd04 	bl	80012b4 <setLCD>
            gOutputStatus.buzzer = BUZZER_ON; /* initial beep performed earlier */
 80018ac:	4b63      	ldr	r3, [pc, #396]	; (8001a3c <State_Process+0x594>)
 80018ae:	2201      	movs	r2, #1
 80018b0:	70da      	strb	r2, [r3, #3]
            /* only exit when mechanical key used */
            if (gInputState.keySensor) {
 80018b2:	4b69      	ldr	r3, [pc, #420]	; (8001a58 <State_Process+0x5b0>)
 80018b4:	789b      	ldrb	r3, [r3, #2]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f000 8142 	beq.w	8001b40 <State_Process+0x698>
                gSystemState.currentState = UNLOCKED_WAITOPEN;
 80018bc:	4b5e      	ldr	r3, [pc, #376]	; (8001a38 <State_Process+0x590>)
 80018be:	2214      	movs	r2, #20
 80018c0:	701a      	strb	r2, [r3, #0]
                gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 80018c2:	4b5e      	ldr	r3, [pc, #376]	; (8001a3c <State_Process+0x594>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	709a      	strb	r2, [r3, #2]
                gOutputStatus.buzzer = BUZZER_OFF;
 80018c8:	4b5c      	ldr	r3, [pc, #368]	; (8001a3c <State_Process+0x594>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	70da      	strb	r2, [r3, #3]
                setLCD("Unlocked","By Key");
 80018ce:	4963      	ldr	r1, [pc, #396]	; (8001a5c <State_Process+0x5b4>)
 80018d0:	4863      	ldr	r0, [pc, #396]	; (8001a60 <State_Process+0x5b8>)
 80018d2:	f7ff fcef 	bl	80012b4 <setLCD>
            }
            break;
 80018d6:	e133      	b.n	8001b40 <State_Process+0x698>

        case UNLOCKED_WAITOPEN:
            /* Solenoid is open, start 10s timer (set earlier) */
            if ((int32_t)(gSystemTimers.unlockExpireTick - now) <= 0) {
 80018d8:	4b55      	ldr	r3, [pc, #340]	; (8001a30 <State_Process+0x588>)
 80018da:	68da      	ldr	r2, [r3, #12]
 80018dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	dc02      	bgt.n	80018ea <State_Process+0x442>
                /* auto re-lock */
                gSystemState.currentState = LOCKED_RELOCK;
 80018e4:	4b54      	ldr	r3, [pc, #336]	; (8001a38 <State_Process+0x590>)
 80018e6:	221a      	movs	r2, #26
 80018e8:	701a      	strb	r2, [r3, #0]
            }
            /* If door opened (microswitch released) */
            if (gInputState.doorSensor == 0) { /* assuming 0 = open per your wiring */
 80018ea:	4b5b      	ldr	r3, [pc, #364]	; (8001a58 <State_Process+0x5b0>)
 80018ec:	785b      	ldrb	r3, [r3, #1]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	f040 8128 	bne.w	8001b44 <State_Process+0x69c>
                gSystemState.currentState = UNLOCKED_DOOROPEN;
 80018f4:	4b50      	ldr	r3, [pc, #320]	; (8001a38 <State_Process+0x590>)
 80018f6:	2215      	movs	r2, #21
 80018f8:	701a      	strb	r2, [r3, #0]
                /* start 30s close timer */
                gSystemTimers.unlockExpireTick = now + 30000;
 80018fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018fc:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8001900:	3330      	adds	r3, #48	; 0x30
 8001902:	4a4b      	ldr	r2, [pc, #300]	; (8001a30 <State_Process+0x588>)
 8001904:	60d3      	str	r3, [r2, #12]
            }
            /* long enter (maybe set password) handled by input events: if '*' or specific long enter use case,
               leave implementation for Unlocked_SetPassword when Enter pressed >1s */
            break;
 8001906:	e11d      	b.n	8001b44 <State_Process+0x69c>

        case UNLOCKED_SETPASSWORD:
            /* allow user to enter new password (must be exactly 4 characters) */
            /* We'll accept 4-char entry then update gPassword */
            /* For simplicity, reuse entryBuffer: */
            if (gKeyEvent.keyChar != 0) {
 8001908:	4b58      	ldr	r3, [pc, #352]	; (8001a6c <State_Process+0x5c4>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d045      	beq.n	800199c <State_Process+0x4f4>
                char k = gKeyEvent.keyChar;
 8001910:	4b56      	ldr	r3, [pc, #344]	; (8001a6c <State_Process+0x5c4>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                gKeyEvent.keyChar = 0;
 8001918:	4b54      	ldr	r3, [pc, #336]	; (8001a6c <State_Process+0x5c4>)
 800191a:	2200      	movs	r2, #0
 800191c:	701a      	strb	r2, [r3, #0]
                if (k == '#') {
 800191e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001922:	2b23      	cmp	r3, #35	; 0x23
 8001924:	d11c      	bne.n	8001960 <State_Process+0x4b8>
                    /* finalize setting */
                    if (entryLen == 4) {
 8001926:	4b52      	ldr	r3, [pc, #328]	; (8001a70 <State_Process+0x5c8>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	2b04      	cmp	r3, #4
 800192c:	d111      	bne.n	8001952 <State_Process+0x4aa>
 800192e:	4b51      	ldr	r3, [pc, #324]	; (8001a74 <State_Process+0x5cc>)
 8001930:	681b      	ldr	r3, [r3, #0]
                        memcpy(gPassword, entryBuffer, 4);
 8001932:	4a51      	ldr	r2, [pc, #324]	; (8001a78 <State_Process+0x5d0>)
 8001934:	6013      	str	r3, [r2, #0]
                        gPassword[4] = '\0';
 8001936:	4b50      	ldr	r3, [pc, #320]	; (8001a78 <State_Process+0x5d0>)
 8001938:	2200      	movs	r2, #0
 800193a:	711a      	strb	r2, [r3, #4]
                        setLCD("Password set","Saved");
 800193c:	494f      	ldr	r1, [pc, #316]	; (8001a7c <State_Process+0x5d4>)
 800193e:	4850      	ldr	r0, [pc, #320]	; (8001a80 <State_Process+0x5d8>)
 8001940:	f7ff fcb8 	bl	80012b4 <setLCD>
                        gSystemState.currentState = LOCKED_RELOCK;
 8001944:	4b3c      	ldr	r3, [pc, #240]	; (8001a38 <State_Process+0x590>)
 8001946:	221a      	movs	r2, #26
 8001948:	701a      	strb	r2, [r3, #0]
                        gOutputStatus.solenoid = SOLENOID_LOCKED;
 800194a:	4b3c      	ldr	r3, [pc, #240]	; (8001a3c <State_Process+0x594>)
 800194c:	2200      	movs	r2, #0
 800194e:	709a      	strb	r2, [r3, #2]
 8001950:	e003      	b.n	800195a <State_Process+0x4b2>
                    } else {
                        setLCD("Password error","Must be 4 chars");
 8001952:	494c      	ldr	r1, [pc, #304]	; (8001a84 <State_Process+0x5dc>)
 8001954:	484c      	ldr	r0, [pc, #304]	; (8001a88 <State_Process+0x5e0>)
 8001956:	f7ff fcad 	bl	80012b4 <setLCD>
                    }
                    entry_clear();
 800195a:	f7ff fd05 	bl	8001368 <entry_clear>
 800195e:	e01d      	b.n	800199c <State_Process+0x4f4>
                } else if (k == '*') {
 8001960:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001964:	2b2a      	cmp	r3, #42	; 0x2a
 8001966:	d110      	bne.n	800198a <State_Process+0x4e2>
                    if (entryLen > 0) { entryLen--; entryBuffer[entryLen] = '\0'; }
 8001968:	4b41      	ldr	r3, [pc, #260]	; (8001a70 <State_Process+0x5c8>)
 800196a:	881b      	ldrh	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d015      	beq.n	800199c <State_Process+0x4f4>
 8001970:	4b3f      	ldr	r3, [pc, #252]	; (8001a70 <State_Process+0x5c8>)
 8001972:	881b      	ldrh	r3, [r3, #0]
 8001974:	3b01      	subs	r3, #1
 8001976:	b29a      	uxth	r2, r3
 8001978:	4b3d      	ldr	r3, [pc, #244]	; (8001a70 <State_Process+0x5c8>)
 800197a:	801a      	strh	r2, [r3, #0]
 800197c:	4b3c      	ldr	r3, [pc, #240]	; (8001a70 <State_Process+0x5c8>)
 800197e:	881b      	ldrh	r3, [r3, #0]
 8001980:	461a      	mov	r2, r3
 8001982:	4b3c      	ldr	r3, [pc, #240]	; (8001a74 <State_Process+0x5cc>)
 8001984:	2100      	movs	r1, #0
 8001986:	5499      	strb	r1, [r3, r2]
 8001988:	e008      	b.n	800199c <State_Process+0x4f4>
                } else {
                    if (entryLen < 20) entry_append(k);
 800198a:	4b39      	ldr	r3, [pc, #228]	; (8001a70 <State_Process+0x5c8>)
 800198c:	881b      	ldrh	r3, [r3, #0]
 800198e:	2b13      	cmp	r3, #19
 8001990:	d804      	bhi.n	800199c <State_Process+0x4f4>
 8001992:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff fcf6 	bl	8001388 <entry_append>
                }
            }
            /* show preview */
            {
                char disp[17]; memset(disp, ' ', 16);
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	2210      	movs	r2, #16
 80019a0:	2120      	movs	r1, #32
 80019a2:	4618      	mov	r0, r3
 80019a4:	f004 fb66 	bl	8006074 <memset>
                for (int i = 0; i < (int)entryLen && i < 16; ++i) disp[i] = entryBuffer[i];
 80019a8:	2300      	movs	r3, #0
 80019aa:	647b      	str	r3, [r7, #68]	; 0x44
 80019ac:	e00b      	b.n	80019c6 <State_Process+0x51e>
 80019ae:	4a31      	ldr	r2, [pc, #196]	; (8001a74 <State_Process+0x5cc>)
 80019b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019b2:	4413      	add	r3, r2
 80019b4:	7819      	ldrb	r1, [r3, #0]
 80019b6:	1d3a      	adds	r2, r7, #4
 80019b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019ba:	4413      	add	r3, r2
 80019bc:	460a      	mov	r2, r1
 80019be:	701a      	strb	r2, [r3, #0]
 80019c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019c2:	3301      	adds	r3, #1
 80019c4:	647b      	str	r3, [r7, #68]	; 0x44
 80019c6:	4b2a      	ldr	r3, [pc, #168]	; (8001a70 <State_Process+0x5c8>)
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	461a      	mov	r2, r3
 80019cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019ce:	4293      	cmp	r3, r2
 80019d0:	da02      	bge.n	80019d8 <State_Process+0x530>
 80019d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019d4:	2b0f      	cmp	r3, #15
 80019d6:	ddea      	ble.n	80019ae <State_Process+0x506>
                setLCD("Set New Password", disp);
 80019d8:	1d3b      	adds	r3, r7, #4
 80019da:	4619      	mov	r1, r3
 80019dc:	482b      	ldr	r0, [pc, #172]	; (8001a8c <State_Process+0x5e4>)
 80019de:	f7ff fc69 	bl	80012b4 <setLCD>
            }
            break;
 80019e2:	e0b6      	b.n	8001b52 <State_Process+0x6aa>

        case UNLOCKED_DOOROPEN:
            /* door is open, wait for close or timeout */
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 80019e4:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <State_Process+0x594>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 80019ea:	4b14      	ldr	r3, [pc, #80]	; (8001a3c <State_Process+0x594>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	701a      	strb	r2, [r3, #0]
            if (gInputState.doorSensor == 1) { /* closed */
 80019f0:	4b19      	ldr	r3, [pc, #100]	; (8001a58 <State_Process+0x5b0>)
 80019f2:	785b      	ldrb	r3, [r3, #1]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d109      	bne.n	8001a0c <State_Process+0x564>
                /* door closed */
                /* if indoor button pressed > 1s, possibly go to always open (handled elsewhere) */
                gSystemState.currentState = UNLOCKED_WAITCLOSE;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <State_Process+0x590>)
 80019fa:	2218      	movs	r2, #24
 80019fc:	701a      	strb	r2, [r3, #0]
                gSystemTimers.unlockExpireTick = now + 10000; /* 10s to re-lock */
 80019fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a00:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001a04:	3310      	adds	r3, #16
 8001a06:	4a0a      	ldr	r2, [pc, #40]	; (8001a30 <State_Process+0x588>)
 8001a08:	60d3      	str	r3, [r2, #12]
                    /* alarm forgot close */
                    gSystemState.currentState = ALARM_FORGOTCLOSE;
                    gSystemTimers.alarmRepeatTick = now + (5U * 60U * 1000U); /* repeat every 5 minutes */
                }
            }
            break;
 8001a0a:	e09d      	b.n	8001b48 <State_Process+0x6a0>
                if ((int32_t)(gSystemTimers.unlockExpireTick - now) <= 0) {
 8001a0c:	4b08      	ldr	r3, [pc, #32]	; (8001a30 <State_Process+0x588>)
 8001a0e:	68da      	ldr	r2, [r3, #12]
 8001a10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	f300 8097 	bgt.w	8001b48 <State_Process+0x6a0>
                    gSystemState.currentState = ALARM_FORGOTCLOSE;
 8001a1a:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <State_Process+0x590>)
 8001a1c:	2217      	movs	r2, #23
 8001a1e:	701a      	strb	r2, [r3, #0]
                    gSystemTimers.alarmRepeatTick = now + (5U * 60U * 1000U); /* repeat every 5 minutes */
 8001a20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a22:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 8001a26:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8001a2a:	4a01      	ldr	r2, [pc, #4]	; (8001a30 <State_Process+0x588>)
 8001a2c:	6113      	str	r3, [r2, #16]
            break;
 8001a2e:	e08b      	b.n	8001b48 <State_Process+0x6a0>
 8001a30:	200000e0 	.word	0x200000e0
 8001a34:	aaaaaaab 	.word	0xaaaaaaab
 8001a38:	200000f4 	.word	0x200000f4
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	080069f8 	.word	0x080069f8
 8001a44:	080069e8 	.word	0x080069e8
 8001a48:	08006a08 	.word	0x08006a08
 8001a4c:	08006a18 	.word	0x08006a18
 8001a50:	08006980 	.word	0x08006980
 8001a54:	08006994 	.word	0x08006994
 8001a58:	200000d4 	.word	0x200000d4
 8001a5c:	08006a28 	.word	0x08006a28
 8001a60:	08006a30 	.word	0x08006a30
 8001a64:	08006a3c 	.word	0x08006a3c
 8001a68:	08006a50 	.word	0x08006a50
 8001a6c:	200000dc 	.word	0x200000dc
 8001a70:	200001a6 	.word	0x200001a6
 8001a74:	20000164 	.word	0x20000164
 8001a78:	20000028 	.word	0x20000028
 8001a7c:	08006a64 	.word	0x08006a64
 8001a80:	08006a6c 	.word	0x08006a6c
 8001a84:	08006a7c 	.word	0x08006a7c
 8001a88:	08006a8c 	.word	0x08006a8c
 8001a8c:	08006a9c 	.word	0x08006a9c

        case ALARM_FORGOTCLOSE:
            /* buzzer 10s then repeat every 5 minutes */
            gOutputStatus.buzzer = BUZZER_ON;
 8001a90:	4b32      	ldr	r3, [pc, #200]	; (8001b5c <State_Process+0x6b4>)
 8001a92:	2201      	movs	r2, #1
 8001a94:	70da      	strb	r2, [r3, #3]
            setLCD("Close door!","");
 8001a96:	4932      	ldr	r1, [pc, #200]	; (8001b60 <State_Process+0x6b8>)
 8001a98:	4832      	ldr	r0, [pc, #200]	; (8001b64 <State_Process+0x6bc>)
 8001a9a:	f7ff fc0b 	bl	80012b4 <setLCD>
            /* simple: after 10s turn buzzer off; repeat managed by alarmRepeatTick */
            /* Use unlockExpireTick as alarm end tick */
            if (gSystemTimers.alarmRepeatTick != 0 && (int32_t)(gSystemTimers.alarmRepeatTick - now) <= 0) {
 8001a9e:	4b32      	ldr	r3, [pc, #200]	; (8001b68 <State_Process+0x6c0>)
 8001aa0:	691b      	ldr	r3, [r3, #16]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d00c      	beq.n	8001ac0 <State_Process+0x618>
 8001aa6:	4b30      	ldr	r3, [pc, #192]	; (8001b68 <State_Process+0x6c0>)
 8001aa8:	691a      	ldr	r2, [r3, #16]
 8001aaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	dc06      	bgt.n	8001ac0 <State_Process+0x618>
                /* beep again and schedule next */
                /* for simplicity, just update next repeat */
                gSystemTimers.alarmRepeatTick = now + (5U * 60U * 1000U);
 8001ab2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ab4:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 8001ab8:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8001abc:	4a2a      	ldr	r2, [pc, #168]	; (8001b68 <State_Process+0x6c0>)
 8001abe:	6113      	str	r3, [r2, #16]
            }
            if (gInputState.doorSensor == 1) {
 8001ac0:	4b2a      	ldr	r3, [pc, #168]	; (8001b6c <State_Process+0x6c4>)
 8001ac2:	785b      	ldrb	r3, [r3, #1]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d141      	bne.n	8001b4c <State_Process+0x6a4>
                gSystemState.currentState = UNLOCKED_WAITCLOSE;
 8001ac8:	4b29      	ldr	r3, [pc, #164]	; (8001b70 <State_Process+0x6c8>)
 8001aca:	2218      	movs	r2, #24
 8001acc:	701a      	strb	r2, [r3, #0]
                gOutputStatus.buzzer = BUZZER_OFF;
 8001ace:	4b23      	ldr	r3, [pc, #140]	; (8001b5c <State_Process+0x6b4>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	70da      	strb	r2, [r3, #3]
            }
            break;
 8001ad4:	e03a      	b.n	8001b4c <State_Process+0x6a4>

        case UNLOCKED_WAITCLOSE:
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 8001ad6:	4b21      	ldr	r3, [pc, #132]	; (8001b5c <State_Process+0x6b4>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	709a      	strb	r2, [r3, #2]
            /* start 10s relock timer */
            if ((int32_t)(gSystemTimers.unlockExpireTick - now) <= 0) {
 8001adc:	4b22      	ldr	r3, [pc, #136]	; (8001b68 <State_Process+0x6c0>)
 8001ade:	68da      	ldr	r2, [r3, #12]
 8001ae0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	dc02      	bgt.n	8001aee <State_Process+0x646>
                gSystemState.currentState = LOCKED_RELOCK;
 8001ae8:	4b21      	ldr	r3, [pc, #132]	; (8001b70 <State_Process+0x6c8>)
 8001aea:	221a      	movs	r2, #26
 8001aec:	701a      	strb	r2, [r3, #0]
            }
            if (gInputState.doorSensor == 0) {
 8001aee:	4b1f      	ldr	r3, [pc, #124]	; (8001b6c <State_Process+0x6c4>)
 8001af0:	785b      	ldrb	r3, [r3, #1]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d12c      	bne.n	8001b50 <State_Process+0x6a8>
                gSystemState.currentState = UNLOCKED_DOOROPEN; /* reopened */
 8001af6:	4b1e      	ldr	r3, [pc, #120]	; (8001b70 <State_Process+0x6c8>)
 8001af8:	2215      	movs	r2, #21
 8001afa:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001afc:	e028      	b.n	8001b50 <State_Process+0x6a8>

        case UNLOCKED_ALWAYSOPEN:
            /* keep solenoid unlocked until indoor button pressed >1s again toggles */
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 8001afe:	4b17      	ldr	r3, [pc, #92]	; (8001b5c <State_Process+0x6b4>)
 8001b00:	2201      	movs	r2, #1
 8001b02:	709a      	strb	r2, [r3, #2]
            /* logic for toggling handled via events */
            break;
 8001b04:	e025      	b.n	8001b52 <State_Process+0x6aa>

        case LOCKED_RELOCK:
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001b06:	4b15      	ldr	r3, [pc, #84]	; (8001b5c <State_Process+0x6b4>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledRed = LED_ON;
 8001b0c:	4b13      	ldr	r3, [pc, #76]	; (8001b5c <State_Process+0x6b4>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	705a      	strb	r2, [r3, #1]
            gOutputStatus.ledGreen = LED_OFF;
 8001b12:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <State_Process+0x6b4>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	701a      	strb	r2, [r3, #0]
            setLCD("",""); /* turn off after relock */
 8001b18:	4911      	ldr	r1, [pc, #68]	; (8001b60 <State_Process+0x6b8>)
 8001b1a:	4811      	ldr	r0, [pc, #68]	; (8001b60 <State_Process+0x6b8>)
 8001b1c:	f7ff fbca 	bl	80012b4 <setLCD>
            gSystemState.currentState = LOCKED_SLEEP;
 8001b20:	4b13      	ldr	r3, [pc, #76]	; (8001b70 <State_Process+0x6c8>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	701a      	strb	r2, [r3, #0]
            break;
 8001b26:	e014      	b.n	8001b52 <State_Process+0x6aa>

        default:
            gSystemState.currentState = LOCKED_SLEEP;
 8001b28:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <State_Process+0x6c8>)
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	701a      	strb	r2, [r3, #0]
            break;
 8001b2e:	e010      	b.n	8001b52 <State_Process+0x6aa>
            break;
 8001b30:	bf00      	nop
 8001b32:	e00e      	b.n	8001b52 <State_Process+0x6aa>
            break;
 8001b34:	bf00      	nop
 8001b36:	e00c      	b.n	8001b52 <State_Process+0x6aa>
            break;
 8001b38:	bf00      	nop
 8001b3a:	e00a      	b.n	8001b52 <State_Process+0x6aa>
            break;
 8001b3c:	bf00      	nop
 8001b3e:	e008      	b.n	8001b52 <State_Process+0x6aa>
            break;
 8001b40:	bf00      	nop
 8001b42:	e006      	b.n	8001b52 <State_Process+0x6aa>
            break;
 8001b44:	bf00      	nop
 8001b46:	e004      	b.n	8001b52 <State_Process+0x6aa>
            break;
 8001b48:	bf00      	nop
 8001b4a:	e002      	b.n	8001b52 <State_Process+0x6aa>
            break;
 8001b4c:	bf00      	nop
 8001b4e:	e000      	b.n	8001b52 <State_Process+0x6aa>
            break;
 8001b50:	bf00      	nop
    } /* end switch */
}
 8001b52:	bf00      	nop
 8001b54:	3750      	adds	r7, #80	; 0x50
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000000 	.word	0x20000000
 8001b60:	08006980 	.word	0x08006980
 8001b64:	08006ab0 	.word	0x08006ab0
 8001b68:	200000e0 	.word	0x200000e0
 8001b6c:	200000d4 	.word	0x200000d4
 8001b70:	200000f4 	.word	0x200000f4

08001b74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b7a:	4b15      	ldr	r3, [pc, #84]	; (8001bd0 <HAL_MspInit+0x5c>)
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	4a14      	ldr	r2, [pc, #80]	; (8001bd0 <HAL_MspInit+0x5c>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6193      	str	r3, [r2, #24]
 8001b86:	4b12      	ldr	r3, [pc, #72]	; (8001bd0 <HAL_MspInit+0x5c>)
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	60bb      	str	r3, [r7, #8]
 8001b90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b92:	4b0f      	ldr	r3, [pc, #60]	; (8001bd0 <HAL_MspInit+0x5c>)
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	4a0e      	ldr	r2, [pc, #56]	; (8001bd0 <HAL_MspInit+0x5c>)
 8001b98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b9c:	61d3      	str	r3, [r2, #28]
 8001b9e:	4b0c      	ldr	r3, [pc, #48]	; (8001bd0 <HAL_MspInit+0x5c>)
 8001ba0:	69db      	ldr	r3, [r3, #28]
 8001ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba6:	607b      	str	r3, [r7, #4]
 8001ba8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001baa:	4b0a      	ldr	r3, [pc, #40]	; (8001bd4 <HAL_MspInit+0x60>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	4a04      	ldr	r2, [pc, #16]	; (8001bd4 <HAL_MspInit+0x60>)
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	3714      	adds	r7, #20
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40010000 	.word	0x40010000

08001bd8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b088      	sub	sp, #32
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be0:	f107 0310 	add.w	r3, r7, #16
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	609a      	str	r2, [r3, #8]
 8001bec:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a18      	ldr	r2, [pc, #96]	; (8001c54 <HAL_ADC_MspInit+0x7c>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d129      	bne.n	8001c4c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bf8:	4b17      	ldr	r3, [pc, #92]	; (8001c58 <HAL_ADC_MspInit+0x80>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	4a16      	ldr	r2, [pc, #88]	; (8001c58 <HAL_ADC_MspInit+0x80>)
 8001bfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c02:	6193      	str	r3, [r2, #24]
 8001c04:	4b14      	ldr	r3, [pc, #80]	; (8001c58 <HAL_ADC_MspInit+0x80>)
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c10:	4b11      	ldr	r3, [pc, #68]	; (8001c58 <HAL_ADC_MspInit+0x80>)
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	4a10      	ldr	r2, [pc, #64]	; (8001c58 <HAL_ADC_MspInit+0x80>)
 8001c16:	f043 0304 	orr.w	r3, r3, #4
 8001c1a:	6193      	str	r3, [r2, #24]
 8001c1c:	4b0e      	ldr	r3, [pc, #56]	; (8001c58 <HAL_ADC_MspInit+0x80>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	f003 0304 	and.w	r3, r3, #4
 8001c24:	60bb      	str	r3, [r7, #8]
 8001c26:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c30:	f107 0310 	add.w	r3, r7, #16
 8001c34:	4619      	mov	r1, r3
 8001c36:	4809      	ldr	r0, [pc, #36]	; (8001c5c <HAL_ADC_MspInit+0x84>)
 8001c38:	f000 fe3c 	bl	80028b4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	2100      	movs	r1, #0
 8001c40:	2012      	movs	r0, #18
 8001c42:	f000 fd7a 	bl	800273a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001c46:	2012      	movs	r0, #18
 8001c48:	f000 fd93 	bl	8002772 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c4c:	bf00      	nop
 8001c4e:	3720      	adds	r7, #32
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40012400 	.word	0x40012400
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	40010800 	.word	0x40010800

08001c60 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b088      	sub	sp, #32
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c68:	f107 0310 	add.w	r3, r7, #16
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a1d      	ldr	r2, [pc, #116]	; (8001cf0 <HAL_I2C_MspInit+0x90>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d133      	bne.n	8001ce8 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c80:	4b1c      	ldr	r3, [pc, #112]	; (8001cf4 <HAL_I2C_MspInit+0x94>)
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	4a1b      	ldr	r2, [pc, #108]	; (8001cf4 <HAL_I2C_MspInit+0x94>)
 8001c86:	f043 0308 	orr.w	r3, r3, #8
 8001c8a:	6193      	str	r3, [r2, #24]
 8001c8c:	4b19      	ldr	r3, [pc, #100]	; (8001cf4 <HAL_I2C_MspInit+0x94>)
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	f003 0308 	and.w	r3, r3, #8
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c98:	23c0      	movs	r3, #192	; 0xc0
 8001c9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c9c:	2312      	movs	r3, #18
 8001c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca4:	f107 0310 	add.w	r3, r7, #16
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4813      	ldr	r0, [pc, #76]	; (8001cf8 <HAL_I2C_MspInit+0x98>)
 8001cac:	f000 fe02 	bl	80028b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cb0:	4b10      	ldr	r3, [pc, #64]	; (8001cf4 <HAL_I2C_MspInit+0x94>)
 8001cb2:	69db      	ldr	r3, [r3, #28]
 8001cb4:	4a0f      	ldr	r2, [pc, #60]	; (8001cf4 <HAL_I2C_MspInit+0x94>)
 8001cb6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cba:	61d3      	str	r3, [r2, #28]
 8001cbc:	4b0d      	ldr	r3, [pc, #52]	; (8001cf4 <HAL_I2C_MspInit+0x94>)
 8001cbe:	69db      	ldr	r3, [r3, #28]
 8001cc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cc4:	60bb      	str	r3, [r7, #8]
 8001cc6:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	2100      	movs	r1, #0
 8001ccc:	201f      	movs	r0, #31
 8001cce:	f000 fd34 	bl	800273a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001cd2:	201f      	movs	r0, #31
 8001cd4:	f000 fd4d 	bl	8002772 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	2100      	movs	r1, #0
 8001cdc:	2020      	movs	r0, #32
 8001cde:	f000 fd2c 	bl	800273a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001ce2:	2020      	movs	r0, #32
 8001ce4:	f000 fd45 	bl	8002772 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ce8:	bf00      	nop
 8001cea:	3720      	adds	r7, #32
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40005400 	.word	0x40005400
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	40010c00 	.word	0x40010c00

08001cfc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d0c:	d113      	bne.n	8001d36 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d0e:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <HAL_TIM_Base_MspInit+0x44>)
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	4a0b      	ldr	r2, [pc, #44]	; (8001d40 <HAL_TIM_Base_MspInit+0x44>)
 8001d14:	f043 0301 	orr.w	r3, r3, #1
 8001d18:	61d3      	str	r3, [r2, #28]
 8001d1a:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <HAL_TIM_Base_MspInit+0x44>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d26:	2200      	movs	r2, #0
 8001d28:	2100      	movs	r1, #0
 8001d2a:	201c      	movs	r0, #28
 8001d2c:	f000 fd05 	bl	800273a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d30:	201c      	movs	r0, #28
 8001d32:	f000 fd1e 	bl	8002772 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001d36:	bf00      	nop
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40021000 	.word	0x40021000

08001d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d48:	e7fe      	b.n	8001d48 <NMI_Handler+0x4>

08001d4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d4e:	e7fe      	b.n	8001d4e <HardFault_Handler+0x4>

08001d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <MemManage_Handler+0x4>

08001d56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d5a:	e7fe      	b.n	8001d5a <BusFault_Handler+0x4>

08001d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <UsageFault_Handler+0x4>

08001d62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bc80      	pop	{r7}
 8001d6c:	4770      	bx	lr

08001d6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d72:	bf00      	nop
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr

08001d7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bc80      	pop	{r7}
 8001d84:	4770      	bx	lr

08001d86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d8a:	f000 f8d3 	bl	8001f34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
	...

08001d94 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d98:	4802      	ldr	r0, [pc, #8]	; (8001da4 <ADC1_2_IRQHandler+0x10>)
 8001d9a:	f000 f9e3 	bl	8002164 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	2000028c 	.word	0x2000028c

08001da8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001dac:	4802      	ldr	r0, [pc, #8]	; (8001db8 <TIM2_IRQHandler+0x10>)
 8001dae:	f003 fdde 	bl	800596e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	200002bc 	.word	0x200002bc

08001dbc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001dc0:	4802      	ldr	r0, [pc, #8]	; (8001dcc <I2C1_EV_IRQHandler+0x10>)
 8001dc2:	f001 f981 	bl	80030c8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000238 	.word	0x20000238

08001dd0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001dd4:	4802      	ldr	r0, [pc, #8]	; (8001de0 <I2C1_ER_IRQHandler+0x10>)
 8001dd6:	f001 fae8 	bl	80033aa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000238 	.word	0x20000238

08001de4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dec:	4a14      	ldr	r2, [pc, #80]	; (8001e40 <_sbrk+0x5c>)
 8001dee:	4b15      	ldr	r3, [pc, #84]	; (8001e44 <_sbrk+0x60>)
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001df8:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <_sbrk+0x64>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d102      	bne.n	8001e06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e00:	4b11      	ldr	r3, [pc, #68]	; (8001e48 <_sbrk+0x64>)
 8001e02:	4a12      	ldr	r2, [pc, #72]	; (8001e4c <_sbrk+0x68>)
 8001e04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e06:	4b10      	ldr	r3, [pc, #64]	; (8001e48 <_sbrk+0x64>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d207      	bcs.n	8001e24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e14:	f004 f904 	bl	8006020 <__errno>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	220c      	movs	r2, #12
 8001e1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e22:	e009      	b.n	8001e38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e24:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <_sbrk+0x64>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e2a:	4b07      	ldr	r3, [pc, #28]	; (8001e48 <_sbrk+0x64>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4413      	add	r3, r2
 8001e32:	4a05      	ldr	r2, [pc, #20]	; (8001e48 <_sbrk+0x64>)
 8001e34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e36:	68fb      	ldr	r3, [r7, #12]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20005000 	.word	0x20005000
 8001e44:	00000400 	.word	0x00000400
 8001e48:	200001a8 	.word	0x200001a8
 8001e4c:	20000638 	.word	0x20000638

08001e50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e54:	bf00      	nop
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc80      	pop	{r7}
 8001e5a:	4770      	bx	lr

08001e5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e5c:	f7ff fff8 	bl	8001e50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e60:	480b      	ldr	r0, [pc, #44]	; (8001e90 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e62:	490c      	ldr	r1, [pc, #48]	; (8001e94 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e64:	4a0c      	ldr	r2, [pc, #48]	; (8001e98 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e68:	e002      	b.n	8001e70 <LoopCopyDataInit>

08001e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e6e:	3304      	adds	r3, #4

08001e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e74:	d3f9      	bcc.n	8001e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e76:	4a09      	ldr	r2, [pc, #36]	; (8001e9c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e78:	4c09      	ldr	r4, [pc, #36]	; (8001ea0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e7c:	e001      	b.n	8001e82 <LoopFillZerobss>

08001e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e80:	3204      	adds	r2, #4

08001e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e84:	d3fb      	bcc.n	8001e7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e86:	f004 f8d1 	bl	800602c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e8a:	f7fe fdd5 	bl	8000a38 <main>
  bx lr
 8001e8e:	4770      	bx	lr
  ldr r0, =_sdata
 8001e90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e94:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8001e98:	08006b64 	.word	0x08006b64
  ldr r2, =_sbss
 8001e9c:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8001ea0:	20000638 	.word	0x20000638

08001ea4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ea4:	e7fe      	b.n	8001ea4 <CAN1_RX1_IRQHandler>
	...

08001ea8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eac:	4b08      	ldr	r3, [pc, #32]	; (8001ed0 <HAL_Init+0x28>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a07      	ldr	r2, [pc, #28]	; (8001ed0 <HAL_Init+0x28>)
 8001eb2:	f043 0310 	orr.w	r3, r3, #16
 8001eb6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eb8:	2003      	movs	r0, #3
 8001eba:	f000 fc33 	bl	8002724 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ebe:	200f      	movs	r0, #15
 8001ec0:	f000 f808 	bl	8001ed4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ec4:	f7ff fe56 	bl	8001b74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40022000 	.word	0x40022000

08001ed4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001edc:	4b12      	ldr	r3, [pc, #72]	; (8001f28 <HAL_InitTick+0x54>)
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	4b12      	ldr	r3, [pc, #72]	; (8001f2c <HAL_InitTick+0x58>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f000 fc4b 	bl	800278e <HAL_SYSTICK_Config>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e00e      	b.n	8001f20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b0f      	cmp	r3, #15
 8001f06:	d80a      	bhi.n	8001f1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	6879      	ldr	r1, [r7, #4]
 8001f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f10:	f000 fc13 	bl	800273a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f14:	4a06      	ldr	r2, [pc, #24]	; (8001f30 <HAL_InitTick+0x5c>)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	e000      	b.n	8001f20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000044 	.word	0x20000044
 8001f2c:	2000004c 	.word	0x2000004c
 8001f30:	20000048 	.word	0x20000048

08001f34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f38:	4b05      	ldr	r3, [pc, #20]	; (8001f50 <HAL_IncTick+0x1c>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4b05      	ldr	r3, [pc, #20]	; (8001f54 <HAL_IncTick+0x20>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4413      	add	r3, r2
 8001f44:	4a03      	ldr	r2, [pc, #12]	; (8001f54 <HAL_IncTick+0x20>)
 8001f46:	6013      	str	r3, [r2, #0]
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr
 8001f50:	2000004c 	.word	0x2000004c
 8001f54:	20000624 	.word	0x20000624

08001f58 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f5c:	4b02      	ldr	r3, [pc, #8]	; (8001f68 <HAL_GetTick+0x10>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr
 8001f68:	20000624 	.word	0x20000624

08001f6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f74:	f7ff fff0 	bl	8001f58 <HAL_GetTick>
 8001f78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f84:	d005      	beq.n	8001f92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f86:	4b0a      	ldr	r3, [pc, #40]	; (8001fb0 <HAL_Delay+0x44>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	4413      	add	r3, r2
 8001f90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f92:	bf00      	nop
 8001f94:	f7ff ffe0 	bl	8001f58 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	68fa      	ldr	r2, [r7, #12]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d8f7      	bhi.n	8001f94 <HAL_Delay+0x28>
  {
  }
}
 8001fa4:	bf00      	nop
 8001fa6:	bf00      	nop
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	2000004c 	.word	0x2000004c

08001fb4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d101      	bne.n	8001fd6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e0be      	b.n	8002154 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d109      	bne.n	8001ff8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff fdf0 	bl	8001bd8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f000 fa7d 	bl	80024f8 <ADC_ConversionStop_Disable>
 8001ffe:	4603      	mov	r3, r0
 8002000:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002006:	f003 0310 	and.w	r3, r3, #16
 800200a:	2b00      	cmp	r3, #0
 800200c:	f040 8099 	bne.w	8002142 <HAL_ADC_Init+0x18e>
 8002010:	7dfb      	ldrb	r3, [r7, #23]
 8002012:	2b00      	cmp	r3, #0
 8002014:	f040 8095 	bne.w	8002142 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002020:	f023 0302 	bic.w	r3, r3, #2
 8002024:	f043 0202 	orr.w	r2, r3, #2
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002034:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	7b1b      	ldrb	r3, [r3, #12]
 800203a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800203c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	4313      	orrs	r3, r2
 8002042:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800204c:	d003      	beq.n	8002056 <HAL_ADC_Init+0xa2>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	2b01      	cmp	r3, #1
 8002054:	d102      	bne.n	800205c <HAL_ADC_Init+0xa8>
 8002056:	f44f 7380 	mov.w	r3, #256	; 0x100
 800205a:	e000      	b.n	800205e <HAL_ADC_Init+0xaa>
 800205c:	2300      	movs	r3, #0
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	4313      	orrs	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	7d1b      	ldrb	r3, [r3, #20]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d119      	bne.n	80020a0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	7b1b      	ldrb	r3, [r3, #12]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d109      	bne.n	8002088 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	3b01      	subs	r3, #1
 800207a:	035a      	lsls	r2, r3, #13
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	4313      	orrs	r3, r2
 8002080:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002084:	613b      	str	r3, [r7, #16]
 8002086:	e00b      	b.n	80020a0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208c:	f043 0220 	orr.w	r2, r3, #32
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002098:	f043 0201 	orr.w	r2, r3, #1
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	430a      	orrs	r2, r1
 80020b2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	4b28      	ldr	r3, [pc, #160]	; (800215c <HAL_ADC_Init+0x1a8>)
 80020bc:	4013      	ands	r3, r2
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	6812      	ldr	r2, [r2, #0]
 80020c2:	68b9      	ldr	r1, [r7, #8]
 80020c4:	430b      	orrs	r3, r1
 80020c6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020d0:	d003      	beq.n	80020da <HAL_ADC_Init+0x126>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d104      	bne.n	80020e4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	3b01      	subs	r3, #1
 80020e0:	051b      	lsls	r3, r3, #20
 80020e2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ea:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	430a      	orrs	r2, r1
 80020f6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	689a      	ldr	r2, [r3, #8]
 80020fe:	4b18      	ldr	r3, [pc, #96]	; (8002160 <HAL_ADC_Init+0x1ac>)
 8002100:	4013      	ands	r3, r2
 8002102:	68ba      	ldr	r2, [r7, #8]
 8002104:	429a      	cmp	r2, r3
 8002106:	d10b      	bne.n	8002120 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002112:	f023 0303 	bic.w	r3, r3, #3
 8002116:	f043 0201 	orr.w	r2, r3, #1
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800211e:	e018      	b.n	8002152 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002124:	f023 0312 	bic.w	r3, r3, #18
 8002128:	f043 0210 	orr.w	r2, r3, #16
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002134:	f043 0201 	orr.w	r2, r3, #1
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002140:	e007      	b.n	8002152 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002146:	f043 0210 	orr.w	r2, r3, #16
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002152:	7dfb      	ldrb	r3, [r7, #23]
}
 8002154:	4618      	mov	r0, r3
 8002156:	3718      	adds	r7, #24
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	ffe1f7fd 	.word	0xffe1f7fd
 8002160:	ff1f0efe 	.word	0xff1f0efe

08002164 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	f003 0320 	and.w	r3, r3, #32
 8002182:	2b00      	cmp	r3, #0
 8002184:	d03e      	beq.n	8002204 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d039      	beq.n	8002204 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002194:	f003 0310 	and.w	r3, r3, #16
 8002198:	2b00      	cmp	r3, #0
 800219a:	d105      	bne.n	80021a8 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80021b2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80021b6:	d11d      	bne.n	80021f4 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d119      	bne.n	80021f4 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f022 0220 	bic.w	r2, r2, #32
 80021ce:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d105      	bne.n	80021f4 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ec:	f043 0201 	orr.w	r2, r3, #1
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f000 f874 	bl	80022e2 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f06f 0212 	mvn.w	r2, #18
 8002202:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800220a:	2b00      	cmp	r3, #0
 800220c:	d04d      	beq.n	80022aa <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	d048      	beq.n	80022aa <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221c:	f003 0310 	and.w	r3, r3, #16
 8002220:	2b00      	cmp	r3, #0
 8002222:	d105      	bne.n	8002230 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002228:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800223a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800223e:	d012      	beq.n	8002266 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800224a:	2b00      	cmp	r3, #0
 800224c:	d125      	bne.n	800229a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002258:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800225c:	d11d      	bne.n	800229a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002262:	2b00      	cmp	r3, #0
 8002264:	d119      	bne.n	800229a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002274:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800228a:	2b00      	cmp	r3, #0
 800228c:	d105      	bne.n	800229a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002292:	f043 0201 	orr.w	r2, r3, #1
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f000 f96d 	bl	800257a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f06f 020c 	mvn.w	r2, #12
 80022a8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d012      	beq.n	80022da <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d00d      	beq.n	80022da <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f000 f812 	bl	80022f4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f06f 0201 	mvn.w	r2, #1
 80022d8:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80022da:	bf00      	nop
 80022dc:	3710      	adds	r7, #16
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022e2:	b480      	push	{r7}
 80022e4:	b083      	sub	sp, #12
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr

080022f4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	bc80      	pop	{r7}
 8002304:	4770      	bx	lr
	...

08002308 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002312:	2300      	movs	r3, #0
 8002314:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002316:	2300      	movs	r3, #0
 8002318:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002320:	2b01      	cmp	r3, #1
 8002322:	d101      	bne.n	8002328 <HAL_ADC_ConfigChannel+0x20>
 8002324:	2302      	movs	r3, #2
 8002326:	e0dc      	b.n	80024e2 <HAL_ADC_ConfigChannel+0x1da>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	2b06      	cmp	r3, #6
 8002336:	d81c      	bhi.n	8002372 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685a      	ldr	r2, [r3, #4]
 8002342:	4613      	mov	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4413      	add	r3, r2
 8002348:	3b05      	subs	r3, #5
 800234a:	221f      	movs	r2, #31
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	43db      	mvns	r3, r3
 8002352:	4019      	ands	r1, r3
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	6818      	ldr	r0, [r3, #0]
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685a      	ldr	r2, [r3, #4]
 800235c:	4613      	mov	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	4413      	add	r3, r2
 8002362:	3b05      	subs	r3, #5
 8002364:	fa00 f203 	lsl.w	r2, r0, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	430a      	orrs	r2, r1
 800236e:	635a      	str	r2, [r3, #52]	; 0x34
 8002370:	e03c      	b.n	80023ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	2b0c      	cmp	r3, #12
 8002378:	d81c      	bhi.n	80023b4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	685a      	ldr	r2, [r3, #4]
 8002384:	4613      	mov	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	4413      	add	r3, r2
 800238a:	3b23      	subs	r3, #35	; 0x23
 800238c:	221f      	movs	r2, #31
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	43db      	mvns	r3, r3
 8002394:	4019      	ands	r1, r3
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	6818      	ldr	r0, [r3, #0]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685a      	ldr	r2, [r3, #4]
 800239e:	4613      	mov	r3, r2
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	4413      	add	r3, r2
 80023a4:	3b23      	subs	r3, #35	; 0x23
 80023a6:	fa00 f203 	lsl.w	r2, r0, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	631a      	str	r2, [r3, #48]	; 0x30
 80023b2:	e01b      	b.n	80023ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	4413      	add	r3, r2
 80023c4:	3b41      	subs	r3, #65	; 0x41
 80023c6:	221f      	movs	r2, #31
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	4019      	ands	r1, r3
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	6818      	ldr	r0, [r3, #0]
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685a      	ldr	r2, [r3, #4]
 80023d8:	4613      	mov	r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	4413      	add	r3, r2
 80023de:	3b41      	subs	r3, #65	; 0x41
 80023e0:	fa00 f203 	lsl.w	r2, r0, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	430a      	orrs	r2, r1
 80023ea:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b09      	cmp	r3, #9
 80023f2:	d91c      	bls.n	800242e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68d9      	ldr	r1, [r3, #12]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	4613      	mov	r3, r2
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	4413      	add	r3, r2
 8002404:	3b1e      	subs	r3, #30
 8002406:	2207      	movs	r2, #7
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	43db      	mvns	r3, r3
 800240e:	4019      	ands	r1, r3
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	6898      	ldr	r0, [r3, #8]
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	4613      	mov	r3, r2
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	4413      	add	r3, r2
 800241e:	3b1e      	subs	r3, #30
 8002420:	fa00 f203 	lsl.w	r2, r0, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	430a      	orrs	r2, r1
 800242a:	60da      	str	r2, [r3, #12]
 800242c:	e019      	b.n	8002462 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	6919      	ldr	r1, [r3, #16]
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	4613      	mov	r3, r2
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	4413      	add	r3, r2
 800243e:	2207      	movs	r2, #7
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	43db      	mvns	r3, r3
 8002446:	4019      	ands	r1, r3
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	6898      	ldr	r0, [r3, #8]
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4613      	mov	r3, r2
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	4413      	add	r3, r2
 8002456:	fa00 f203 	lsl.w	r2, r0, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	430a      	orrs	r2, r1
 8002460:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	2b10      	cmp	r3, #16
 8002468:	d003      	beq.n	8002472 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800246e:	2b11      	cmp	r3, #17
 8002470:	d132      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a1d      	ldr	r2, [pc, #116]	; (80024ec <HAL_ADC_ConfigChannel+0x1e4>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d125      	bne.n	80024c8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d126      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002498:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2b10      	cmp	r3, #16
 80024a0:	d11a      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024a2:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <HAL_ADC_ConfigChannel+0x1e8>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a13      	ldr	r2, [pc, #76]	; (80024f4 <HAL_ADC_ConfigChannel+0x1ec>)
 80024a8:	fba2 2303 	umull	r2, r3, r2, r3
 80024ac:	0c9a      	lsrs	r2, r3, #18
 80024ae:	4613      	mov	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	4413      	add	r3, r2
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80024b8:	e002      	b.n	80024c0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	3b01      	subs	r3, #1
 80024be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d1f9      	bne.n	80024ba <HAL_ADC_ConfigChannel+0x1b2>
 80024c6:	e007      	b.n	80024d8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024cc:	f043 0220 	orr.w	r2, r3, #32
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80024e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3714      	adds	r7, #20
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bc80      	pop	{r7}
 80024ea:	4770      	bx	lr
 80024ec:	40012400 	.word	0x40012400
 80024f0:	20000044 	.word	0x20000044
 80024f4:	431bde83 	.word	0x431bde83

080024f8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002500:	2300      	movs	r3, #0
 8002502:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	2b01      	cmp	r3, #1
 8002510:	d12e      	bne.n	8002570 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	689a      	ldr	r2, [r3, #8]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f022 0201 	bic.w	r2, r2, #1
 8002520:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002522:	f7ff fd19 	bl	8001f58 <HAL_GetTick>
 8002526:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002528:	e01b      	b.n	8002562 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800252a:	f7ff fd15 	bl	8001f58 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d914      	bls.n	8002562 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	2b01      	cmp	r3, #1
 8002544:	d10d      	bne.n	8002562 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800254a:	f043 0210 	orr.w	r2, r3, #16
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002556:	f043 0201 	orr.w	r2, r3, #1
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e007      	b.n	8002572 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f003 0301 	and.w	r3, r3, #1
 800256c:	2b01      	cmp	r3, #1
 800256e:	d0dc      	beq.n	800252a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800257a:	b480      	push	{r7}
 800257c:	b083      	sub	sp, #12
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002582:	bf00      	nop
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr

0800258c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800259c:	4b0c      	ldr	r3, [pc, #48]	; (80025d0 <__NVIC_SetPriorityGrouping+0x44>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025a8:	4013      	ands	r3, r2
 80025aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025be:	4a04      	ldr	r2, [pc, #16]	; (80025d0 <__NVIC_SetPriorityGrouping+0x44>)
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	60d3      	str	r3, [r2, #12]
}
 80025c4:	bf00      	nop
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bc80      	pop	{r7}
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025d8:	4b04      	ldr	r3, [pc, #16]	; (80025ec <__NVIC_GetPriorityGrouping+0x18>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	0a1b      	lsrs	r3, r3, #8
 80025de:	f003 0307 	and.w	r3, r3, #7
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	db0b      	blt.n	800261a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002602:	79fb      	ldrb	r3, [r7, #7]
 8002604:	f003 021f 	and.w	r2, r3, #31
 8002608:	4906      	ldr	r1, [pc, #24]	; (8002624 <__NVIC_EnableIRQ+0x34>)
 800260a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260e:	095b      	lsrs	r3, r3, #5
 8002610:	2001      	movs	r0, #1
 8002612:	fa00 f202 	lsl.w	r2, r0, r2
 8002616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800261a:	bf00      	nop
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr
 8002624:	e000e100 	.word	0xe000e100

08002628 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	6039      	str	r1, [r7, #0]
 8002632:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002638:	2b00      	cmp	r3, #0
 800263a:	db0a      	blt.n	8002652 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	b2da      	uxtb	r2, r3
 8002640:	490c      	ldr	r1, [pc, #48]	; (8002674 <__NVIC_SetPriority+0x4c>)
 8002642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002646:	0112      	lsls	r2, r2, #4
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	440b      	add	r3, r1
 800264c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002650:	e00a      	b.n	8002668 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	b2da      	uxtb	r2, r3
 8002656:	4908      	ldr	r1, [pc, #32]	; (8002678 <__NVIC_SetPriority+0x50>)
 8002658:	79fb      	ldrb	r3, [r7, #7]
 800265a:	f003 030f 	and.w	r3, r3, #15
 800265e:	3b04      	subs	r3, #4
 8002660:	0112      	lsls	r2, r2, #4
 8002662:	b2d2      	uxtb	r2, r2
 8002664:	440b      	add	r3, r1
 8002666:	761a      	strb	r2, [r3, #24]
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	e000e100 	.word	0xe000e100
 8002678:	e000ed00 	.word	0xe000ed00

0800267c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800267c:	b480      	push	{r7}
 800267e:	b089      	sub	sp, #36	; 0x24
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f003 0307 	and.w	r3, r3, #7
 800268e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	f1c3 0307 	rsb	r3, r3, #7
 8002696:	2b04      	cmp	r3, #4
 8002698:	bf28      	it	cs
 800269a:	2304      	movcs	r3, #4
 800269c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	3304      	adds	r3, #4
 80026a2:	2b06      	cmp	r3, #6
 80026a4:	d902      	bls.n	80026ac <NVIC_EncodePriority+0x30>
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	3b03      	subs	r3, #3
 80026aa:	e000      	b.n	80026ae <NVIC_EncodePriority+0x32>
 80026ac:	2300      	movs	r3, #0
 80026ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b0:	f04f 32ff 	mov.w	r2, #4294967295
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ba:	43da      	mvns	r2, r3
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	401a      	ands	r2, r3
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026c4:	f04f 31ff 	mov.w	r1, #4294967295
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	fa01 f303 	lsl.w	r3, r1, r3
 80026ce:	43d9      	mvns	r1, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d4:	4313      	orrs	r3, r2
         );
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3724      	adds	r7, #36	; 0x24
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr

080026e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	3b01      	subs	r3, #1
 80026ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026f0:	d301      	bcc.n	80026f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026f2:	2301      	movs	r3, #1
 80026f4:	e00f      	b.n	8002716 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026f6:	4a0a      	ldr	r2, [pc, #40]	; (8002720 <SysTick_Config+0x40>)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3b01      	subs	r3, #1
 80026fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026fe:	210f      	movs	r1, #15
 8002700:	f04f 30ff 	mov.w	r0, #4294967295
 8002704:	f7ff ff90 	bl	8002628 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002708:	4b05      	ldr	r3, [pc, #20]	; (8002720 <SysTick_Config+0x40>)
 800270a:	2200      	movs	r2, #0
 800270c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800270e:	4b04      	ldr	r3, [pc, #16]	; (8002720 <SysTick_Config+0x40>)
 8002710:	2207      	movs	r2, #7
 8002712:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	e000e010 	.word	0xe000e010

08002724 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f7ff ff2d 	bl	800258c <__NVIC_SetPriorityGrouping>
}
 8002732:	bf00      	nop
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800273a:	b580      	push	{r7, lr}
 800273c:	b086      	sub	sp, #24
 800273e:	af00      	add	r7, sp, #0
 8002740:	4603      	mov	r3, r0
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	607a      	str	r2, [r7, #4]
 8002746:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800274c:	f7ff ff42 	bl	80025d4 <__NVIC_GetPriorityGrouping>
 8002750:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	68b9      	ldr	r1, [r7, #8]
 8002756:	6978      	ldr	r0, [r7, #20]
 8002758:	f7ff ff90 	bl	800267c <NVIC_EncodePriority>
 800275c:	4602      	mov	r2, r0
 800275e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002762:	4611      	mov	r1, r2
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff ff5f 	bl	8002628 <__NVIC_SetPriority>
}
 800276a:	bf00      	nop
 800276c:	3718      	adds	r7, #24
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b082      	sub	sp, #8
 8002776:	af00      	add	r7, sp, #0
 8002778:	4603      	mov	r3, r0
 800277a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800277c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff ff35 	bl	80025f0 <__NVIC_EnableIRQ>
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b082      	sub	sp, #8
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f7ff ffa2 	bl	80026e0 <SysTick_Config>
 800279c:	4603      	mov	r3, r0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3708      	adds	r7, #8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
	...

080027a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027b0:	2300      	movs	r3, #0
 80027b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d005      	beq.n	80027cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2204      	movs	r2, #4
 80027c4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	73fb      	strb	r3, [r7, #15]
 80027ca:	e051      	b.n	8002870 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 020e 	bic.w	r2, r2, #14
 80027da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 0201 	bic.w	r2, r2, #1
 80027ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a22      	ldr	r2, [pc, #136]	; (800287c <HAL_DMA_Abort_IT+0xd4>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d029      	beq.n	800284a <HAL_DMA_Abort_IT+0xa2>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a21      	ldr	r2, [pc, #132]	; (8002880 <HAL_DMA_Abort_IT+0xd8>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d022      	beq.n	8002846 <HAL_DMA_Abort_IT+0x9e>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a1f      	ldr	r2, [pc, #124]	; (8002884 <HAL_DMA_Abort_IT+0xdc>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d01a      	beq.n	8002840 <HAL_DMA_Abort_IT+0x98>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a1e      	ldr	r2, [pc, #120]	; (8002888 <HAL_DMA_Abort_IT+0xe0>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d012      	beq.n	800283a <HAL_DMA_Abort_IT+0x92>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a1c      	ldr	r2, [pc, #112]	; (800288c <HAL_DMA_Abort_IT+0xe4>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d00a      	beq.n	8002834 <HAL_DMA_Abort_IT+0x8c>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a1b      	ldr	r2, [pc, #108]	; (8002890 <HAL_DMA_Abort_IT+0xe8>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d102      	bne.n	800282e <HAL_DMA_Abort_IT+0x86>
 8002828:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800282c:	e00e      	b.n	800284c <HAL_DMA_Abort_IT+0xa4>
 800282e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002832:	e00b      	b.n	800284c <HAL_DMA_Abort_IT+0xa4>
 8002834:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002838:	e008      	b.n	800284c <HAL_DMA_Abort_IT+0xa4>
 800283a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800283e:	e005      	b.n	800284c <HAL_DMA_Abort_IT+0xa4>
 8002840:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002844:	e002      	b.n	800284c <HAL_DMA_Abort_IT+0xa4>
 8002846:	2310      	movs	r3, #16
 8002848:	e000      	b.n	800284c <HAL_DMA_Abort_IT+0xa4>
 800284a:	2301      	movs	r3, #1
 800284c:	4a11      	ldr	r2, [pc, #68]	; (8002894 <HAL_DMA_Abort_IT+0xec>)
 800284e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002864:	2b00      	cmp	r3, #0
 8002866:	d003      	beq.n	8002870 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	4798      	blx	r3
    } 
  }
  return status;
 8002870:	7bfb      	ldrb	r3, [r7, #15]
}
 8002872:	4618      	mov	r0, r3
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40020008 	.word	0x40020008
 8002880:	4002001c 	.word	0x4002001c
 8002884:	40020030 	.word	0x40020030
 8002888:	40020044 	.word	0x40020044
 800288c:	40020058 	.word	0x40020058
 8002890:	4002006c 	.word	0x4002006c
 8002894:	40020000 	.word	0x40020000

08002898 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80028a6:	b2db      	uxtb	r3, r3
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bc80      	pop	{r7}
 80028b0:	4770      	bx	lr
	...

080028b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b08b      	sub	sp, #44	; 0x2c
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028be:	2300      	movs	r3, #0
 80028c0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028c2:	2300      	movs	r3, #0
 80028c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028c6:	e169      	b.n	8002b9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028c8:	2201      	movs	r2, #1
 80028ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	69fa      	ldr	r2, [r7, #28]
 80028d8:	4013      	ands	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	f040 8158 	bne.w	8002b96 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	4a9a      	ldr	r2, [pc, #616]	; (8002b54 <HAL_GPIO_Init+0x2a0>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d05e      	beq.n	80029ae <HAL_GPIO_Init+0xfa>
 80028f0:	4a98      	ldr	r2, [pc, #608]	; (8002b54 <HAL_GPIO_Init+0x2a0>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d875      	bhi.n	80029e2 <HAL_GPIO_Init+0x12e>
 80028f6:	4a98      	ldr	r2, [pc, #608]	; (8002b58 <HAL_GPIO_Init+0x2a4>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d058      	beq.n	80029ae <HAL_GPIO_Init+0xfa>
 80028fc:	4a96      	ldr	r2, [pc, #600]	; (8002b58 <HAL_GPIO_Init+0x2a4>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d86f      	bhi.n	80029e2 <HAL_GPIO_Init+0x12e>
 8002902:	4a96      	ldr	r2, [pc, #600]	; (8002b5c <HAL_GPIO_Init+0x2a8>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d052      	beq.n	80029ae <HAL_GPIO_Init+0xfa>
 8002908:	4a94      	ldr	r2, [pc, #592]	; (8002b5c <HAL_GPIO_Init+0x2a8>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d869      	bhi.n	80029e2 <HAL_GPIO_Init+0x12e>
 800290e:	4a94      	ldr	r2, [pc, #592]	; (8002b60 <HAL_GPIO_Init+0x2ac>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d04c      	beq.n	80029ae <HAL_GPIO_Init+0xfa>
 8002914:	4a92      	ldr	r2, [pc, #584]	; (8002b60 <HAL_GPIO_Init+0x2ac>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d863      	bhi.n	80029e2 <HAL_GPIO_Init+0x12e>
 800291a:	4a92      	ldr	r2, [pc, #584]	; (8002b64 <HAL_GPIO_Init+0x2b0>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d046      	beq.n	80029ae <HAL_GPIO_Init+0xfa>
 8002920:	4a90      	ldr	r2, [pc, #576]	; (8002b64 <HAL_GPIO_Init+0x2b0>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d85d      	bhi.n	80029e2 <HAL_GPIO_Init+0x12e>
 8002926:	2b12      	cmp	r3, #18
 8002928:	d82a      	bhi.n	8002980 <HAL_GPIO_Init+0xcc>
 800292a:	2b12      	cmp	r3, #18
 800292c:	d859      	bhi.n	80029e2 <HAL_GPIO_Init+0x12e>
 800292e:	a201      	add	r2, pc, #4	; (adr r2, 8002934 <HAL_GPIO_Init+0x80>)
 8002930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002934:	080029af 	.word	0x080029af
 8002938:	08002989 	.word	0x08002989
 800293c:	0800299b 	.word	0x0800299b
 8002940:	080029dd 	.word	0x080029dd
 8002944:	080029e3 	.word	0x080029e3
 8002948:	080029e3 	.word	0x080029e3
 800294c:	080029e3 	.word	0x080029e3
 8002950:	080029e3 	.word	0x080029e3
 8002954:	080029e3 	.word	0x080029e3
 8002958:	080029e3 	.word	0x080029e3
 800295c:	080029e3 	.word	0x080029e3
 8002960:	080029e3 	.word	0x080029e3
 8002964:	080029e3 	.word	0x080029e3
 8002968:	080029e3 	.word	0x080029e3
 800296c:	080029e3 	.word	0x080029e3
 8002970:	080029e3 	.word	0x080029e3
 8002974:	080029e3 	.word	0x080029e3
 8002978:	08002991 	.word	0x08002991
 800297c:	080029a5 	.word	0x080029a5
 8002980:	4a79      	ldr	r2, [pc, #484]	; (8002b68 <HAL_GPIO_Init+0x2b4>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d013      	beq.n	80029ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002986:	e02c      	b.n	80029e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	623b      	str	r3, [r7, #32]
          break;
 800298e:	e029      	b.n	80029e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	3304      	adds	r3, #4
 8002996:	623b      	str	r3, [r7, #32]
          break;
 8002998:	e024      	b.n	80029e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	3308      	adds	r3, #8
 80029a0:	623b      	str	r3, [r7, #32]
          break;
 80029a2:	e01f      	b.n	80029e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	330c      	adds	r3, #12
 80029aa:	623b      	str	r3, [r7, #32]
          break;
 80029ac:	e01a      	b.n	80029e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d102      	bne.n	80029bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80029b6:	2304      	movs	r3, #4
 80029b8:	623b      	str	r3, [r7, #32]
          break;
 80029ba:	e013      	b.n	80029e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d105      	bne.n	80029d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029c4:	2308      	movs	r3, #8
 80029c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	69fa      	ldr	r2, [r7, #28]
 80029cc:	611a      	str	r2, [r3, #16]
          break;
 80029ce:	e009      	b.n	80029e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029d0:	2308      	movs	r3, #8
 80029d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	69fa      	ldr	r2, [r7, #28]
 80029d8:	615a      	str	r2, [r3, #20]
          break;
 80029da:	e003      	b.n	80029e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029dc:	2300      	movs	r3, #0
 80029de:	623b      	str	r3, [r7, #32]
          break;
 80029e0:	e000      	b.n	80029e4 <HAL_GPIO_Init+0x130>
          break;
 80029e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	2bff      	cmp	r3, #255	; 0xff
 80029e8:	d801      	bhi.n	80029ee <HAL_GPIO_Init+0x13a>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	e001      	b.n	80029f2 <HAL_GPIO_Init+0x13e>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	3304      	adds	r3, #4
 80029f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	2bff      	cmp	r3, #255	; 0xff
 80029f8:	d802      	bhi.n	8002a00 <HAL_GPIO_Init+0x14c>
 80029fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	e002      	b.n	8002a06 <HAL_GPIO_Init+0x152>
 8002a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a02:	3b08      	subs	r3, #8
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	210f      	movs	r1, #15
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	fa01 f303 	lsl.w	r3, r1, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	401a      	ands	r2, r3
 8002a18:	6a39      	ldr	r1, [r7, #32]
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a20:	431a      	orrs	r2, r3
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 80b1 	beq.w	8002b96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a34:	4b4d      	ldr	r3, [pc, #308]	; (8002b6c <HAL_GPIO_Init+0x2b8>)
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	4a4c      	ldr	r2, [pc, #304]	; (8002b6c <HAL_GPIO_Init+0x2b8>)
 8002a3a:	f043 0301 	orr.w	r3, r3, #1
 8002a3e:	6193      	str	r3, [r2, #24]
 8002a40:	4b4a      	ldr	r3, [pc, #296]	; (8002b6c <HAL_GPIO_Init+0x2b8>)
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	60bb      	str	r3, [r7, #8]
 8002a4a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a4c:	4a48      	ldr	r2, [pc, #288]	; (8002b70 <HAL_GPIO_Init+0x2bc>)
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a50:	089b      	lsrs	r3, r3, #2
 8002a52:	3302      	adds	r3, #2
 8002a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a58:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5c:	f003 0303 	and.w	r3, r3, #3
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	220f      	movs	r2, #15
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	4a40      	ldr	r2, [pc, #256]	; (8002b74 <HAL_GPIO_Init+0x2c0>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d013      	beq.n	8002aa0 <HAL_GPIO_Init+0x1ec>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	4a3f      	ldr	r2, [pc, #252]	; (8002b78 <HAL_GPIO_Init+0x2c4>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d00d      	beq.n	8002a9c <HAL_GPIO_Init+0x1e8>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a3e      	ldr	r2, [pc, #248]	; (8002b7c <HAL_GPIO_Init+0x2c8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d007      	beq.n	8002a98 <HAL_GPIO_Init+0x1e4>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	4a3d      	ldr	r2, [pc, #244]	; (8002b80 <HAL_GPIO_Init+0x2cc>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d101      	bne.n	8002a94 <HAL_GPIO_Init+0x1e0>
 8002a90:	2303      	movs	r3, #3
 8002a92:	e006      	b.n	8002aa2 <HAL_GPIO_Init+0x1ee>
 8002a94:	2304      	movs	r3, #4
 8002a96:	e004      	b.n	8002aa2 <HAL_GPIO_Init+0x1ee>
 8002a98:	2302      	movs	r3, #2
 8002a9a:	e002      	b.n	8002aa2 <HAL_GPIO_Init+0x1ee>
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e000      	b.n	8002aa2 <HAL_GPIO_Init+0x1ee>
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aa4:	f002 0203 	and.w	r2, r2, #3
 8002aa8:	0092      	lsls	r2, r2, #2
 8002aaa:	4093      	lsls	r3, r2
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ab2:	492f      	ldr	r1, [pc, #188]	; (8002b70 <HAL_GPIO_Init+0x2bc>)
 8002ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab6:	089b      	lsrs	r3, r3, #2
 8002ab8:	3302      	adds	r3, #2
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d006      	beq.n	8002ada <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002acc:	4b2d      	ldr	r3, [pc, #180]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	492c      	ldr	r1, [pc, #176]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	608b      	str	r3, [r1, #8]
 8002ad8:	e006      	b.n	8002ae8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ada:	4b2a      	ldr	r3, [pc, #168]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002adc:	689a      	ldr	r2, [r3, #8]
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	4928      	ldr	r1, [pc, #160]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d006      	beq.n	8002b02 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002af4:	4b23      	ldr	r3, [pc, #140]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002af6:	68da      	ldr	r2, [r3, #12]
 8002af8:	4922      	ldr	r1, [pc, #136]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	60cb      	str	r3, [r1, #12]
 8002b00:	e006      	b.n	8002b10 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b02:	4b20      	ldr	r3, [pc, #128]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002b04:	68da      	ldr	r2, [r3, #12]
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	491e      	ldr	r1, [pc, #120]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d006      	beq.n	8002b2a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b1c:	4b19      	ldr	r3, [pc, #100]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	4918      	ldr	r1, [pc, #96]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	604b      	str	r3, [r1, #4]
 8002b28:	e006      	b.n	8002b38 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b2a:	4b16      	ldr	r3, [pc, #88]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002b2c:	685a      	ldr	r2, [r3, #4]
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	43db      	mvns	r3, r3
 8002b32:	4914      	ldr	r1, [pc, #80]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d021      	beq.n	8002b88 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b44:	4b0f      	ldr	r3, [pc, #60]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	490e      	ldr	r1, [pc, #56]	; (8002b84 <HAL_GPIO_Init+0x2d0>)
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	600b      	str	r3, [r1, #0]
 8002b50:	e021      	b.n	8002b96 <HAL_GPIO_Init+0x2e2>
 8002b52:	bf00      	nop
 8002b54:	10320000 	.word	0x10320000
 8002b58:	10310000 	.word	0x10310000
 8002b5c:	10220000 	.word	0x10220000
 8002b60:	10210000 	.word	0x10210000
 8002b64:	10120000 	.word	0x10120000
 8002b68:	10110000 	.word	0x10110000
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	40010000 	.word	0x40010000
 8002b74:	40010800 	.word	0x40010800
 8002b78:	40010c00 	.word	0x40010c00
 8002b7c:	40011000 	.word	0x40011000
 8002b80:	40011400 	.word	0x40011400
 8002b84:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b88:	4b0b      	ldr	r3, [pc, #44]	; (8002bb8 <HAL_GPIO_Init+0x304>)
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	4909      	ldr	r1, [pc, #36]	; (8002bb8 <HAL_GPIO_Init+0x304>)
 8002b92:	4013      	ands	r3, r2
 8002b94:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b98:	3301      	adds	r3, #1
 8002b9a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f47f ae8e 	bne.w	80028c8 <HAL_GPIO_Init+0x14>
  }
}
 8002bac:	bf00      	nop
 8002bae:	bf00      	nop
 8002bb0:	372c      	adds	r7, #44	; 0x2c
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr
 8002bb8:	40010400 	.word	0x40010400

08002bbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	689a      	ldr	r2, [r3, #8]
 8002bcc:	887b      	ldrh	r3, [r7, #2]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d002      	beq.n	8002bda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	73fb      	strb	r3, [r7, #15]
 8002bd8:	e001      	b.n	8002bde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3714      	adds	r7, #20
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bc80      	pop	{r7}
 8002be8:	4770      	bx	lr

08002bea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b083      	sub	sp, #12
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
 8002bf2:	460b      	mov	r3, r1
 8002bf4:	807b      	strh	r3, [r7, #2]
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bfa:	787b      	ldrb	r3, [r7, #1]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d003      	beq.n	8002c08 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c00:	887a      	ldrh	r2, [r7, #2]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c06:	e003      	b.n	8002c10 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c08:	887b      	ldrh	r3, [r7, #2]
 8002c0a:	041a      	lsls	r2, r3, #16
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	611a      	str	r2, [r3, #16]
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bc80      	pop	{r7}
 8002c18:	4770      	bx	lr
	...

08002c1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e12b      	b.n	8002e86 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d106      	bne.n	8002c48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f7ff f80c 	bl	8001c60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2224      	movs	r2, #36	; 0x24
 8002c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 0201 	bic.w	r2, r2, #1
 8002c5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c80:	f002 fd3e 	bl	8005700 <HAL_RCC_GetPCLK1Freq>
 8002c84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	4a81      	ldr	r2, [pc, #516]	; (8002e90 <HAL_I2C_Init+0x274>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d807      	bhi.n	8002ca0 <HAL_I2C_Init+0x84>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	4a80      	ldr	r2, [pc, #512]	; (8002e94 <HAL_I2C_Init+0x278>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	bf94      	ite	ls
 8002c98:	2301      	movls	r3, #1
 8002c9a:	2300      	movhi	r3, #0
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	e006      	b.n	8002cae <HAL_I2C_Init+0x92>
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	4a7d      	ldr	r2, [pc, #500]	; (8002e98 <HAL_I2C_Init+0x27c>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	bf94      	ite	ls
 8002ca8:	2301      	movls	r3, #1
 8002caa:	2300      	movhi	r3, #0
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e0e7      	b.n	8002e86 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	4a78      	ldr	r2, [pc, #480]	; (8002e9c <HAL_I2C_Init+0x280>)
 8002cba:	fba2 2303 	umull	r2, r3, r2, r3
 8002cbe:	0c9b      	lsrs	r3, r3, #18
 8002cc0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	4a6a      	ldr	r2, [pc, #424]	; (8002e90 <HAL_I2C_Init+0x274>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d802      	bhi.n	8002cf0 <HAL_I2C_Init+0xd4>
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	3301      	adds	r3, #1
 8002cee:	e009      	b.n	8002d04 <HAL_I2C_Init+0xe8>
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002cf6:	fb02 f303 	mul.w	r3, r2, r3
 8002cfa:	4a69      	ldr	r2, [pc, #420]	; (8002ea0 <HAL_I2C_Init+0x284>)
 8002cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002d00:	099b      	lsrs	r3, r3, #6
 8002d02:	3301      	adds	r3, #1
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	6812      	ldr	r2, [r2, #0]
 8002d08:	430b      	orrs	r3, r1
 8002d0a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d16:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	495c      	ldr	r1, [pc, #368]	; (8002e90 <HAL_I2C_Init+0x274>)
 8002d20:	428b      	cmp	r3, r1
 8002d22:	d819      	bhi.n	8002d58 <HAL_I2C_Init+0x13c>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	1e59      	subs	r1, r3, #1
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d32:	1c59      	adds	r1, r3, #1
 8002d34:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002d38:	400b      	ands	r3, r1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00a      	beq.n	8002d54 <HAL_I2C_Init+0x138>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	1e59      	subs	r1, r3, #1
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d52:	e051      	b.n	8002df8 <HAL_I2C_Init+0x1dc>
 8002d54:	2304      	movs	r3, #4
 8002d56:	e04f      	b.n	8002df8 <HAL_I2C_Init+0x1dc>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d111      	bne.n	8002d84 <HAL_I2C_Init+0x168>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	1e58      	subs	r0, r3, #1
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6859      	ldr	r1, [r3, #4]
 8002d68:	460b      	mov	r3, r1
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	440b      	add	r3, r1
 8002d6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d72:	3301      	adds	r3, #1
 8002d74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	bf0c      	ite	eq
 8002d7c:	2301      	moveq	r3, #1
 8002d7e:	2300      	movne	r3, #0
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	e012      	b.n	8002daa <HAL_I2C_Init+0x18e>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	1e58      	subs	r0, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6859      	ldr	r1, [r3, #4]
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	440b      	add	r3, r1
 8002d92:	0099      	lsls	r1, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	bf0c      	ite	eq
 8002da4:	2301      	moveq	r3, #1
 8002da6:	2300      	movne	r3, #0
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <HAL_I2C_Init+0x196>
 8002dae:	2301      	movs	r3, #1
 8002db0:	e022      	b.n	8002df8 <HAL_I2C_Init+0x1dc>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10e      	bne.n	8002dd8 <HAL_I2C_Init+0x1bc>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	1e58      	subs	r0, r3, #1
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6859      	ldr	r1, [r3, #4]
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	440b      	add	r3, r1
 8002dc8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dcc:	3301      	adds	r3, #1
 8002dce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dd6:	e00f      	b.n	8002df8 <HAL_I2C_Init+0x1dc>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	1e58      	subs	r0, r3, #1
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6859      	ldr	r1, [r3, #4]
 8002de0:	460b      	mov	r3, r1
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	440b      	add	r3, r1
 8002de6:	0099      	lsls	r1, r3, #2
 8002de8:	440b      	add	r3, r1
 8002dea:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dee:	3301      	adds	r3, #1
 8002df0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002df4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002df8:	6879      	ldr	r1, [r7, #4]
 8002dfa:	6809      	ldr	r1, [r1, #0]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	69da      	ldr	r2, [r3, #28]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	431a      	orrs	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e26:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6911      	ldr	r1, [r2, #16]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	68d2      	ldr	r2, [r2, #12]
 8002e32:	4311      	orrs	r1, r2
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	6812      	ldr	r2, [r2, #0]
 8002e38:	430b      	orrs	r3, r1
 8002e3a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	695a      	ldr	r2, [r3, #20]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f042 0201 	orr.w	r2, r2, #1
 8002e66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2220      	movs	r2, #32
 8002e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	000186a0 	.word	0x000186a0
 8002e94:	001e847f 	.word	0x001e847f
 8002e98:	003d08ff 	.word	0x003d08ff
 8002e9c:	431bde83 	.word	0x431bde83
 8002ea0:	10624dd3 	.word	0x10624dd3

08002ea4 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eb6:	2b80      	cmp	r3, #128	; 0x80
 8002eb8:	d103      	bne.n	8002ec2 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	611a      	str	r2, [r3, #16]
  }
}
 8002ec2:	bf00      	nop
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr

08002ecc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b088      	sub	sp, #32
 8002ed0:	af02      	add	r7, sp, #8
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	607a      	str	r2, [r7, #4]
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	460b      	mov	r3, r1
 8002eda:	817b      	strh	r3, [r7, #10]
 8002edc:	4613      	mov	r3, r2
 8002ede:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ee0:	f7ff f83a 	bl	8001f58 <HAL_GetTick>
 8002ee4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b20      	cmp	r3, #32
 8002ef0:	f040 80e0 	bne.w	80030b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	2319      	movs	r3, #25
 8002efa:	2201      	movs	r2, #1
 8002efc:	4970      	ldr	r1, [pc, #448]	; (80030c0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f001 fe12 	bl	8004b28 <I2C_WaitOnFlagUntilTimeout>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	e0d3      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d101      	bne.n	8002f1c <HAL_I2C_Master_Transmit+0x50>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	e0cc      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d007      	beq.n	8002f42 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f042 0201 	orr.w	r2, r2, #1
 8002f40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2221      	movs	r2, #33	; 0x21
 8002f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2210      	movs	r2, #16
 8002f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	893a      	ldrh	r2, [r7, #8]
 8002f72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	4a50      	ldr	r2, [pc, #320]	; (80030c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002f82:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f84:	8979      	ldrh	r1, [r7, #10]
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	6a3a      	ldr	r2, [r7, #32]
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f001 fca2 	bl	80048d4 <I2C_MasterRequestWrite>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e08d      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	613b      	str	r3, [r7, #16]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	613b      	str	r3, [r7, #16]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	613b      	str	r3, [r7, #16]
 8002fae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002fb0:	e066      	b.n	8003080 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fb2:	697a      	ldr	r2, [r7, #20]
 8002fb4:	6a39      	ldr	r1, [r7, #32]
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f001 fed0 	bl	8004d5c <I2C_WaitOnTXEFlagUntilTimeout>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00d      	beq.n	8002fde <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	2b04      	cmp	r3, #4
 8002fc8:	d107      	bne.n	8002fda <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e06b      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe2:	781a      	ldrb	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fee:	1c5a      	adds	r2, r3, #1
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003006:	3b01      	subs	r3, #1
 8003008:	b29a      	uxth	r2, r3
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b04      	cmp	r3, #4
 800301a:	d11b      	bne.n	8003054 <HAL_I2C_Master_Transmit+0x188>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003020:	2b00      	cmp	r3, #0
 8003022:	d017      	beq.n	8003054 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003028:	781a      	ldrb	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	1c5a      	adds	r2, r3, #1
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800303e:	b29b      	uxth	r3, r3
 8003040:	3b01      	subs	r3, #1
 8003042:	b29a      	uxth	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003054:	697a      	ldr	r2, [r7, #20]
 8003056:	6a39      	ldr	r1, [r7, #32]
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f001 fec7 	bl	8004dec <I2C_WaitOnBTFFlagUntilTimeout>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00d      	beq.n	8003080 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003068:	2b04      	cmp	r3, #4
 800306a:	d107      	bne.n	800307c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800307a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e01a      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003084:	2b00      	cmp	r3, #0
 8003086:	d194      	bne.n	8002fb2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003096:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2220      	movs	r2, #32
 800309c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80030b0:	2300      	movs	r3, #0
 80030b2:	e000      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80030b4:	2302      	movs	r3, #2
  }
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3718      	adds	r7, #24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	00100002 	.word	0x00100002
 80030c4:	ffff0000 	.word	0xffff0000

080030c8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b088      	sub	sp, #32
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030e8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030f0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80030f2:	7bfb      	ldrb	r3, [r7, #15]
 80030f4:	2b10      	cmp	r3, #16
 80030f6:	d003      	beq.n	8003100 <HAL_I2C_EV_IRQHandler+0x38>
 80030f8:	7bfb      	ldrb	r3, [r7, #15]
 80030fa:	2b40      	cmp	r3, #64	; 0x40
 80030fc:	f040 80c1 	bne.w	8003282 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10d      	bne.n	8003136 <HAL_I2C_EV_IRQHandler+0x6e>
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003120:	d003      	beq.n	800312a <HAL_I2C_EV_IRQHandler+0x62>
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003128:	d101      	bne.n	800312e <HAL_I2C_EV_IRQHandler+0x66>
 800312a:	2301      	movs	r3, #1
 800312c:	e000      	b.n	8003130 <HAL_I2C_EV_IRQHandler+0x68>
 800312e:	2300      	movs	r3, #0
 8003130:	2b01      	cmp	r3, #1
 8003132:	f000 8132 	beq.w	800339a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	f003 0301 	and.w	r3, r3, #1
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00c      	beq.n	800315a <HAL_I2C_EV_IRQHandler+0x92>
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	0a5b      	lsrs	r3, r3, #9
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	2b00      	cmp	r3, #0
 800314a:	d006      	beq.n	800315a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f001 fef5 	bl	8004f3c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 fd99 	bl	8003c8a <I2C_Master_SB>
 8003158:	e092      	b.n	8003280 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	08db      	lsrs	r3, r3, #3
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d009      	beq.n	800317a <HAL_I2C_EV_IRQHandler+0xb2>
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	0a5b      	lsrs	r3, r3, #9
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	2b00      	cmp	r3, #0
 8003170:	d003      	beq.n	800317a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 fe0e 	bl	8003d94 <I2C_Master_ADD10>
 8003178:	e082      	b.n	8003280 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	085b      	lsrs	r3, r3, #1
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d009      	beq.n	800319a <HAL_I2C_EV_IRQHandler+0xd2>
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	0a5b      	lsrs	r3, r3, #9
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	2b00      	cmp	r3, #0
 8003190:	d003      	beq.n	800319a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f000 fe27 	bl	8003de6 <I2C_Master_ADDR>
 8003198:	e072      	b.n	8003280 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	089b      	lsrs	r3, r3, #2
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d03b      	beq.n	800321e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031b4:	f000 80f3 	beq.w	800339e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	09db      	lsrs	r3, r3, #7
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00f      	beq.n	80031e4 <HAL_I2C_EV_IRQHandler+0x11c>
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	0a9b      	lsrs	r3, r3, #10
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d009      	beq.n	80031e4 <HAL_I2C_EV_IRQHandler+0x11c>
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	089b      	lsrs	r3, r3, #2
 80031d4:	f003 0301 	and.w	r3, r3, #1
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d103      	bne.n	80031e4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 f9f1 	bl	80035c4 <I2C_MasterTransmit_TXE>
 80031e2:	e04d      	b.n	8003280 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	089b      	lsrs	r3, r3, #2
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 80d6 	beq.w	800339e <HAL_I2C_EV_IRQHandler+0x2d6>
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	0a5b      	lsrs	r3, r3, #9
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	f000 80cf 	beq.w	800339e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003200:	7bbb      	ldrb	r3, [r7, #14]
 8003202:	2b21      	cmp	r3, #33	; 0x21
 8003204:	d103      	bne.n	800320e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 fa78 	bl	80036fc <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800320c:	e0c7      	b.n	800339e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800320e:	7bfb      	ldrb	r3, [r7, #15]
 8003210:	2b40      	cmp	r3, #64	; 0x40
 8003212:	f040 80c4 	bne.w	800339e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 fae6 	bl	80037e8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800321c:	e0bf      	b.n	800339e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003228:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800322c:	f000 80b7 	beq.w	800339e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	099b      	lsrs	r3, r3, #6
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00f      	beq.n	800325c <HAL_I2C_EV_IRQHandler+0x194>
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	0a9b      	lsrs	r3, r3, #10
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	2b00      	cmp	r3, #0
 8003246:	d009      	beq.n	800325c <HAL_I2C_EV_IRQHandler+0x194>
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	089b      	lsrs	r3, r3, #2
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	2b00      	cmp	r3, #0
 8003252:	d103      	bne.n	800325c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 fb5f 	bl	8003918 <I2C_MasterReceive_RXNE>
 800325a:	e011      	b.n	8003280 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	089b      	lsrs	r3, r3, #2
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b00      	cmp	r3, #0
 8003266:	f000 809a 	beq.w	800339e <HAL_I2C_EV_IRQHandler+0x2d6>
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	0a5b      	lsrs	r3, r3, #9
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b00      	cmp	r3, #0
 8003274:	f000 8093 	beq.w	800339e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f000 fc15 	bl	8003aa8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800327e:	e08e      	b.n	800339e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003280:	e08d      	b.n	800339e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	2b00      	cmp	r3, #0
 8003288:	d004      	beq.n	8003294 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	695b      	ldr	r3, [r3, #20]
 8003290:	61fb      	str	r3, [r7, #28]
 8003292:	e007      	b.n	80032a4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	085b      	lsrs	r3, r3, #1
 80032a8:	f003 0301 	and.w	r3, r3, #1
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d012      	beq.n	80032d6 <HAL_I2C_EV_IRQHandler+0x20e>
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	0a5b      	lsrs	r3, r3, #9
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00c      	beq.n	80032d6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d003      	beq.n	80032cc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80032cc:	69b9      	ldr	r1, [r7, #24]
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 ffe0 	bl	8004294 <I2C_Slave_ADDR>
 80032d4:	e066      	b.n	80033a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	091b      	lsrs	r3, r3, #4
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d009      	beq.n	80032f6 <HAL_I2C_EV_IRQHandler+0x22e>
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	0a5b      	lsrs	r3, r3, #9
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d003      	beq.n	80032f6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f001 f81a 	bl	8004328 <I2C_Slave_STOPF>
 80032f4:	e056      	b.n	80033a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80032f6:	7bbb      	ldrb	r3, [r7, #14]
 80032f8:	2b21      	cmp	r3, #33	; 0x21
 80032fa:	d002      	beq.n	8003302 <HAL_I2C_EV_IRQHandler+0x23a>
 80032fc:	7bbb      	ldrb	r3, [r7, #14]
 80032fe:	2b29      	cmp	r3, #41	; 0x29
 8003300:	d125      	bne.n	800334e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	09db      	lsrs	r3, r3, #7
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00f      	beq.n	800332e <HAL_I2C_EV_IRQHandler+0x266>
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	0a9b      	lsrs	r3, r3, #10
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	2b00      	cmp	r3, #0
 8003318:	d009      	beq.n	800332e <HAL_I2C_EV_IRQHandler+0x266>
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	089b      	lsrs	r3, r3, #2
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	d103      	bne.n	800332e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 fef8 	bl	800411c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800332c:	e039      	b.n	80033a2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	089b      	lsrs	r3, r3, #2
 8003332:	f003 0301 	and.w	r3, r3, #1
 8003336:	2b00      	cmp	r3, #0
 8003338:	d033      	beq.n	80033a2 <HAL_I2C_EV_IRQHandler+0x2da>
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	0a5b      	lsrs	r3, r3, #9
 800333e:	f003 0301 	and.w	r3, r3, #1
 8003342:	2b00      	cmp	r3, #0
 8003344:	d02d      	beq.n	80033a2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 ff25 	bl	8004196 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800334c:	e029      	b.n	80033a2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	099b      	lsrs	r3, r3, #6
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00f      	beq.n	800337a <HAL_I2C_EV_IRQHandler+0x2b2>
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	0a9b      	lsrs	r3, r3, #10
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d009      	beq.n	800337a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	089b      	lsrs	r3, r3, #2
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b00      	cmp	r3, #0
 8003370:	d103      	bne.n	800337a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 ff2f 	bl	80041d6 <I2C_SlaveReceive_RXNE>
 8003378:	e014      	b.n	80033a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	089b      	lsrs	r3, r3, #2
 800337e:	f003 0301 	and.w	r3, r3, #1
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00e      	beq.n	80033a4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	0a5b      	lsrs	r3, r3, #9
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b00      	cmp	r3, #0
 8003390:	d008      	beq.n	80033a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 ff5d 	bl	8004252 <I2C_SlaveReceive_BTF>
 8003398:	e004      	b.n	80033a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800339a:	bf00      	nop
 800339c:	e002      	b.n	80033a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800339e:	bf00      	nop
 80033a0:	e000      	b.n	80033a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80033a2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80033a4:	3720      	adds	r7, #32
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b08a      	sub	sp, #40	; 0x28
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80033c2:	2300      	movs	r3, #0
 80033c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033cc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80033ce:	6a3b      	ldr	r3, [r7, #32]
 80033d0:	0a1b      	lsrs	r3, r3, #8
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d016      	beq.n	8003408 <HAL_I2C_ER_IRQHandler+0x5e>
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	0a1b      	lsrs	r3, r3, #8
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d010      	beq.n	8003408 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80033e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e8:	f043 0301 	orr.w	r3, r3, #1
 80033ec:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80033f6:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003406:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003408:	6a3b      	ldr	r3, [r7, #32]
 800340a:	0a5b      	lsrs	r3, r3, #9
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00e      	beq.n	8003432 <HAL_I2C_ER_IRQHandler+0x88>
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	0a1b      	lsrs	r3, r3, #8
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b00      	cmp	r3, #0
 800341e:	d008      	beq.n	8003432 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003422:	f043 0302 	orr.w	r3, r3, #2
 8003426:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003430:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003432:	6a3b      	ldr	r3, [r7, #32]
 8003434:	0a9b      	lsrs	r3, r3, #10
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	d03f      	beq.n	80034be <HAL_I2C_ER_IRQHandler+0x114>
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	0a1b      	lsrs	r3, r3, #8
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	2b00      	cmp	r3, #0
 8003448:	d039      	beq.n	80034be <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800344a:	7efb      	ldrb	r3, [r7, #27]
 800344c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003452:	b29b      	uxth	r3, r3
 8003454:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800345c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003462:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003464:	7ebb      	ldrb	r3, [r7, #26]
 8003466:	2b20      	cmp	r3, #32
 8003468:	d112      	bne.n	8003490 <HAL_I2C_ER_IRQHandler+0xe6>
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10f      	bne.n	8003490 <HAL_I2C_ER_IRQHandler+0xe6>
 8003470:	7cfb      	ldrb	r3, [r7, #19]
 8003472:	2b21      	cmp	r3, #33	; 0x21
 8003474:	d008      	beq.n	8003488 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003476:	7cfb      	ldrb	r3, [r7, #19]
 8003478:	2b29      	cmp	r3, #41	; 0x29
 800347a:	d005      	beq.n	8003488 <HAL_I2C_ER_IRQHandler+0xde>
 800347c:	7cfb      	ldrb	r3, [r7, #19]
 800347e:	2b28      	cmp	r3, #40	; 0x28
 8003480:	d106      	bne.n	8003490 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2b21      	cmp	r3, #33	; 0x21
 8003486:	d103      	bne.n	8003490 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f001 f87d 	bl	8004588 <I2C_Slave_AF>
 800348e:	e016      	b.n	80034be <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003498:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800349a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349c:	f043 0304 	orr.w	r3, r3, #4
 80034a0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80034a2:	7efb      	ldrb	r3, [r7, #27]
 80034a4:	2b10      	cmp	r3, #16
 80034a6:	d002      	beq.n	80034ae <HAL_I2C_ER_IRQHandler+0x104>
 80034a8:	7efb      	ldrb	r3, [r7, #27]
 80034aa:	2b40      	cmp	r3, #64	; 0x40
 80034ac:	d107      	bne.n	80034be <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034bc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80034be:	6a3b      	ldr	r3, [r7, #32]
 80034c0:	0adb      	lsrs	r3, r3, #11
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00e      	beq.n	80034e8 <HAL_I2C_ER_IRQHandler+0x13e>
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	0a1b      	lsrs	r3, r3, #8
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d008      	beq.n	80034e8 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80034d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d8:	f043 0308 	orr.w	r3, r3, #8
 80034dc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80034e6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80034e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d008      	beq.n	8003500 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f4:	431a      	orrs	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f001 f8b8 	bl	8004670 <I2C_ITError>
  }
}
 8003500:	bf00      	nop
 8003502:	3728      	adds	r7, #40	; 0x28
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	bc80      	pop	{r7}
 8003518:	4770      	bx	lr

0800351a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800351a:	b480      	push	{r7}
 800351c:	b083      	sub	sp, #12
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr

0800352c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003534:	bf00      	nop
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr

0800353e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800353e:	b480      	push	{r7}
 8003540:	b083      	sub	sp, #12
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr

08003550 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	460b      	mov	r3, r1
 800355a:	70fb      	strb	r3, [r7, #3]
 800355c:	4613      	mov	r3, r2
 800355e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003560:	bf00      	nop
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	bc80      	pop	{r7}
 8003568:	4770      	bx	lr

0800356a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr

0800357c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	bc80      	pop	{r7}
 800358c:	4770      	bx	lr

0800358e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800358e:	b480      	push	{r7}
 8003590:	b083      	sub	sp, #12
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003596:	bf00      	nop
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	bc80      	pop	{r7}
 800359e:	4770      	bx	lr

080035a0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bc80      	pop	{r7}
 80035b0:	4770      	bx	lr

080035b2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035b2:	b480      	push	{r7}
 80035b4:	b083      	sub	sp, #12
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80035ba:	bf00      	nop
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	bc80      	pop	{r7}
 80035c2:	4770      	bx	lr

080035c4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035d2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035da:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d150      	bne.n	800368c <I2C_MasterTransmit_TXE+0xc8>
 80035ea:	7bfb      	ldrb	r3, [r7, #15]
 80035ec:	2b21      	cmp	r3, #33	; 0x21
 80035ee:	d14d      	bne.n	800368c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	2b08      	cmp	r3, #8
 80035f4:	d01d      	beq.n	8003632 <I2C_MasterTransmit_TXE+0x6e>
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2b20      	cmp	r3, #32
 80035fa:	d01a      	beq.n	8003632 <I2C_MasterTransmit_TXE+0x6e>
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003602:	d016      	beq.n	8003632 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	685a      	ldr	r2, [r3, #4]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003612:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2211      	movs	r2, #17
 8003618:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2220      	movs	r2, #32
 8003626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff ff6c 	bl	8003508 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003630:	e060      	b.n	80036f4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003640:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003650:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2220      	movs	r2, #32
 800365c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003666:	b2db      	uxtb	r3, r3
 8003668:	2b40      	cmp	r3, #64	; 0x40
 800366a:	d107      	bne.n	800367c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f7ff ff81 	bl	800357c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800367a:	e03b      	b.n	80036f4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f7ff ff3f 	bl	8003508 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800368a:	e033      	b.n	80036f4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800368c:	7bfb      	ldrb	r3, [r7, #15]
 800368e:	2b21      	cmp	r3, #33	; 0x21
 8003690:	d005      	beq.n	800369e <I2C_MasterTransmit_TXE+0xda>
 8003692:	7bbb      	ldrb	r3, [r7, #14]
 8003694:	2b40      	cmp	r3, #64	; 0x40
 8003696:	d12d      	bne.n	80036f4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003698:	7bfb      	ldrb	r3, [r7, #15]
 800369a:	2b22      	cmp	r3, #34	; 0x22
 800369c:	d12a      	bne.n	80036f4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d108      	bne.n	80036ba <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036b6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80036b8:	e01c      	b.n	80036f4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b40      	cmp	r3, #64	; 0x40
 80036c4:	d103      	bne.n	80036ce <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f000 f88e 	bl	80037e8 <I2C_MemoryTransmit_TXE_BTF>
}
 80036cc:	e012      	b.n	80036f4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d2:	781a      	ldrb	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036de:	1c5a      	adds	r2, r3, #1
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	3b01      	subs	r3, #1
 80036ec:	b29a      	uxth	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80036f2:	e7ff      	b.n	80036f4 <I2C_MasterTransmit_TXE+0x130>
 80036f4:	bf00      	nop
 80036f6:	3710      	adds	r7, #16
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003708:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b21      	cmp	r3, #33	; 0x21
 8003714:	d164      	bne.n	80037e0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800371a:	b29b      	uxth	r3, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	d012      	beq.n	8003746 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003724:	781a      	ldrb	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003730:	1c5a      	adds	r2, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003744:	e04c      	b.n	80037e0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2b08      	cmp	r3, #8
 800374a:	d01d      	beq.n	8003788 <I2C_MasterTransmit_BTF+0x8c>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2b20      	cmp	r3, #32
 8003750:	d01a      	beq.n	8003788 <I2C_MasterTransmit_BTF+0x8c>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003758:	d016      	beq.n	8003788 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003768:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2211      	movs	r2, #17
 800376e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2220      	movs	r2, #32
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f7ff fec1 	bl	8003508 <HAL_I2C_MasterTxCpltCallback>
}
 8003786:	e02b      	b.n	80037e0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	685a      	ldr	r2, [r3, #4]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003796:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037a6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2220      	movs	r2, #32
 80037b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b40      	cmp	r3, #64	; 0x40
 80037c0:	d107      	bne.n	80037d2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7ff fed6 	bl	800357c <HAL_I2C_MemTxCpltCallback>
}
 80037d0:	e006      	b.n	80037e0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7ff fe94 	bl	8003508 <HAL_I2C_MasterTxCpltCallback>
}
 80037e0:	bf00      	nop
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037f6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d11d      	bne.n	800383c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003804:	2b01      	cmp	r3, #1
 8003806:	d10b      	bne.n	8003820 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800380c:	b2da      	uxtb	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003818:	1c9a      	adds	r2, r3, #2
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800381e:	e077      	b.n	8003910 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003824:	b29b      	uxth	r3, r3
 8003826:	121b      	asrs	r3, r3, #8
 8003828:	b2da      	uxtb	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003834:	1c5a      	adds	r2, r3, #1
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	651a      	str	r2, [r3, #80]	; 0x50
}
 800383a:	e069      	b.n	8003910 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003840:	2b01      	cmp	r3, #1
 8003842:	d10b      	bne.n	800385c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003848:	b2da      	uxtb	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003854:	1c5a      	adds	r2, r3, #1
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	651a      	str	r2, [r3, #80]	; 0x50
}
 800385a:	e059      	b.n	8003910 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003860:	2b02      	cmp	r3, #2
 8003862:	d152      	bne.n	800390a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003864:	7bfb      	ldrb	r3, [r7, #15]
 8003866:	2b22      	cmp	r3, #34	; 0x22
 8003868:	d10d      	bne.n	8003886 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003878:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800387e:	1c5a      	adds	r2, r3, #1
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003884:	e044      	b.n	8003910 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388a:	b29b      	uxth	r3, r3
 800388c:	2b00      	cmp	r3, #0
 800388e:	d015      	beq.n	80038bc <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003890:	7bfb      	ldrb	r3, [r7, #15]
 8003892:	2b21      	cmp	r3, #33	; 0x21
 8003894:	d112      	bne.n	80038bc <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389a:	781a      	ldrb	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a6:	1c5a      	adds	r2, r3, #1
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	3b01      	subs	r3, #1
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80038ba:	e029      	b.n	8003910 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d124      	bne.n	8003910 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80038c6:	7bfb      	ldrb	r3, [r7, #15]
 80038c8:	2b21      	cmp	r3, #33	; 0x21
 80038ca:	d121      	bne.n	8003910 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80038da:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038ea:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2220      	movs	r2, #32
 80038f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f7ff fe3a 	bl	800357c <HAL_I2C_MemTxCpltCallback>
}
 8003908:	e002      	b.n	8003910 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f7ff faca 	bl	8002ea4 <I2C_Flush_DR>
}
 8003910:	bf00      	nop
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003926:	b2db      	uxtb	r3, r3
 8003928:	2b22      	cmp	r3, #34	; 0x22
 800392a:	f040 80b9 	bne.w	8003aa0 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003932:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003938:	b29b      	uxth	r3, r3
 800393a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2b03      	cmp	r3, #3
 8003940:	d921      	bls.n	8003986 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	691a      	ldr	r2, [r3, #16]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394c:	b2d2      	uxtb	r2, r2
 800394e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003954:	1c5a      	adds	r2, r3, #1
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800395e:	b29b      	uxth	r3, r3
 8003960:	3b01      	subs	r3, #1
 8003962:	b29a      	uxth	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800396c:	b29b      	uxth	r3, r3
 800396e:	2b03      	cmp	r3, #3
 8003970:	f040 8096 	bne.w	8003aa0 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685a      	ldr	r2, [r3, #4]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003982:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003984:	e08c      	b.n	8003aa0 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800398a:	2b02      	cmp	r3, #2
 800398c:	d07f      	beq.n	8003a8e <I2C_MasterReceive_RXNE+0x176>
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d002      	beq.n	800399a <I2C_MasterReceive_RXNE+0x82>
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d179      	bne.n	8003a8e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f001 fa6e 	bl	8004e7c <I2C_WaitOnSTOPRequestThroughIT>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d14c      	bne.n	8003a40 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039b4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	685a      	ldr	r2, [r3, #4]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80039c4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	691a      	ldr	r2, [r3, #16]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d0:	b2d2      	uxtb	r2, r2
 80039d2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d8:	1c5a      	adds	r2, r3, #1
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	3b01      	subs	r3, #1
 80039e6:	b29a      	uxth	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2220      	movs	r2, #32
 80039f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b40      	cmp	r3, #64	; 0x40
 80039fe:	d10a      	bne.n	8003a16 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f7ff fdbd 	bl	800358e <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a14:	e044      	b.n	8003aa0 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2b08      	cmp	r3, #8
 8003a22:	d002      	beq.n	8003a2a <I2C_MasterReceive_RXNE+0x112>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2b20      	cmp	r3, #32
 8003a28:	d103      	bne.n	8003a32 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	631a      	str	r2, [r3, #48]	; 0x30
 8003a30:	e002      	b.n	8003a38 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2212      	movs	r2, #18
 8003a36:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f7ff fd6e 	bl	800351a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a3e:	e02f      	b.n	8003aa0 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	685a      	ldr	r2, [r3, #4]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003a4e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	691a      	ldr	r2, [r3, #16]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5a:	b2d2      	uxtb	r2, r2
 8003a5c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2220      	movs	r2, #32
 8003a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f7ff fd8a 	bl	80035a0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a8c:	e008      	b.n	8003aa0 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	685a      	ldr	r2, [r3, #4]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a9c:	605a      	str	r2, [r3, #4]
}
 8003a9e:	e7ff      	b.n	8003aa0 <I2C_MasterReceive_RXNE+0x188>
 8003aa0:	bf00      	nop
 8003aa2:	3710      	adds	r7, #16
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	2b04      	cmp	r3, #4
 8003abe:	d11b      	bne.n	8003af8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ace:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	691a      	ldr	r2, [r3, #16]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ada:	b2d2      	uxtb	r2, r2
 8003adc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae2:	1c5a      	adds	r2, r3, #1
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	3b01      	subs	r3, #1
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003af6:	e0c4      	b.n	8003c82 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	2b03      	cmp	r3, #3
 8003b00:	d129      	bne.n	8003b56 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b10:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2b04      	cmp	r3, #4
 8003b16:	d00a      	beq.n	8003b2e <I2C_MasterReceive_BTF+0x86>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d007      	beq.n	8003b2e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b2c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	691a      	ldr	r2, [r3, #16]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b38:	b2d2      	uxtb	r2, r2
 8003b3a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b40:	1c5a      	adds	r2, r3, #1
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003b54:	e095      	b.n	8003c82 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d17d      	bne.n	8003c5c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d002      	beq.n	8003b6c <I2C_MasterReceive_BTF+0xc4>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2b10      	cmp	r3, #16
 8003b6a:	d108      	bne.n	8003b7e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b7a:	601a      	str	r2, [r3, #0]
 8003b7c:	e016      	b.n	8003bac <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2b04      	cmp	r3, #4
 8003b82:	d002      	beq.n	8003b8a <I2C_MasterReceive_BTF+0xe2>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d108      	bne.n	8003b9c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b98:	601a      	str	r2, [r3, #0]
 8003b9a:	e007      	b.n	8003bac <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003baa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	691a      	ldr	r2, [r3, #16]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb6:	b2d2      	uxtb	r2, r2
 8003bb8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bbe:	1c5a      	adds	r2, r3, #1
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	b29a      	uxth	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	691a      	ldr	r2, [r3, #16]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bdc:	b2d2      	uxtb	r2, r2
 8003bde:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	1c5a      	adds	r2, r3, #1
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	685a      	ldr	r2, [r3, #4]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003c06:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2220      	movs	r2, #32
 8003c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b40      	cmp	r3, #64	; 0x40
 8003c1a:	d10a      	bne.n	8003c32 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7ff fcaf 	bl	800358e <HAL_I2C_MemRxCpltCallback>
}
 8003c30:	e027      	b.n	8003c82 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2b08      	cmp	r3, #8
 8003c3e:	d002      	beq.n	8003c46 <I2C_MasterReceive_BTF+0x19e>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2b20      	cmp	r3, #32
 8003c44:	d103      	bne.n	8003c4e <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	631a      	str	r2, [r3, #48]	; 0x30
 8003c4c:	e002      	b.n	8003c54 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2212      	movs	r2, #18
 8003c52:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f7ff fc60 	bl	800351a <HAL_I2C_MasterRxCpltCallback>
}
 8003c5a:	e012      	b.n	8003c82 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	691a      	ldr	r2, [r3, #16]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c66:	b2d2      	uxtb	r2, r2
 8003c68:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6e:	1c5a      	adds	r2, r3, #1
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	b29a      	uxth	r2, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003c82:	bf00      	nop
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}

08003c8a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003c8a:	b480      	push	{r7}
 8003c8c:	b083      	sub	sp, #12
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	2b40      	cmp	r3, #64	; 0x40
 8003c9c:	d117      	bne.n	8003cce <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d109      	bne.n	8003cba <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	461a      	mov	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003cb6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003cb8:	e067      	b.n	8003d8a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	f043 0301 	orr.w	r3, r3, #1
 8003cc4:	b2da      	uxtb	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	611a      	str	r2, [r3, #16]
}
 8003ccc:	e05d      	b.n	8003d8a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cd6:	d133      	bne.n	8003d40 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b21      	cmp	r3, #33	; 0x21
 8003ce2:	d109      	bne.n	8003cf8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	461a      	mov	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003cf4:	611a      	str	r2, [r3, #16]
 8003cf6:	e008      	b.n	8003d0a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	f043 0301 	orr.w	r3, r3, #1
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d004      	beq.n	8003d1c <I2C_Master_SB+0x92>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d108      	bne.n	8003d2e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d032      	beq.n	8003d8a <I2C_Master_SB+0x100>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d02d      	beq.n	8003d8a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	685a      	ldr	r2, [r3, #4]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d3c:	605a      	str	r2, [r3, #4]
}
 8003d3e:	e024      	b.n	8003d8a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10e      	bne.n	8003d66 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	11db      	asrs	r3, r3, #7
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	f003 0306 	and.w	r3, r3, #6
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	f063 030f 	orn	r3, r3, #15
 8003d5c:	b2da      	uxtb	r2, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	611a      	str	r2, [r3, #16]
}
 8003d64:	e011      	b.n	8003d8a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d10d      	bne.n	8003d8a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	11db      	asrs	r3, r3, #7
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	f003 0306 	and.w	r3, r3, #6
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	f063 030e 	orn	r3, r3, #14
 8003d82:	b2da      	uxtb	r2, r3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	611a      	str	r2, [r3, #16]
}
 8003d8a:	bf00      	nop
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bc80      	pop	{r7}
 8003d92:	4770      	bx	lr

08003d94 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003da0:	b2da      	uxtb	r2, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d004      	beq.n	8003dba <I2C_Master_ADD10+0x26>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d108      	bne.n	8003dcc <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00c      	beq.n	8003ddc <I2C_Master_ADD10+0x48>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d007      	beq.n	8003ddc <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dda:	605a      	str	r2, [r3, #4]
  }
}
 8003ddc:	bf00      	nop
 8003dde:	370c      	adds	r7, #12
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bc80      	pop	{r7}
 8003de4:	4770      	bx	lr

08003de6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003de6:	b480      	push	{r7}
 8003de8:	b091      	sub	sp, #68	; 0x44
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003df4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dfc:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e02:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b22      	cmp	r3, #34	; 0x22
 8003e0e:	f040 8174 	bne.w	80040fa <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10f      	bne.n	8003e3a <I2C_Master_ADDR+0x54>
 8003e1a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003e1e:	2b40      	cmp	r3, #64	; 0x40
 8003e20:	d10b      	bne.n	8003e3a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e22:	2300      	movs	r3, #0
 8003e24:	633b      	str	r3, [r7, #48]	; 0x30
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	695b      	ldr	r3, [r3, #20]
 8003e2c:	633b      	str	r3, [r7, #48]	; 0x30
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	633b      	str	r3, [r7, #48]	; 0x30
 8003e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e38:	e16b      	b.n	8004112 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d11d      	bne.n	8003e7e <I2C_Master_ADDR+0x98>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003e4a:	d118      	bne.n	8003e7e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e70:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e76:	1c5a      	adds	r2, r3, #1
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	651a      	str	r2, [r3, #80]	; 0x50
 8003e7c:	e149      	b.n	8004112 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d113      	bne.n	8003eb0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e88:	2300      	movs	r3, #0
 8003e8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	695b      	ldr	r3, [r3, #20]
 8003e92:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eac:	601a      	str	r2, [r3, #0]
 8003eae:	e120      	b.n	80040f2 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	f040 808a 	bne.w	8003fd0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003ebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ebe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ec2:	d137      	bne.n	8003f34 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ed2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ede:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ee2:	d113      	bne.n	8003f0c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ef2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	627b      	str	r3, [r7, #36]	; 0x24
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	627b      	str	r3, [r7, #36]	; 0x24
 8003f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0a:	e0f2      	b.n	80040f2 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	623b      	str	r3, [r7, #32]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	623b      	str	r3, [r7, #32]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	699b      	ldr	r3, [r3, #24]
 8003f1e:	623b      	str	r3, [r7, #32]
 8003f20:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f30:	601a      	str	r2, [r3, #0]
 8003f32:	e0de      	b.n	80040f2 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f36:	2b08      	cmp	r3, #8
 8003f38:	d02e      	beq.n	8003f98 <I2C_Master_ADDR+0x1b2>
 8003f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f3c:	2b20      	cmp	r3, #32
 8003f3e:	d02b      	beq.n	8003f98 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f42:	2b12      	cmp	r3, #18
 8003f44:	d102      	bne.n	8003f4c <I2C_Master_ADDR+0x166>
 8003f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d125      	bne.n	8003f98 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f4e:	2b04      	cmp	r3, #4
 8003f50:	d00e      	beq.n	8003f70 <I2C_Master_ADDR+0x18a>
 8003f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d00b      	beq.n	8003f70 <I2C_Master_ADDR+0x18a>
 8003f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f5a:	2b10      	cmp	r3, #16
 8003f5c:	d008      	beq.n	8003f70 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f6c:	601a      	str	r2, [r3, #0]
 8003f6e:	e007      	b.n	8003f80 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f7e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f80:	2300      	movs	r3, #0
 8003f82:	61fb      	str	r3, [r7, #28]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	61fb      	str	r3, [r7, #28]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	61fb      	str	r3, [r7, #28]
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	e0ac      	b.n	80040f2 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fa6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fa8:	2300      	movs	r3, #0
 8003faa:	61bb      	str	r3, [r7, #24]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	61bb      	str	r3, [r7, #24]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	61bb      	str	r3, [r7, #24]
 8003fbc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fcc:	601a      	str	r2, [r3, #0]
 8003fce:	e090      	b.n	80040f2 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d158      	bne.n	800408c <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fdc:	2b04      	cmp	r3, #4
 8003fde:	d021      	beq.n	8004024 <I2C_Master_ADDR+0x23e>
 8003fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d01e      	beq.n	8004024 <I2C_Master_ADDR+0x23e>
 8003fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe8:	2b10      	cmp	r3, #16
 8003fea:	d01b      	beq.n	8004024 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ffa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	617b      	str	r3, [r7, #20]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	617b      	str	r3, [r7, #20]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	617b      	str	r3, [r7, #20]
 8004010:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004020:	601a      	str	r2, [r3, #0]
 8004022:	e012      	b.n	800404a <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004032:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004034:	2300      	movs	r3, #0
 8004036:	613b      	str	r3, [r7, #16]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	613b      	str	r3, [r7, #16]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	613b      	str	r3, [r7, #16]
 8004048:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004054:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004058:	d14b      	bne.n	80040f2 <I2C_Master_ADDR+0x30c>
 800405a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800405c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004060:	d00b      	beq.n	800407a <I2C_Master_ADDR+0x294>
 8004062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004064:	2b01      	cmp	r3, #1
 8004066:	d008      	beq.n	800407a <I2C_Master_ADDR+0x294>
 8004068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800406a:	2b08      	cmp	r3, #8
 800406c:	d005      	beq.n	800407a <I2C_Master_ADDR+0x294>
 800406e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004070:	2b10      	cmp	r3, #16
 8004072:	d002      	beq.n	800407a <I2C_Master_ADDR+0x294>
 8004074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004076:	2b20      	cmp	r3, #32
 8004078:	d13b      	bne.n	80040f2 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004088:	605a      	str	r2, [r3, #4]
 800408a:	e032      	b.n	80040f2 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800409a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040aa:	d117      	bne.n	80040dc <I2C_Master_ADDR+0x2f6>
 80040ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ae:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80040b2:	d00b      	beq.n	80040cc <I2C_Master_ADDR+0x2e6>
 80040b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d008      	beq.n	80040cc <I2C_Master_ADDR+0x2e6>
 80040ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040bc:	2b08      	cmp	r3, #8
 80040be:	d005      	beq.n	80040cc <I2C_Master_ADDR+0x2e6>
 80040c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c2:	2b10      	cmp	r3, #16
 80040c4:	d002      	beq.n	80040cc <I2C_Master_ADDR+0x2e6>
 80040c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c8:	2b20      	cmp	r3, #32
 80040ca:	d107      	bne.n	80040dc <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	685a      	ldr	r2, [r3, #4]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80040da:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040dc:	2300      	movs	r3, #0
 80040de:	60fb      	str	r3, [r7, #12]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	60fb      	str	r3, [r7, #12]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	60fb      	str	r3, [r7, #12]
 80040f0:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80040f8:	e00b      	b.n	8004112 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040fa:	2300      	movs	r3, #0
 80040fc:	60bb      	str	r3, [r7, #8]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	60bb      	str	r3, [r7, #8]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	60bb      	str	r3, [r7, #8]
 800410e:	68bb      	ldr	r3, [r7, #8]
}
 8004110:	e7ff      	b.n	8004112 <I2C_Master_ADDR+0x32c>
 8004112:	bf00      	nop
 8004114:	3744      	adds	r7, #68	; 0x44
 8004116:	46bd      	mov	sp, r7
 8004118:	bc80      	pop	{r7}
 800411a:	4770      	bx	lr

0800411c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800412a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004130:	b29b      	uxth	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d02b      	beq.n	800418e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413a:	781a      	ldrb	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004146:	1c5a      	adds	r2, r3, #1
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004150:	b29b      	uxth	r3, r3
 8004152:	3b01      	subs	r3, #1
 8004154:	b29a      	uxth	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800415e:	b29b      	uxth	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	d114      	bne.n	800418e <I2C_SlaveTransmit_TXE+0x72>
 8004164:	7bfb      	ldrb	r3, [r7, #15]
 8004166:	2b29      	cmp	r3, #41	; 0x29
 8004168:	d111      	bne.n	800418e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004178:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2221      	movs	r2, #33	; 0x21
 800417e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2228      	movs	r2, #40	; 0x28
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f7ff f9cf 	bl	800352c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800418e:	bf00      	nop
 8004190:	3710      	adds	r7, #16
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004196:	b480      	push	{r7}
 8004198:	b083      	sub	sp, #12
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d011      	beq.n	80041cc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ac:	781a      	ldrb	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b8:	1c5a      	adds	r2, r3, #1
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	3b01      	subs	r3, #1
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bc80      	pop	{r7}
 80041d4:	4770      	bx	lr

080041d6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80041d6:	b580      	push	{r7, lr}
 80041d8:	b084      	sub	sp, #16
 80041da:	af00      	add	r7, sp, #0
 80041dc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041e4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d02c      	beq.n	800424a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	691a      	ldr	r2, [r3, #16]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fa:	b2d2      	uxtb	r2, r2
 80041fc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	1c5a      	adds	r2, r3, #1
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800420c:	b29b      	uxth	r3, r3
 800420e:	3b01      	subs	r3, #1
 8004210:	b29a      	uxth	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800421a:	b29b      	uxth	r3, r3
 800421c:	2b00      	cmp	r3, #0
 800421e:	d114      	bne.n	800424a <I2C_SlaveReceive_RXNE+0x74>
 8004220:	7bfb      	ldrb	r3, [r7, #15]
 8004222:	2b2a      	cmp	r3, #42	; 0x2a
 8004224:	d111      	bne.n	800424a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004234:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2222      	movs	r2, #34	; 0x22
 800423a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2228      	movs	r2, #40	; 0x28
 8004240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f7ff f97a 	bl	800353e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800424a:	bf00      	nop
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}

08004252 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004252:	b480      	push	{r7}
 8004254:	b083      	sub	sp, #12
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800425e:	b29b      	uxth	r3, r3
 8004260:	2b00      	cmp	r3, #0
 8004262:	d012      	beq.n	800428a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	691a      	ldr	r2, [r3, #16]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426e:	b2d2      	uxtb	r2, r2
 8004270:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004276:	1c5a      	adds	r2, r3, #1
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004280:	b29b      	uxth	r3, r3
 8004282:	3b01      	subs	r3, #1
 8004284:	b29a      	uxth	r2, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800428a:	bf00      	nop
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	bc80      	pop	{r7}
 8004292:	4770      	bx	lr

08004294 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800429e:	2300      	movs	r3, #0
 80042a0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80042ae:	2b28      	cmp	r3, #40	; 0x28
 80042b0:	d127      	bne.n	8004302 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042c0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	089b      	lsrs	r3, r3, #2
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d101      	bne.n	80042d2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80042ce:	2301      	movs	r3, #1
 80042d0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	09db      	lsrs	r3, r3, #7
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d103      	bne.n	80042e6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	81bb      	strh	r3, [r7, #12]
 80042e4:	e002      	b.n	80042ec <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	699b      	ldr	r3, [r3, #24]
 80042ea:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80042f4:	89ba      	ldrh	r2, [r7, #12]
 80042f6:	7bfb      	ldrb	r3, [r7, #15]
 80042f8:	4619      	mov	r1, r3
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f7ff f928 	bl	8003550 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004300:	e00e      	b.n	8004320 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004302:	2300      	movs	r3, #0
 8004304:	60bb      	str	r3, [r7, #8]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	695b      	ldr	r3, [r3, #20]
 800430c:	60bb      	str	r3, [r7, #8]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	60bb      	str	r3, [r7, #8]
 8004316:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004320:	bf00      	nop
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004336:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685a      	ldr	r2, [r3, #4]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004346:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004348:	2300      	movs	r3, #0
 800434a:	60bb      	str	r3, [r7, #8]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	60bb      	str	r3, [r7, #8]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f042 0201 	orr.w	r2, r2, #1
 8004362:	601a      	str	r2, [r3, #0]
 8004364:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004374:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004380:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004384:	d172      	bne.n	800446c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004386:	7bfb      	ldrb	r3, [r7, #15]
 8004388:	2b22      	cmp	r3, #34	; 0x22
 800438a:	d002      	beq.n	8004392 <I2C_Slave_STOPF+0x6a>
 800438c:	7bfb      	ldrb	r3, [r7, #15]
 800438e:	2b2a      	cmp	r3, #42	; 0x2a
 8004390:	d135      	bne.n	80043fe <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	b29a      	uxth	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d005      	beq.n	80043b6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ae:	f043 0204 	orr.w	r2, r3, #4
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043c4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ca:	4618      	mov	r0, r3
 80043cc:	f7fe fa64 	bl	8002898 <HAL_DMA_GetState>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d049      	beq.n	800446a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043da:	4a69      	ldr	r2, [pc, #420]	; (8004580 <I2C_Slave_STOPF+0x258>)
 80043dc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7fe f9e0 	bl	80027a8 <HAL_DMA_Abort_IT>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d03d      	beq.n	800446a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043f8:	4610      	mov	r0, r2
 80043fa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80043fc:	e035      	b.n	800446a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	b29a      	uxth	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004410:	b29b      	uxth	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d005      	beq.n	8004422 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441a:	f043 0204 	orr.w	r2, r3, #4
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685a      	ldr	r2, [r3, #4]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004430:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004436:	4618      	mov	r0, r3
 8004438:	f7fe fa2e 	bl	8002898 <HAL_DMA_GetState>
 800443c:	4603      	mov	r3, r0
 800443e:	2b01      	cmp	r3, #1
 8004440:	d014      	beq.n	800446c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004446:	4a4e      	ldr	r2, [pc, #312]	; (8004580 <I2C_Slave_STOPF+0x258>)
 8004448:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800444e:	4618      	mov	r0, r3
 8004450:	f7fe f9aa 	bl	80027a8 <HAL_DMA_Abort_IT>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d008      	beq.n	800446c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800445e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004464:	4610      	mov	r0, r2
 8004466:	4798      	blx	r3
 8004468:	e000      	b.n	800446c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800446a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004470:	b29b      	uxth	r3, r3
 8004472:	2b00      	cmp	r3, #0
 8004474:	d03e      	beq.n	80044f4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	695b      	ldr	r3, [r3, #20]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b04      	cmp	r3, #4
 8004482:	d112      	bne.n	80044aa <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	691a      	ldr	r2, [r3, #16]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448e:	b2d2      	uxtb	r2, r2
 8004490:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004496:	1c5a      	adds	r2, r3, #1
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	3b01      	subs	r3, #1
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695b      	ldr	r3, [r3, #20]
 80044b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b4:	2b40      	cmp	r3, #64	; 0x40
 80044b6:	d112      	bne.n	80044de <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	691a      	ldr	r2, [r3, #16]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c2:	b2d2      	uxtb	r2, r2
 80044c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ca:	1c5a      	adds	r2, r3, #1
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	3b01      	subs	r3, #1
 80044d8:	b29a      	uxth	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d005      	beq.n	80044f4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ec:	f043 0204 	orr.w	r2, r3, #4
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d003      	beq.n	8004504 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 f8b7 	bl	8004670 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004502:	e039      	b.n	8004578 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004504:	7bfb      	ldrb	r3, [r7, #15]
 8004506:	2b2a      	cmp	r3, #42	; 0x2a
 8004508:	d109      	bne.n	800451e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2228      	movs	r2, #40	; 0x28
 8004514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f7ff f810 	bl	800353e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004524:	b2db      	uxtb	r3, r3
 8004526:	2b28      	cmp	r3, #40	; 0x28
 8004528:	d111      	bne.n	800454e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	4a15      	ldr	r2, [pc, #84]	; (8004584 <I2C_Slave_STOPF+0x25c>)
 800452e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2220      	movs	r2, #32
 800453a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f7ff f80f 	bl	800356a <HAL_I2C_ListenCpltCallback>
}
 800454c:	e014      	b.n	8004578 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004552:	2b22      	cmp	r3, #34	; 0x22
 8004554:	d002      	beq.n	800455c <I2C_Slave_STOPF+0x234>
 8004556:	7bfb      	ldrb	r3, [r7, #15]
 8004558:	2b22      	cmp	r3, #34	; 0x22
 800455a:	d10d      	bne.n	8004578 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2220      	movs	r2, #32
 8004566:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f7fe ffe3 	bl	800353e <HAL_I2C_SlaveRxCpltCallback>
}
 8004578:	bf00      	nop
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	080049d9 	.word	0x080049d9
 8004584:	ffff0000 	.word	0xffff0000

08004588 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004596:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800459c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2b08      	cmp	r3, #8
 80045a2:	d002      	beq.n	80045aa <I2C_Slave_AF+0x22>
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	2b20      	cmp	r3, #32
 80045a8:	d129      	bne.n	80045fe <I2C_Slave_AF+0x76>
 80045aa:	7bfb      	ldrb	r3, [r7, #15]
 80045ac:	2b28      	cmp	r3, #40	; 0x28
 80045ae:	d126      	bne.n	80045fe <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a2e      	ldr	r2, [pc, #184]	; (800466c <I2C_Slave_AF+0xe4>)
 80045b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	685a      	ldr	r2, [r3, #4]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80045c4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045ce:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045de:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2220      	movs	r2, #32
 80045ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f7fe ffb7 	bl	800356a <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80045fc:	e031      	b.n	8004662 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80045fe:	7bfb      	ldrb	r3, [r7, #15]
 8004600:	2b21      	cmp	r3, #33	; 0x21
 8004602:	d129      	bne.n	8004658 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a19      	ldr	r2, [pc, #100]	; (800466c <I2C_Slave_AF+0xe4>)
 8004608:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2221      	movs	r2, #33	; 0x21
 800460e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2220      	movs	r2, #32
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685a      	ldr	r2, [r3, #4]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800462e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004638:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004648:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f7fe fc2a 	bl	8002ea4 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f7fe ff6b 	bl	800352c <HAL_I2C_SlaveTxCpltCallback>
}
 8004656:	e004      	b.n	8004662 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004660:	615a      	str	r2, [r3, #20]
}
 8004662:	bf00      	nop
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	ffff0000 	.word	0xffff0000

08004670 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800467e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004686:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004688:	7bbb      	ldrb	r3, [r7, #14]
 800468a:	2b10      	cmp	r3, #16
 800468c:	d002      	beq.n	8004694 <I2C_ITError+0x24>
 800468e:	7bbb      	ldrb	r3, [r7, #14]
 8004690:	2b40      	cmp	r3, #64	; 0x40
 8004692:	d10a      	bne.n	80046aa <I2C_ITError+0x3a>
 8004694:	7bfb      	ldrb	r3, [r7, #15]
 8004696:	2b22      	cmp	r3, #34	; 0x22
 8004698:	d107      	bne.n	80046aa <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046a8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80046aa:	7bfb      	ldrb	r3, [r7, #15]
 80046ac:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80046b0:	2b28      	cmp	r3, #40	; 0x28
 80046b2:	d107      	bne.n	80046c4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2228      	movs	r2, #40	; 0x28
 80046be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80046c2:	e015      	b.n	80046f0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046d2:	d00a      	beq.n	80046ea <I2C_ITError+0x7a>
 80046d4:	7bfb      	ldrb	r3, [r7, #15]
 80046d6:	2b60      	cmp	r3, #96	; 0x60
 80046d8:	d007      	beq.n	80046ea <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2220      	movs	r2, #32
 80046de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046fe:	d162      	bne.n	80047c6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	685a      	ldr	r2, [r3, #4]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800470e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004714:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004718:	b2db      	uxtb	r3, r3
 800471a:	2b01      	cmp	r3, #1
 800471c:	d020      	beq.n	8004760 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004722:	4a6a      	ldr	r2, [pc, #424]	; (80048cc <I2C_ITError+0x25c>)
 8004724:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800472a:	4618      	mov	r0, r3
 800472c:	f7fe f83c 	bl	80027a8 <HAL_DMA_Abort_IT>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	f000 8089 	beq.w	800484a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f022 0201 	bic.w	r2, r2, #1
 8004746:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2220      	movs	r2, #32
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800475a:	4610      	mov	r0, r2
 800475c:	4798      	blx	r3
 800475e:	e074      	b.n	800484a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004764:	4a59      	ldr	r2, [pc, #356]	; (80048cc <I2C_ITError+0x25c>)
 8004766:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476c:	4618      	mov	r0, r3
 800476e:	f7fe f81b 	bl	80027a8 <HAL_DMA_Abort_IT>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d068      	beq.n	800484a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004782:	2b40      	cmp	r3, #64	; 0x40
 8004784:	d10b      	bne.n	800479e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	691a      	ldr	r2, [r3, #16]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004790:	b2d2      	uxtb	r2, r2
 8004792:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004798:	1c5a      	adds	r2, r3, #1
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f022 0201 	bic.w	r2, r2, #1
 80047ac:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2220      	movs	r2, #32
 80047b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80047c0:	4610      	mov	r0, r2
 80047c2:	4798      	blx	r3
 80047c4:	e041      	b.n	800484a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b60      	cmp	r3, #96	; 0x60
 80047d0:	d125      	bne.n	800481e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2220      	movs	r2, #32
 80047d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ea:	2b40      	cmp	r3, #64	; 0x40
 80047ec:	d10b      	bne.n	8004806 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	691a      	ldr	r2, [r3, #16]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f8:	b2d2      	uxtb	r2, r2
 80047fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004800:	1c5a      	adds	r2, r3, #1
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 0201 	bic.w	r2, r2, #1
 8004814:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7fe fecb 	bl	80035b2 <HAL_I2C_AbortCpltCallback>
 800481c:	e015      	b.n	800484a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004828:	2b40      	cmp	r3, #64	; 0x40
 800482a:	d10b      	bne.n	8004844 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	691a      	ldr	r2, [r3, #16]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004836:	b2d2      	uxtb	r2, r2
 8004838:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483e:	1c5a      	adds	r2, r3, #1
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f7fe feab 	bl	80035a0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10e      	bne.n	8004878 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004860:	2b00      	cmp	r3, #0
 8004862:	d109      	bne.n	8004878 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800486a:	2b00      	cmp	r3, #0
 800486c:	d104      	bne.n	8004878 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004874:	2b00      	cmp	r3, #0
 8004876:	d007      	beq.n	8004888 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	685a      	ldr	r2, [r3, #4]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004886:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800488e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004894:	f003 0304 	and.w	r3, r3, #4
 8004898:	2b04      	cmp	r3, #4
 800489a:	d113      	bne.n	80048c4 <I2C_ITError+0x254>
 800489c:	7bfb      	ldrb	r3, [r7, #15]
 800489e:	2b28      	cmp	r3, #40	; 0x28
 80048a0:	d110      	bne.n	80048c4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a0a      	ldr	r2, [pc, #40]	; (80048d0 <I2C_ITError+0x260>)
 80048a6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2220      	movs	r2, #32
 80048b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f7fe fe53 	bl	800356a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80048c4:	bf00      	nop
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	080049d9 	.word	0x080049d9
 80048d0:	ffff0000 	.word	0xffff0000

080048d4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b088      	sub	sp, #32
 80048d8:	af02      	add	r7, sp, #8
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	607a      	str	r2, [r7, #4]
 80048de:	603b      	str	r3, [r7, #0]
 80048e0:	460b      	mov	r3, r1
 80048e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	2b08      	cmp	r3, #8
 80048ee:	d006      	beq.n	80048fe <I2C_MasterRequestWrite+0x2a>
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d003      	beq.n	80048fe <I2C_MasterRequestWrite+0x2a>
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048fc:	d108      	bne.n	8004910 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	e00b      	b.n	8004928 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004914:	2b12      	cmp	r3, #18
 8004916:	d107      	bne.n	8004928 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004926:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004934:	68f8      	ldr	r0, [r7, #12]
 8004936:	f000 f8f7 	bl	8004b28 <I2C_WaitOnFlagUntilTimeout>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00d      	beq.n	800495c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800494a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800494e:	d103      	bne.n	8004958 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004956:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004958:	2303      	movs	r3, #3
 800495a:	e035      	b.n	80049c8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	691b      	ldr	r3, [r3, #16]
 8004960:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004964:	d108      	bne.n	8004978 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004966:	897b      	ldrh	r3, [r7, #10]
 8004968:	b2db      	uxtb	r3, r3
 800496a:	461a      	mov	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004974:	611a      	str	r2, [r3, #16]
 8004976:	e01b      	b.n	80049b0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004978:	897b      	ldrh	r3, [r7, #10]
 800497a:	11db      	asrs	r3, r3, #7
 800497c:	b2db      	uxtb	r3, r3
 800497e:	f003 0306 	and.w	r3, r3, #6
 8004982:	b2db      	uxtb	r3, r3
 8004984:	f063 030f 	orn	r3, r3, #15
 8004988:	b2da      	uxtb	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	490e      	ldr	r1, [pc, #56]	; (80049d0 <I2C_MasterRequestWrite+0xfc>)
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f000 f940 	bl	8004c1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800499c:	4603      	mov	r3, r0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d001      	beq.n	80049a6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e010      	b.n	80049c8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80049a6:	897b      	ldrh	r3, [r7, #10]
 80049a8:	b2da      	uxtb	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	4907      	ldr	r1, [pc, #28]	; (80049d4 <I2C_MasterRequestWrite+0x100>)
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f000 f930 	bl	8004c1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e000      	b.n	80049c8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3718      	adds	r7, #24
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	00010008 	.word	0x00010008
 80049d4:	00010002 	.word	0x00010002

080049d8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b086      	sub	sp, #24
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80049e0:	2300      	movs	r3, #0
 80049e2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049f0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80049f2:	4b4b      	ldr	r3, [pc, #300]	; (8004b20 <I2C_DMAAbort+0x148>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	08db      	lsrs	r3, r3, #3
 80049f8:	4a4a      	ldr	r2, [pc, #296]	; (8004b24 <I2C_DMAAbort+0x14c>)
 80049fa:	fba2 2303 	umull	r2, r3, r2, r3
 80049fe:	0a1a      	lsrs	r2, r3, #8
 8004a00:	4613      	mov	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	4413      	add	r3, r2
 8004a06:	00da      	lsls	r2, r3, #3
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d106      	bne.n	8004a20 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a16:	f043 0220 	orr.w	r2, r3, #32
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004a1e:	e00a      	b.n	8004a36 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	3b01      	subs	r3, #1
 8004a24:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a34:	d0ea      	beq.n	8004a0c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a42:	2200      	movs	r2, #0
 8004a44:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a52:	2200      	movs	r2, #0
 8004a54:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a64:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a78:	2200      	movs	r2, #0
 8004a7a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d003      	beq.n	8004a8c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a88:	2200      	movs	r2, #0
 8004a8a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f022 0201 	bic.w	r2, r2, #1
 8004a9a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b60      	cmp	r3, #96	; 0x60
 8004aa6:	d10e      	bne.n	8004ac6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	2220      	movs	r2, #32
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	2200      	movs	r2, #0
 8004abc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004abe:	6978      	ldr	r0, [r7, #20]
 8004ac0:	f7fe fd77 	bl	80035b2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004ac4:	e027      	b.n	8004b16 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ac6:	7cfb      	ldrb	r3, [r7, #19]
 8004ac8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004acc:	2b28      	cmp	r3, #40	; 0x28
 8004ace:	d117      	bne.n	8004b00 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f042 0201 	orr.w	r2, r2, #1
 8004ade:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004aee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2200      	movs	r2, #0
 8004af4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	2228      	movs	r2, #40	; 0x28
 8004afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004afe:	e007      	b.n	8004b10 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	2220      	movs	r2, #32
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004b10:	6978      	ldr	r0, [r7, #20]
 8004b12:	f7fe fd45 	bl	80035a0 <HAL_I2C_ErrorCallback>
}
 8004b16:	bf00      	nop
 8004b18:	3718      	adds	r7, #24
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	20000044 	.word	0x20000044
 8004b24:	14f8b589 	.word	0x14f8b589

08004b28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	603b      	str	r3, [r7, #0]
 8004b34:	4613      	mov	r3, r2
 8004b36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b38:	e048      	b.n	8004bcc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b40:	d044      	beq.n	8004bcc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b42:	f7fd fa09 	bl	8001f58 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d302      	bcc.n	8004b58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d139      	bne.n	8004bcc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	0c1b      	lsrs	r3, r3, #16
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d10d      	bne.n	8004b7e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	695b      	ldr	r3, [r3, #20]
 8004b68:	43da      	mvns	r2, r3
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	bf0c      	ite	eq
 8004b74:	2301      	moveq	r3, #1
 8004b76:	2300      	movne	r3, #0
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	e00c      	b.n	8004b98 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	43da      	mvns	r2, r3
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	bf0c      	ite	eq
 8004b90:	2301      	moveq	r3, #1
 8004b92:	2300      	movne	r3, #0
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	461a      	mov	r2, r3
 8004b98:	79fb      	ldrb	r3, [r7, #7]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d116      	bne.n	8004bcc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb8:	f043 0220 	orr.w	r2, r3, #32
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e023      	b.n	8004c14 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	0c1b      	lsrs	r3, r3, #16
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d10d      	bne.n	8004bf2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	695b      	ldr	r3, [r3, #20]
 8004bdc:	43da      	mvns	r2, r3
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	4013      	ands	r3, r2
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	bf0c      	ite	eq
 8004be8:	2301      	moveq	r3, #1
 8004bea:	2300      	movne	r3, #0
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	461a      	mov	r2, r3
 8004bf0:	e00c      	b.n	8004c0c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	43da      	mvns	r2, r3
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	bf0c      	ite	eq
 8004c04:	2301      	moveq	r3, #1
 8004c06:	2300      	movne	r3, #0
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	79fb      	ldrb	r3, [r7, #7]
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d093      	beq.n	8004b3a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
 8004c28:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c2a:	e071      	b.n	8004d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c3a:	d123      	bne.n	8004c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c4a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c54:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2220      	movs	r2, #32
 8004c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c70:	f043 0204 	orr.w	r2, r3, #4
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e067      	b.n	8004d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c8a:	d041      	beq.n	8004d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c8c:	f7fd f964 	bl	8001f58 <HAL_GetTick>
 8004c90:	4602      	mov	r2, r0
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d302      	bcc.n	8004ca2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d136      	bne.n	8004d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	0c1b      	lsrs	r3, r3, #16
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d10c      	bne.n	8004cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	695b      	ldr	r3, [r3, #20]
 8004cb2:	43da      	mvns	r2, r3
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	bf14      	ite	ne
 8004cbe:	2301      	movne	r3, #1
 8004cc0:	2300      	moveq	r3, #0
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	e00b      	b.n	8004cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	43da      	mvns	r2, r3
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	bf14      	ite	ne
 8004cd8:	2301      	movne	r3, #1
 8004cda:	2300      	moveq	r3, #0
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d016      	beq.n	8004d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2220      	movs	r2, #32
 8004cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfc:	f043 0220 	orr.w	r2, r3, #32
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e021      	b.n	8004d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	0c1b      	lsrs	r3, r3, #16
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d10c      	bne.n	8004d34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	695b      	ldr	r3, [r3, #20]
 8004d20:	43da      	mvns	r2, r3
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	4013      	ands	r3, r2
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	bf14      	ite	ne
 8004d2c:	2301      	movne	r3, #1
 8004d2e:	2300      	moveq	r3, #0
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	e00b      	b.n	8004d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	43da      	mvns	r2, r3
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	bf14      	ite	ne
 8004d46:	2301      	movne	r3, #1
 8004d48:	2300      	moveq	r3, #0
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f47f af6d 	bne.w	8004c2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3710      	adds	r7, #16
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d68:	e034      	b.n	8004dd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f000 f8b8 	bl	8004ee0 <I2C_IsAcknowledgeFailed>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e034      	b.n	8004de4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d80:	d028      	beq.n	8004dd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d82:	f7fd f8e9 	bl	8001f58 <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d302      	bcc.n	8004d98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d11d      	bne.n	8004dd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004da2:	2b80      	cmp	r3, #128	; 0x80
 8004da4:	d016      	beq.n	8004dd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2220      	movs	r2, #32
 8004db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc0:	f043 0220 	orr.w	r2, r3, #32
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e007      	b.n	8004de4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dde:	2b80      	cmp	r3, #128	; 0x80
 8004de0:	d1c3      	bne.n	8004d6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3710      	adds	r7, #16
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004df8:	e034      	b.n	8004e64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f000 f870 	bl	8004ee0 <I2C_IsAcknowledgeFailed>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d001      	beq.n	8004e0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e034      	b.n	8004e74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e10:	d028      	beq.n	8004e64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e12:	f7fd f8a1 	bl	8001f58 <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d302      	bcc.n	8004e28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d11d      	bne.n	8004e64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	f003 0304 	and.w	r3, r3, #4
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	d016      	beq.n	8004e64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2220      	movs	r2, #32
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e50:	f043 0220 	orr.w	r2, r3, #32
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e007      	b.n	8004e74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	f003 0304 	and.w	r3, r3, #4
 8004e6e:	2b04      	cmp	r3, #4
 8004e70:	d1c3      	bne.n	8004dfa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3710      	adds	r7, #16
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e84:	2300      	movs	r3, #0
 8004e86:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004e88:	4b13      	ldr	r3, [pc, #76]	; (8004ed8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	08db      	lsrs	r3, r3, #3
 8004e8e:	4a13      	ldr	r2, [pc, #76]	; (8004edc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004e90:	fba2 2303 	umull	r2, r3, r2, r3
 8004e94:	0a1a      	lsrs	r2, r3, #8
 8004e96:	4613      	mov	r3, r2
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	4413      	add	r3, r2
 8004e9c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d107      	bne.n	8004eba <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	f043 0220 	orr.w	r2, r3, #32
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e008      	b.n	8004ecc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ec4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ec8:	d0e9      	beq.n	8004e9e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004eca:	2300      	movs	r3, #0
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3714      	adds	r7, #20
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bc80      	pop	{r7}
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	20000044 	.word	0x20000044
 8004edc:	14f8b589 	.word	0x14f8b589

08004ee0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ef2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef6:	d11b      	bne.n	8004f30 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f00:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2220      	movs	r2, #32
 8004f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1c:	f043 0204 	orr.w	r2, r3, #4
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e000      	b.n	8004f32 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	370c      	adds	r7, #12
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bc80      	pop	{r7}
 8004f3a:	4770      	bx	lr

08004f3c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f48:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004f4c:	d103      	bne.n	8004f56 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2201      	movs	r2, #1
 8004f52:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004f54:	e007      	b.n	8004f66 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f5a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004f5e:	d102      	bne.n	8004f66 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2208      	movs	r2, #8
 8004f64:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004f66:	bf00      	nop
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bc80      	pop	{r7}
 8004f6e:	4770      	bx	lr

08004f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b086      	sub	sp, #24
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d101      	bne.n	8004f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e26c      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 8087 	beq.w	800509e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f90:	4b92      	ldr	r3, [pc, #584]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f003 030c 	and.w	r3, r3, #12
 8004f98:	2b04      	cmp	r3, #4
 8004f9a:	d00c      	beq.n	8004fb6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f9c:	4b8f      	ldr	r3, [pc, #572]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	f003 030c 	and.w	r3, r3, #12
 8004fa4:	2b08      	cmp	r3, #8
 8004fa6:	d112      	bne.n	8004fce <HAL_RCC_OscConfig+0x5e>
 8004fa8:	4b8c      	ldr	r3, [pc, #560]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fb4:	d10b      	bne.n	8004fce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fb6:	4b89      	ldr	r3, [pc, #548]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d06c      	beq.n	800509c <HAL_RCC_OscConfig+0x12c>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d168      	bne.n	800509c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e246      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fd6:	d106      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x76>
 8004fd8:	4b80      	ldr	r3, [pc, #512]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a7f      	ldr	r2, [pc, #508]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8004fde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fe2:	6013      	str	r3, [r2, #0]
 8004fe4:	e02e      	b.n	8005044 <HAL_RCC_OscConfig+0xd4>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10c      	bne.n	8005008 <HAL_RCC_OscConfig+0x98>
 8004fee:	4b7b      	ldr	r3, [pc, #492]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a7a      	ldr	r2, [pc, #488]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8004ff4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ff8:	6013      	str	r3, [r2, #0]
 8004ffa:	4b78      	ldr	r3, [pc, #480]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a77      	ldr	r2, [pc, #476]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005000:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005004:	6013      	str	r3, [r2, #0]
 8005006:	e01d      	b.n	8005044 <HAL_RCC_OscConfig+0xd4>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005010:	d10c      	bne.n	800502c <HAL_RCC_OscConfig+0xbc>
 8005012:	4b72      	ldr	r3, [pc, #456]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a71      	ldr	r2, [pc, #452]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800501c:	6013      	str	r3, [r2, #0]
 800501e:	4b6f      	ldr	r3, [pc, #444]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a6e      	ldr	r2, [pc, #440]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005028:	6013      	str	r3, [r2, #0]
 800502a:	e00b      	b.n	8005044 <HAL_RCC_OscConfig+0xd4>
 800502c:	4b6b      	ldr	r3, [pc, #428]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a6a      	ldr	r2, [pc, #424]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005036:	6013      	str	r3, [r2, #0]
 8005038:	4b68      	ldr	r3, [pc, #416]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a67      	ldr	r2, [pc, #412]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 800503e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005042:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d013      	beq.n	8005074 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800504c:	f7fc ff84 	bl	8001f58 <HAL_GetTick>
 8005050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005052:	e008      	b.n	8005066 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005054:	f7fc ff80 	bl	8001f58 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	2b64      	cmp	r3, #100	; 0x64
 8005060:	d901      	bls.n	8005066 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e1fa      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005066:	4b5d      	ldr	r3, [pc, #372]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d0f0      	beq.n	8005054 <HAL_RCC_OscConfig+0xe4>
 8005072:	e014      	b.n	800509e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005074:	f7fc ff70 	bl	8001f58 <HAL_GetTick>
 8005078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800507a:	e008      	b.n	800508e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800507c:	f7fc ff6c 	bl	8001f58 <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	2b64      	cmp	r3, #100	; 0x64
 8005088:	d901      	bls.n	800508e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e1e6      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800508e:	4b53      	ldr	r3, [pc, #332]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1f0      	bne.n	800507c <HAL_RCC_OscConfig+0x10c>
 800509a:	e000      	b.n	800509e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800509c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d063      	beq.n	8005172 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80050aa:	4b4c      	ldr	r3, [pc, #304]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	f003 030c 	and.w	r3, r3, #12
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00b      	beq.n	80050ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80050b6:	4b49      	ldr	r3, [pc, #292]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f003 030c 	and.w	r3, r3, #12
 80050be:	2b08      	cmp	r3, #8
 80050c0:	d11c      	bne.n	80050fc <HAL_RCC_OscConfig+0x18c>
 80050c2:	4b46      	ldr	r3, [pc, #280]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d116      	bne.n	80050fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050ce:	4b43      	ldr	r3, [pc, #268]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0302 	and.w	r3, r3, #2
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d005      	beq.n	80050e6 <HAL_RCC_OscConfig+0x176>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	691b      	ldr	r3, [r3, #16]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d001      	beq.n	80050e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e1ba      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050e6:	4b3d      	ldr	r3, [pc, #244]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	00db      	lsls	r3, r3, #3
 80050f4:	4939      	ldr	r1, [pc, #228]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050fa:	e03a      	b.n	8005172 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	691b      	ldr	r3, [r3, #16]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d020      	beq.n	8005146 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005104:	4b36      	ldr	r3, [pc, #216]	; (80051e0 <HAL_RCC_OscConfig+0x270>)
 8005106:	2201      	movs	r2, #1
 8005108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800510a:	f7fc ff25 	bl	8001f58 <HAL_GetTick>
 800510e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005110:	e008      	b.n	8005124 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005112:	f7fc ff21 	bl	8001f58 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	2b02      	cmp	r3, #2
 800511e:	d901      	bls.n	8005124 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	e19b      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005124:	4b2d      	ldr	r3, [pc, #180]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 0302 	and.w	r3, r3, #2
 800512c:	2b00      	cmp	r3, #0
 800512e:	d0f0      	beq.n	8005112 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005130:	4b2a      	ldr	r3, [pc, #168]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	695b      	ldr	r3, [r3, #20]
 800513c:	00db      	lsls	r3, r3, #3
 800513e:	4927      	ldr	r1, [pc, #156]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005140:	4313      	orrs	r3, r2
 8005142:	600b      	str	r3, [r1, #0]
 8005144:	e015      	b.n	8005172 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005146:	4b26      	ldr	r3, [pc, #152]	; (80051e0 <HAL_RCC_OscConfig+0x270>)
 8005148:	2200      	movs	r2, #0
 800514a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800514c:	f7fc ff04 	bl	8001f58 <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005154:	f7fc ff00 	bl	8001f58 <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b02      	cmp	r3, #2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e17a      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005166:	4b1d      	ldr	r3, [pc, #116]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0302 	and.w	r3, r3, #2
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1f0      	bne.n	8005154 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0308 	and.w	r3, r3, #8
 800517a:	2b00      	cmp	r3, #0
 800517c:	d03a      	beq.n	80051f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d019      	beq.n	80051ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005186:	4b17      	ldr	r3, [pc, #92]	; (80051e4 <HAL_RCC_OscConfig+0x274>)
 8005188:	2201      	movs	r2, #1
 800518a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800518c:	f7fc fee4 	bl	8001f58 <HAL_GetTick>
 8005190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005192:	e008      	b.n	80051a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005194:	f7fc fee0 	bl	8001f58 <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d901      	bls.n	80051a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e15a      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051a6:	4b0d      	ldr	r3, [pc, #52]	; (80051dc <HAL_RCC_OscConfig+0x26c>)
 80051a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051aa:	f003 0302 	and.w	r3, r3, #2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d0f0      	beq.n	8005194 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80051b2:	2001      	movs	r0, #1
 80051b4:	f000 fab8 	bl	8005728 <RCC_Delay>
 80051b8:	e01c      	b.n	80051f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051ba:	4b0a      	ldr	r3, [pc, #40]	; (80051e4 <HAL_RCC_OscConfig+0x274>)
 80051bc:	2200      	movs	r2, #0
 80051be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051c0:	f7fc feca 	bl	8001f58 <HAL_GetTick>
 80051c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051c6:	e00f      	b.n	80051e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051c8:	f7fc fec6 	bl	8001f58 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d908      	bls.n	80051e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e140      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
 80051da:	bf00      	nop
 80051dc:	40021000 	.word	0x40021000
 80051e0:	42420000 	.word	0x42420000
 80051e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051e8:	4b9e      	ldr	r3, [pc, #632]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80051ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ec:	f003 0302 	and.w	r3, r3, #2
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1e9      	bne.n	80051c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0304 	and.w	r3, r3, #4
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f000 80a6 	beq.w	800534e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005202:	2300      	movs	r3, #0
 8005204:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005206:	4b97      	ldr	r3, [pc, #604]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10d      	bne.n	800522e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005212:	4b94      	ldr	r3, [pc, #592]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005214:	69db      	ldr	r3, [r3, #28]
 8005216:	4a93      	ldr	r2, [pc, #588]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800521c:	61d3      	str	r3, [r2, #28]
 800521e:	4b91      	ldr	r3, [pc, #580]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005220:	69db      	ldr	r3, [r3, #28]
 8005222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005226:	60bb      	str	r3, [r7, #8]
 8005228:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800522a:	2301      	movs	r3, #1
 800522c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800522e:	4b8e      	ldr	r3, [pc, #568]	; (8005468 <HAL_RCC_OscConfig+0x4f8>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005236:	2b00      	cmp	r3, #0
 8005238:	d118      	bne.n	800526c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800523a:	4b8b      	ldr	r3, [pc, #556]	; (8005468 <HAL_RCC_OscConfig+0x4f8>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a8a      	ldr	r2, [pc, #552]	; (8005468 <HAL_RCC_OscConfig+0x4f8>)
 8005240:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005244:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005246:	f7fc fe87 	bl	8001f58 <HAL_GetTick>
 800524a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800524c:	e008      	b.n	8005260 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800524e:	f7fc fe83 	bl	8001f58 <HAL_GetTick>
 8005252:	4602      	mov	r2, r0
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	2b64      	cmp	r3, #100	; 0x64
 800525a:	d901      	bls.n	8005260 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e0fd      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005260:	4b81      	ldr	r3, [pc, #516]	; (8005468 <HAL_RCC_OscConfig+0x4f8>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005268:	2b00      	cmp	r3, #0
 800526a:	d0f0      	beq.n	800524e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d106      	bne.n	8005282 <HAL_RCC_OscConfig+0x312>
 8005274:	4b7b      	ldr	r3, [pc, #492]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	4a7a      	ldr	r2, [pc, #488]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 800527a:	f043 0301 	orr.w	r3, r3, #1
 800527e:	6213      	str	r3, [r2, #32]
 8005280:	e02d      	b.n	80052de <HAL_RCC_OscConfig+0x36e>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10c      	bne.n	80052a4 <HAL_RCC_OscConfig+0x334>
 800528a:	4b76      	ldr	r3, [pc, #472]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	4a75      	ldr	r2, [pc, #468]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005290:	f023 0301 	bic.w	r3, r3, #1
 8005294:	6213      	str	r3, [r2, #32]
 8005296:	4b73      	ldr	r3, [pc, #460]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005298:	6a1b      	ldr	r3, [r3, #32]
 800529a:	4a72      	ldr	r2, [pc, #456]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 800529c:	f023 0304 	bic.w	r3, r3, #4
 80052a0:	6213      	str	r3, [r2, #32]
 80052a2:	e01c      	b.n	80052de <HAL_RCC_OscConfig+0x36e>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	2b05      	cmp	r3, #5
 80052aa:	d10c      	bne.n	80052c6 <HAL_RCC_OscConfig+0x356>
 80052ac:	4b6d      	ldr	r3, [pc, #436]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	4a6c      	ldr	r2, [pc, #432]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80052b2:	f043 0304 	orr.w	r3, r3, #4
 80052b6:	6213      	str	r3, [r2, #32]
 80052b8:	4b6a      	ldr	r3, [pc, #424]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80052ba:	6a1b      	ldr	r3, [r3, #32]
 80052bc:	4a69      	ldr	r2, [pc, #420]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80052be:	f043 0301 	orr.w	r3, r3, #1
 80052c2:	6213      	str	r3, [r2, #32]
 80052c4:	e00b      	b.n	80052de <HAL_RCC_OscConfig+0x36e>
 80052c6:	4b67      	ldr	r3, [pc, #412]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80052c8:	6a1b      	ldr	r3, [r3, #32]
 80052ca:	4a66      	ldr	r2, [pc, #408]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80052cc:	f023 0301 	bic.w	r3, r3, #1
 80052d0:	6213      	str	r3, [r2, #32]
 80052d2:	4b64      	ldr	r3, [pc, #400]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80052d4:	6a1b      	ldr	r3, [r3, #32]
 80052d6:	4a63      	ldr	r2, [pc, #396]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80052d8:	f023 0304 	bic.w	r3, r3, #4
 80052dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d015      	beq.n	8005312 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052e6:	f7fc fe37 	bl	8001f58 <HAL_GetTick>
 80052ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052ec:	e00a      	b.n	8005304 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ee:	f7fc fe33 	bl	8001f58 <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d901      	bls.n	8005304 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e0ab      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005304:	4b57      	ldr	r3, [pc, #348]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005306:	6a1b      	ldr	r3, [r3, #32]
 8005308:	f003 0302 	and.w	r3, r3, #2
 800530c:	2b00      	cmp	r3, #0
 800530e:	d0ee      	beq.n	80052ee <HAL_RCC_OscConfig+0x37e>
 8005310:	e014      	b.n	800533c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005312:	f7fc fe21 	bl	8001f58 <HAL_GetTick>
 8005316:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005318:	e00a      	b.n	8005330 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800531a:	f7fc fe1d 	bl	8001f58 <HAL_GetTick>
 800531e:	4602      	mov	r2, r0
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	f241 3288 	movw	r2, #5000	; 0x1388
 8005328:	4293      	cmp	r3, r2
 800532a:	d901      	bls.n	8005330 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e095      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005330:	4b4c      	ldr	r3, [pc, #304]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005332:	6a1b      	ldr	r3, [r3, #32]
 8005334:	f003 0302 	and.w	r3, r3, #2
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1ee      	bne.n	800531a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800533c:	7dfb      	ldrb	r3, [r7, #23]
 800533e:	2b01      	cmp	r3, #1
 8005340:	d105      	bne.n	800534e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005342:	4b48      	ldr	r3, [pc, #288]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005344:	69db      	ldr	r3, [r3, #28]
 8005346:	4a47      	ldr	r2, [pc, #284]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005348:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800534c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	69db      	ldr	r3, [r3, #28]
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 8081 	beq.w	800545a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005358:	4b42      	ldr	r3, [pc, #264]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f003 030c 	and.w	r3, r3, #12
 8005360:	2b08      	cmp	r3, #8
 8005362:	d061      	beq.n	8005428 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	69db      	ldr	r3, [r3, #28]
 8005368:	2b02      	cmp	r3, #2
 800536a:	d146      	bne.n	80053fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800536c:	4b3f      	ldr	r3, [pc, #252]	; (800546c <HAL_RCC_OscConfig+0x4fc>)
 800536e:	2200      	movs	r2, #0
 8005370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005372:	f7fc fdf1 	bl	8001f58 <HAL_GetTick>
 8005376:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005378:	e008      	b.n	800538c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800537a:	f7fc fded 	bl	8001f58 <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	2b02      	cmp	r3, #2
 8005386:	d901      	bls.n	800538c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005388:	2303      	movs	r3, #3
 800538a:	e067      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800538c:	4b35      	ldr	r3, [pc, #212]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1f0      	bne.n	800537a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a1b      	ldr	r3, [r3, #32]
 800539c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053a0:	d108      	bne.n	80053b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80053a2:	4b30      	ldr	r3, [pc, #192]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	492d      	ldr	r1, [pc, #180]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053b4:	4b2b      	ldr	r3, [pc, #172]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a19      	ldr	r1, [r3, #32]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c4:	430b      	orrs	r3, r1
 80053c6:	4927      	ldr	r1, [pc, #156]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053cc:	4b27      	ldr	r3, [pc, #156]	; (800546c <HAL_RCC_OscConfig+0x4fc>)
 80053ce:	2201      	movs	r2, #1
 80053d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d2:	f7fc fdc1 	bl	8001f58 <HAL_GetTick>
 80053d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80053d8:	e008      	b.n	80053ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053da:	f7fc fdbd 	bl	8001f58 <HAL_GetTick>
 80053de:	4602      	mov	r2, r0
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	1ad3      	subs	r3, r2, r3
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d901      	bls.n	80053ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e037      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80053ec:	4b1d      	ldr	r3, [pc, #116]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d0f0      	beq.n	80053da <HAL_RCC_OscConfig+0x46a>
 80053f8:	e02f      	b.n	800545a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053fa:	4b1c      	ldr	r3, [pc, #112]	; (800546c <HAL_RCC_OscConfig+0x4fc>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005400:	f7fc fdaa 	bl	8001f58 <HAL_GetTick>
 8005404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005406:	e008      	b.n	800541a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005408:	f7fc fda6 	bl	8001f58 <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	2b02      	cmp	r3, #2
 8005414:	d901      	bls.n	800541a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e020      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800541a:	4b12      	ldr	r3, [pc, #72]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1f0      	bne.n	8005408 <HAL_RCC_OscConfig+0x498>
 8005426:	e018      	b.n	800545a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	69db      	ldr	r3, [r3, #28]
 800542c:	2b01      	cmp	r3, #1
 800542e:	d101      	bne.n	8005434 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e013      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005434:	4b0b      	ldr	r3, [pc, #44]	; (8005464 <HAL_RCC_OscConfig+0x4f4>)
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6a1b      	ldr	r3, [r3, #32]
 8005444:	429a      	cmp	r2, r3
 8005446:	d106      	bne.n	8005456 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005452:	429a      	cmp	r2, r3
 8005454:	d001      	beq.n	800545a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3718      	adds	r7, #24
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	40021000 	.word	0x40021000
 8005468:	40007000 	.word	0x40007000
 800546c:	42420060 	.word	0x42420060

08005470 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d101      	bne.n	8005484 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e0d0      	b.n	8005626 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005484:	4b6a      	ldr	r3, [pc, #424]	; (8005630 <HAL_RCC_ClockConfig+0x1c0>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 0307 	and.w	r3, r3, #7
 800548c:	683a      	ldr	r2, [r7, #0]
 800548e:	429a      	cmp	r2, r3
 8005490:	d910      	bls.n	80054b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005492:	4b67      	ldr	r3, [pc, #412]	; (8005630 <HAL_RCC_ClockConfig+0x1c0>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f023 0207 	bic.w	r2, r3, #7
 800549a:	4965      	ldr	r1, [pc, #404]	; (8005630 <HAL_RCC_ClockConfig+0x1c0>)
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	4313      	orrs	r3, r2
 80054a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054a2:	4b63      	ldr	r3, [pc, #396]	; (8005630 <HAL_RCC_ClockConfig+0x1c0>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0307 	and.w	r3, r3, #7
 80054aa:	683a      	ldr	r2, [r7, #0]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d001      	beq.n	80054b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e0b8      	b.n	8005626 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0302 	and.w	r3, r3, #2
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d020      	beq.n	8005502 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0304 	and.w	r3, r3, #4
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d005      	beq.n	80054d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054cc:	4b59      	ldr	r3, [pc, #356]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	4a58      	ldr	r2, [pc, #352]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 80054d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80054d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0308 	and.w	r3, r3, #8
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d005      	beq.n	80054f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054e4:	4b53      	ldr	r3, [pc, #332]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	4a52      	ldr	r2, [pc, #328]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 80054ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80054ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054f0:	4b50      	ldr	r3, [pc, #320]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	494d      	ldr	r1, [pc, #308]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 80054fe:	4313      	orrs	r3, r2
 8005500:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d040      	beq.n	8005590 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	2b01      	cmp	r3, #1
 8005514:	d107      	bne.n	8005526 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005516:	4b47      	ldr	r3, [pc, #284]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d115      	bne.n	800554e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e07f      	b.n	8005626 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	2b02      	cmp	r3, #2
 800552c:	d107      	bne.n	800553e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800552e:	4b41      	ldr	r3, [pc, #260]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d109      	bne.n	800554e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e073      	b.n	8005626 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800553e:	4b3d      	ldr	r3, [pc, #244]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b00      	cmp	r3, #0
 8005548:	d101      	bne.n	800554e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e06b      	b.n	8005626 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800554e:	4b39      	ldr	r3, [pc, #228]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	f023 0203 	bic.w	r2, r3, #3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	4936      	ldr	r1, [pc, #216]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 800555c:	4313      	orrs	r3, r2
 800555e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005560:	f7fc fcfa 	bl	8001f58 <HAL_GetTick>
 8005564:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005566:	e00a      	b.n	800557e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005568:	f7fc fcf6 	bl	8001f58 <HAL_GetTick>
 800556c:	4602      	mov	r2, r0
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	1ad3      	subs	r3, r2, r3
 8005572:	f241 3288 	movw	r2, #5000	; 0x1388
 8005576:	4293      	cmp	r3, r2
 8005578:	d901      	bls.n	800557e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e053      	b.n	8005626 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800557e:	4b2d      	ldr	r3, [pc, #180]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f003 020c 	and.w	r2, r3, #12
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	429a      	cmp	r2, r3
 800558e:	d1eb      	bne.n	8005568 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005590:	4b27      	ldr	r3, [pc, #156]	; (8005630 <HAL_RCC_ClockConfig+0x1c0>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0307 	and.w	r3, r3, #7
 8005598:	683a      	ldr	r2, [r7, #0]
 800559a:	429a      	cmp	r2, r3
 800559c:	d210      	bcs.n	80055c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800559e:	4b24      	ldr	r3, [pc, #144]	; (8005630 <HAL_RCC_ClockConfig+0x1c0>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f023 0207 	bic.w	r2, r3, #7
 80055a6:	4922      	ldr	r1, [pc, #136]	; (8005630 <HAL_RCC_ClockConfig+0x1c0>)
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ae:	4b20      	ldr	r3, [pc, #128]	; (8005630 <HAL_RCC_ClockConfig+0x1c0>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0307 	and.w	r3, r3, #7
 80055b6:	683a      	ldr	r2, [r7, #0]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d001      	beq.n	80055c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e032      	b.n	8005626 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 0304 	and.w	r3, r3, #4
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d008      	beq.n	80055de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055cc:	4b19      	ldr	r3, [pc, #100]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	4916      	ldr	r1, [pc, #88]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0308 	and.w	r3, r3, #8
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d009      	beq.n	80055fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80055ea:	4b12      	ldr	r3, [pc, #72]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	00db      	lsls	r3, r3, #3
 80055f8:	490e      	ldr	r1, [pc, #56]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 80055fa:	4313      	orrs	r3, r2
 80055fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055fe:	f000 f821 	bl	8005644 <HAL_RCC_GetSysClockFreq>
 8005602:	4602      	mov	r2, r0
 8005604:	4b0b      	ldr	r3, [pc, #44]	; (8005634 <HAL_RCC_ClockConfig+0x1c4>)
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	091b      	lsrs	r3, r3, #4
 800560a:	f003 030f 	and.w	r3, r3, #15
 800560e:	490a      	ldr	r1, [pc, #40]	; (8005638 <HAL_RCC_ClockConfig+0x1c8>)
 8005610:	5ccb      	ldrb	r3, [r1, r3]
 8005612:	fa22 f303 	lsr.w	r3, r2, r3
 8005616:	4a09      	ldr	r2, [pc, #36]	; (800563c <HAL_RCC_ClockConfig+0x1cc>)
 8005618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800561a:	4b09      	ldr	r3, [pc, #36]	; (8005640 <HAL_RCC_ClockConfig+0x1d0>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4618      	mov	r0, r3
 8005620:	f7fc fc58 	bl	8001ed4 <HAL_InitTick>

  return HAL_OK;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	40022000 	.word	0x40022000
 8005634:	40021000 	.word	0x40021000
 8005638:	08006afc 	.word	0x08006afc
 800563c:	20000044 	.word	0x20000044
 8005640:	20000048 	.word	0x20000048

08005644 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005644:	b480      	push	{r7}
 8005646:	b087      	sub	sp, #28
 8005648:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800564a:	2300      	movs	r3, #0
 800564c:	60fb      	str	r3, [r7, #12]
 800564e:	2300      	movs	r3, #0
 8005650:	60bb      	str	r3, [r7, #8]
 8005652:	2300      	movs	r3, #0
 8005654:	617b      	str	r3, [r7, #20]
 8005656:	2300      	movs	r3, #0
 8005658:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800565a:	2300      	movs	r3, #0
 800565c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800565e:	4b1e      	ldr	r3, [pc, #120]	; (80056d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f003 030c 	and.w	r3, r3, #12
 800566a:	2b04      	cmp	r3, #4
 800566c:	d002      	beq.n	8005674 <HAL_RCC_GetSysClockFreq+0x30>
 800566e:	2b08      	cmp	r3, #8
 8005670:	d003      	beq.n	800567a <HAL_RCC_GetSysClockFreq+0x36>
 8005672:	e027      	b.n	80056c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005674:	4b19      	ldr	r3, [pc, #100]	; (80056dc <HAL_RCC_GetSysClockFreq+0x98>)
 8005676:	613b      	str	r3, [r7, #16]
      break;
 8005678:	e027      	b.n	80056ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	0c9b      	lsrs	r3, r3, #18
 800567e:	f003 030f 	and.w	r3, r3, #15
 8005682:	4a17      	ldr	r2, [pc, #92]	; (80056e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005684:	5cd3      	ldrb	r3, [r2, r3]
 8005686:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800568e:	2b00      	cmp	r3, #0
 8005690:	d010      	beq.n	80056b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005692:	4b11      	ldr	r3, [pc, #68]	; (80056d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	0c5b      	lsrs	r3, r3, #17
 8005698:	f003 0301 	and.w	r3, r3, #1
 800569c:	4a11      	ldr	r2, [pc, #68]	; (80056e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800569e:	5cd3      	ldrb	r3, [r2, r3]
 80056a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a0d      	ldr	r2, [pc, #52]	; (80056dc <HAL_RCC_GetSysClockFreq+0x98>)
 80056a6:	fb02 f203 	mul.w	r2, r2, r3
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80056b0:	617b      	str	r3, [r7, #20]
 80056b2:	e004      	b.n	80056be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a0c      	ldr	r2, [pc, #48]	; (80056e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80056b8:	fb02 f303 	mul.w	r3, r2, r3
 80056bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	613b      	str	r3, [r7, #16]
      break;
 80056c2:	e002      	b.n	80056ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80056c4:	4b05      	ldr	r3, [pc, #20]	; (80056dc <HAL_RCC_GetSysClockFreq+0x98>)
 80056c6:	613b      	str	r3, [r7, #16]
      break;
 80056c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056ca:	693b      	ldr	r3, [r7, #16]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	371c      	adds	r7, #28
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bc80      	pop	{r7}
 80056d4:	4770      	bx	lr
 80056d6:	bf00      	nop
 80056d8:	40021000 	.word	0x40021000
 80056dc:	007a1200 	.word	0x007a1200
 80056e0:	08006b14 	.word	0x08006b14
 80056e4:	08006b24 	.word	0x08006b24
 80056e8:	003d0900 	.word	0x003d0900

080056ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056ec:	b480      	push	{r7}
 80056ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056f0:	4b02      	ldr	r3, [pc, #8]	; (80056fc <HAL_RCC_GetHCLKFreq+0x10>)
 80056f2:	681b      	ldr	r3, [r3, #0]
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bc80      	pop	{r7}
 80056fa:	4770      	bx	lr
 80056fc:	20000044 	.word	0x20000044

08005700 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005704:	f7ff fff2 	bl	80056ec <HAL_RCC_GetHCLKFreq>
 8005708:	4602      	mov	r2, r0
 800570a:	4b05      	ldr	r3, [pc, #20]	; (8005720 <HAL_RCC_GetPCLK1Freq+0x20>)
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	0a1b      	lsrs	r3, r3, #8
 8005710:	f003 0307 	and.w	r3, r3, #7
 8005714:	4903      	ldr	r1, [pc, #12]	; (8005724 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005716:	5ccb      	ldrb	r3, [r1, r3]
 8005718:	fa22 f303 	lsr.w	r3, r2, r3
}
 800571c:	4618      	mov	r0, r3
 800571e:	bd80      	pop	{r7, pc}
 8005720:	40021000 	.word	0x40021000
 8005724:	08006b0c 	.word	0x08006b0c

08005728 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005730:	4b0a      	ldr	r3, [pc, #40]	; (800575c <RCC_Delay+0x34>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a0a      	ldr	r2, [pc, #40]	; (8005760 <RCC_Delay+0x38>)
 8005736:	fba2 2303 	umull	r2, r3, r2, r3
 800573a:	0a5b      	lsrs	r3, r3, #9
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	fb02 f303 	mul.w	r3, r2, r3
 8005742:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005744:	bf00      	nop
  }
  while (Delay --);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	1e5a      	subs	r2, r3, #1
 800574a:	60fa      	str	r2, [r7, #12]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d1f9      	bne.n	8005744 <RCC_Delay+0x1c>
}
 8005750:	bf00      	nop
 8005752:	bf00      	nop
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	bc80      	pop	{r7}
 800575a:	4770      	bx	lr
 800575c:	20000044 	.word	0x20000044
 8005760:	10624dd3 	.word	0x10624dd3

08005764 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800576c:	2300      	movs	r3, #0
 800576e:	613b      	str	r3, [r7, #16]
 8005770:	2300      	movs	r3, #0
 8005772:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	d07d      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005780:	2300      	movs	r3, #0
 8005782:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005784:	4b4f      	ldr	r3, [pc, #316]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005786:	69db      	ldr	r3, [r3, #28]
 8005788:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10d      	bne.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005790:	4b4c      	ldr	r3, [pc, #304]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005792:	69db      	ldr	r3, [r3, #28]
 8005794:	4a4b      	ldr	r2, [pc, #300]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800579a:	61d3      	str	r3, [r2, #28]
 800579c:	4b49      	ldr	r3, [pc, #292]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800579e:	69db      	ldr	r3, [r3, #28]
 80057a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057a4:	60bb      	str	r3, [r7, #8]
 80057a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057a8:	2301      	movs	r3, #1
 80057aa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ac:	4b46      	ldr	r3, [pc, #280]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d118      	bne.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057b8:	4b43      	ldr	r3, [pc, #268]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a42      	ldr	r2, [pc, #264]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80057be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057c4:	f7fc fbc8 	bl	8001f58 <HAL_GetTick>
 80057c8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ca:	e008      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057cc:	f7fc fbc4 	bl	8001f58 <HAL_GetTick>
 80057d0:	4602      	mov	r2, r0
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	2b64      	cmp	r3, #100	; 0x64
 80057d8:	d901      	bls.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e06d      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057de:	4b3a      	ldr	r3, [pc, #232]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d0f0      	beq.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80057ea:	4b36      	ldr	r3, [pc, #216]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057ec:	6a1b      	ldr	r3, [r3, #32]
 80057ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057f2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d02e      	beq.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005802:	68fa      	ldr	r2, [r7, #12]
 8005804:	429a      	cmp	r2, r3
 8005806:	d027      	beq.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005808:	4b2e      	ldr	r3, [pc, #184]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800580a:	6a1b      	ldr	r3, [r3, #32]
 800580c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005810:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005812:	4b2e      	ldr	r3, [pc, #184]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005814:	2201      	movs	r2, #1
 8005816:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005818:	4b2c      	ldr	r3, [pc, #176]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800581a:	2200      	movs	r2, #0
 800581c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800581e:	4a29      	ldr	r2, [pc, #164]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b00      	cmp	r3, #0
 800582c:	d014      	beq.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800582e:	f7fc fb93 	bl	8001f58 <HAL_GetTick>
 8005832:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005834:	e00a      	b.n	800584c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005836:	f7fc fb8f 	bl	8001f58 <HAL_GetTick>
 800583a:	4602      	mov	r2, r0
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	1ad3      	subs	r3, r2, r3
 8005840:	f241 3288 	movw	r2, #5000	; 0x1388
 8005844:	4293      	cmp	r3, r2
 8005846:	d901      	bls.n	800584c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005848:	2303      	movs	r3, #3
 800584a:	e036      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800584c:	4b1d      	ldr	r3, [pc, #116]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800584e:	6a1b      	ldr	r3, [r3, #32]
 8005850:	f003 0302 	and.w	r3, r3, #2
 8005854:	2b00      	cmp	r3, #0
 8005856:	d0ee      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005858:	4b1a      	ldr	r3, [pc, #104]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800585a:	6a1b      	ldr	r3, [r3, #32]
 800585c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	4917      	ldr	r1, [pc, #92]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005866:	4313      	orrs	r3, r2
 8005868:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800586a:	7dfb      	ldrb	r3, [r7, #23]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d105      	bne.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005870:	4b14      	ldr	r3, [pc, #80]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	4a13      	ldr	r2, [pc, #76]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005876:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800587a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 0302 	and.w	r3, r3, #2
 8005884:	2b00      	cmp	r3, #0
 8005886:	d008      	beq.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005888:	4b0e      	ldr	r3, [pc, #56]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	490b      	ldr	r1, [pc, #44]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005896:	4313      	orrs	r3, r2
 8005898:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0310 	and.w	r3, r3, #16
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d008      	beq.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80058a6:	4b07      	ldr	r3, [pc, #28]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	4904      	ldr	r1, [pc, #16]	; (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3718      	adds	r7, #24
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	40021000 	.word	0x40021000
 80058c8:	40007000 	.word	0x40007000
 80058cc:	42420440 	.word	0x42420440

080058d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b082      	sub	sp, #8
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d101      	bne.n	80058e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e041      	b.n	8005966 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d106      	bne.n	80058fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f7fc fa00 	bl	8001cfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2202      	movs	r2, #2
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	3304      	adds	r3, #4
 800590c:	4619      	mov	r1, r3
 800590e:	4610      	mov	r0, r2
 8005910:	f000 fa12 	bl	8005d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005964:	2300      	movs	r3, #0
}
 8005966:	4618      	mov	r0, r3
 8005968:	3708      	adds	r7, #8
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}

0800596e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800596e:	b580      	push	{r7, lr}
 8005970:	b084      	sub	sp, #16
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	691b      	ldr	r3, [r3, #16]
 8005984:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	f003 0302 	and.w	r3, r3, #2
 800598c:	2b00      	cmp	r3, #0
 800598e:	d020      	beq.n	80059d2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f003 0302 	and.w	r3, r3, #2
 8005996:	2b00      	cmp	r3, #0
 8005998:	d01b      	beq.n	80059d2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f06f 0202 	mvn.w	r2, #2
 80059a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	f003 0303 	and.w	r3, r3, #3
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d003      	beq.n	80059c0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 f9a1 	bl	8005d00 <HAL_TIM_IC_CaptureCallback>
 80059be:	e005      	b.n	80059cc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f994 	bl	8005cee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f9a3 	bl	8005d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	f003 0304 	and.w	r3, r3, #4
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d020      	beq.n	8005a1e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f003 0304 	and.w	r3, r3, #4
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d01b      	beq.n	8005a1e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f06f 0204 	mvn.w	r2, #4
 80059ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2202      	movs	r2, #2
 80059f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	699b      	ldr	r3, [r3, #24]
 80059fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d003      	beq.n	8005a0c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f000 f97b 	bl	8005d00 <HAL_TIM_IC_CaptureCallback>
 8005a0a:	e005      	b.n	8005a18 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f000 f96e 	bl	8005cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f97d 	bl	8005d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	f003 0308 	and.w	r3, r3, #8
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d020      	beq.n	8005a6a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f003 0308 	and.w	r3, r3, #8
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d01b      	beq.n	8005a6a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f06f 0208 	mvn.w	r2, #8
 8005a3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2204      	movs	r2, #4
 8005a40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	69db      	ldr	r3, [r3, #28]
 8005a48:	f003 0303 	and.w	r3, r3, #3
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d003      	beq.n	8005a58 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f000 f955 	bl	8005d00 <HAL_TIM_IC_CaptureCallback>
 8005a56:	e005      	b.n	8005a64 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 f948 	bl	8005cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 f957 	bl	8005d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	f003 0310 	and.w	r3, r3, #16
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d020      	beq.n	8005ab6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f003 0310 	and.w	r3, r3, #16
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d01b      	beq.n	8005ab6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f06f 0210 	mvn.w	r2, #16
 8005a86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2208      	movs	r2, #8
 8005a8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	69db      	ldr	r3, [r3, #28]
 8005a94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d003      	beq.n	8005aa4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 f92f 	bl	8005d00 <HAL_TIM_IC_CaptureCallback>
 8005aa2:	e005      	b.n	8005ab0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f922 	bl	8005cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 f931 	bl	8005d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	f003 0301 	and.w	r3, r3, #1
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d00c      	beq.n	8005ada <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d007      	beq.n	8005ada <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f06f 0201 	mvn.w	r2, #1
 8005ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f901 	bl	8005cdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00c      	beq.n	8005afe <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d007      	beq.n	8005afe <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005af6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 fa88 	bl	800600e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00c      	beq.n	8005b22 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d007      	beq.n	8005b22 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 f901 	bl	8005d24 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	f003 0320 	and.w	r3, r3, #32
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d00c      	beq.n	8005b46 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f003 0320 	and.w	r3, r3, #32
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d007      	beq.n	8005b46 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f06f 0220 	mvn.w	r2, #32
 8005b3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 fa5b 	bl	8005ffc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b46:	bf00      	nop
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}

08005b4e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	b084      	sub	sp, #16
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
 8005b56:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d101      	bne.n	8005b6a <HAL_TIM_ConfigClockSource+0x1c>
 8005b66:	2302      	movs	r3, #2
 8005b68:	e0b4      	b.n	8005cd4 <HAL_TIM_ConfigClockSource+0x186>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2202      	movs	r2, #2
 8005b76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005b88:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b90:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	68ba      	ldr	r2, [r7, #8]
 8005b98:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ba2:	d03e      	beq.n	8005c22 <HAL_TIM_ConfigClockSource+0xd4>
 8005ba4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ba8:	f200 8087 	bhi.w	8005cba <HAL_TIM_ConfigClockSource+0x16c>
 8005bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bb0:	f000 8086 	beq.w	8005cc0 <HAL_TIM_ConfigClockSource+0x172>
 8005bb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bb8:	d87f      	bhi.n	8005cba <HAL_TIM_ConfigClockSource+0x16c>
 8005bba:	2b70      	cmp	r3, #112	; 0x70
 8005bbc:	d01a      	beq.n	8005bf4 <HAL_TIM_ConfigClockSource+0xa6>
 8005bbe:	2b70      	cmp	r3, #112	; 0x70
 8005bc0:	d87b      	bhi.n	8005cba <HAL_TIM_ConfigClockSource+0x16c>
 8005bc2:	2b60      	cmp	r3, #96	; 0x60
 8005bc4:	d050      	beq.n	8005c68 <HAL_TIM_ConfigClockSource+0x11a>
 8005bc6:	2b60      	cmp	r3, #96	; 0x60
 8005bc8:	d877      	bhi.n	8005cba <HAL_TIM_ConfigClockSource+0x16c>
 8005bca:	2b50      	cmp	r3, #80	; 0x50
 8005bcc:	d03c      	beq.n	8005c48 <HAL_TIM_ConfigClockSource+0xfa>
 8005bce:	2b50      	cmp	r3, #80	; 0x50
 8005bd0:	d873      	bhi.n	8005cba <HAL_TIM_ConfigClockSource+0x16c>
 8005bd2:	2b40      	cmp	r3, #64	; 0x40
 8005bd4:	d058      	beq.n	8005c88 <HAL_TIM_ConfigClockSource+0x13a>
 8005bd6:	2b40      	cmp	r3, #64	; 0x40
 8005bd8:	d86f      	bhi.n	8005cba <HAL_TIM_ConfigClockSource+0x16c>
 8005bda:	2b30      	cmp	r3, #48	; 0x30
 8005bdc:	d064      	beq.n	8005ca8 <HAL_TIM_ConfigClockSource+0x15a>
 8005bde:	2b30      	cmp	r3, #48	; 0x30
 8005be0:	d86b      	bhi.n	8005cba <HAL_TIM_ConfigClockSource+0x16c>
 8005be2:	2b20      	cmp	r3, #32
 8005be4:	d060      	beq.n	8005ca8 <HAL_TIM_ConfigClockSource+0x15a>
 8005be6:	2b20      	cmp	r3, #32
 8005be8:	d867      	bhi.n	8005cba <HAL_TIM_ConfigClockSource+0x16c>
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d05c      	beq.n	8005ca8 <HAL_TIM_ConfigClockSource+0x15a>
 8005bee:	2b10      	cmp	r3, #16
 8005bf0:	d05a      	beq.n	8005ca8 <HAL_TIM_ConfigClockSource+0x15a>
 8005bf2:	e062      	b.n	8005cba <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6818      	ldr	r0, [r3, #0]
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	6899      	ldr	r1, [r3, #8]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	685a      	ldr	r2, [r3, #4]
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	f000 f97d 	bl	8005f02 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c16:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68ba      	ldr	r2, [r7, #8]
 8005c1e:	609a      	str	r2, [r3, #8]
      break;
 8005c20:	e04f      	b.n	8005cc2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6818      	ldr	r0, [r3, #0]
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	6899      	ldr	r1, [r3, #8]
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	f000 f966 	bl	8005f02 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	689a      	ldr	r2, [r3, #8]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c44:	609a      	str	r2, [r3, #8]
      break;
 8005c46:	e03c      	b.n	8005cc2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6818      	ldr	r0, [r3, #0]
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	6859      	ldr	r1, [r3, #4]
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	461a      	mov	r2, r3
 8005c56:	f000 f8dd 	bl	8005e14 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2150      	movs	r1, #80	; 0x50
 8005c60:	4618      	mov	r0, r3
 8005c62:	f000 f934 	bl	8005ece <TIM_ITRx_SetConfig>
      break;
 8005c66:	e02c      	b.n	8005cc2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6818      	ldr	r0, [r3, #0]
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	6859      	ldr	r1, [r3, #4]
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	461a      	mov	r2, r3
 8005c76:	f000 f8fb 	bl	8005e70 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2160      	movs	r1, #96	; 0x60
 8005c80:	4618      	mov	r0, r3
 8005c82:	f000 f924 	bl	8005ece <TIM_ITRx_SetConfig>
      break;
 8005c86:	e01c      	b.n	8005cc2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6818      	ldr	r0, [r3, #0]
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	6859      	ldr	r1, [r3, #4]
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	461a      	mov	r2, r3
 8005c96:	f000 f8bd 	bl	8005e14 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2140      	movs	r1, #64	; 0x40
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f000 f914 	bl	8005ece <TIM_ITRx_SetConfig>
      break;
 8005ca6:	e00c      	b.n	8005cc2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	4610      	mov	r0, r2
 8005cb4:	f000 f90b 	bl	8005ece <TIM_ITRx_SetConfig>
      break;
 8005cb8:	e003      	b.n	8005cc2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	73fb      	strb	r3, [r7, #15]
      break;
 8005cbe:	e000      	b.n	8005cc2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cc0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3710      	adds	r7, #16
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bc80      	pop	{r7}
 8005cec:	4770      	bx	lr

08005cee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cee:	b480      	push	{r7}
 8005cf0:	b083      	sub	sp, #12
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005cf6:	bf00      	nop
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bc80      	pop	{r7}
 8005cfe:	4770      	bx	lr

08005d00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bc80      	pop	{r7}
 8005d10:	4770      	bx	lr

08005d12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d12:	b480      	push	{r7}
 8005d14:	b083      	sub	sp, #12
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d1a:	bf00      	nop
 8005d1c:	370c      	adds	r7, #12
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bc80      	pop	{r7}
 8005d22:	4770      	bx	lr

08005d24 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bc80      	pop	{r7}
 8005d34:	4770      	bx	lr
	...

08005d38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a2f      	ldr	r2, [pc, #188]	; (8005e08 <TIM_Base_SetConfig+0xd0>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d00b      	beq.n	8005d68 <TIM_Base_SetConfig+0x30>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d56:	d007      	beq.n	8005d68 <TIM_Base_SetConfig+0x30>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a2c      	ldr	r2, [pc, #176]	; (8005e0c <TIM_Base_SetConfig+0xd4>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d003      	beq.n	8005d68 <TIM_Base_SetConfig+0x30>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a2b      	ldr	r2, [pc, #172]	; (8005e10 <TIM_Base_SetConfig+0xd8>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d108      	bne.n	8005d7a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	68fa      	ldr	r2, [r7, #12]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a22      	ldr	r2, [pc, #136]	; (8005e08 <TIM_Base_SetConfig+0xd0>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d00b      	beq.n	8005d9a <TIM_Base_SetConfig+0x62>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d88:	d007      	beq.n	8005d9a <TIM_Base_SetConfig+0x62>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a1f      	ldr	r2, [pc, #124]	; (8005e0c <TIM_Base_SetConfig+0xd4>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d003      	beq.n	8005d9a <TIM_Base_SetConfig+0x62>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a1e      	ldr	r2, [pc, #120]	; (8005e10 <TIM_Base_SetConfig+0xd8>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d108      	bne.n	8005dac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005da0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a0d      	ldr	r2, [pc, #52]	; (8005e08 <TIM_Base_SetConfig+0xd0>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d103      	bne.n	8005de0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	691a      	ldr	r2, [r3, #16]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d005      	beq.n	8005dfe <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	691b      	ldr	r3, [r3, #16]
 8005df6:	f023 0201 	bic.w	r2, r3, #1
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	611a      	str	r2, [r3, #16]
  }
}
 8005dfe:	bf00      	nop
 8005e00:	3714      	adds	r7, #20
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bc80      	pop	{r7}
 8005e06:	4770      	bx	lr
 8005e08:	40012c00 	.word	0x40012c00
 8005e0c:	40000400 	.word	0x40000400
 8005e10:	40000800 	.word	0x40000800

08005e14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6a1b      	ldr	r3, [r3, #32]
 8005e24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	f023 0201 	bic.w	r2, r3, #1
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	699b      	ldr	r3, [r3, #24]
 8005e36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	011b      	lsls	r3, r3, #4
 8005e44:	693a      	ldr	r2, [r7, #16]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	f023 030a 	bic.w	r3, r3, #10
 8005e50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e52:	697a      	ldr	r2, [r7, #20]
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	621a      	str	r2, [r3, #32]
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bc80      	pop	{r7}
 8005e6e:	4770      	bx	lr

08005e70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b087      	sub	sp, #28
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6a1b      	ldr	r3, [r3, #32]
 8005e80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	f023 0210 	bic.w	r2, r3, #16
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	699b      	ldr	r3, [r3, #24]
 8005e92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	031b      	lsls	r3, r3, #12
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005eac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	011b      	lsls	r3, r3, #4
 8005eb2:	697a      	ldr	r2, [r7, #20]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	693a      	ldr	r2, [r7, #16]
 8005ebc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	697a      	ldr	r2, [r7, #20]
 8005ec2:	621a      	str	r2, [r3, #32]
}
 8005ec4:	bf00      	nop
 8005ec6:	371c      	adds	r7, #28
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bc80      	pop	{r7}
 8005ecc:	4770      	bx	lr

08005ece <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b085      	sub	sp, #20
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
 8005ed6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ee4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ee6:	683a      	ldr	r2, [r7, #0]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	f043 0307 	orr.w	r3, r3, #7
 8005ef0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	609a      	str	r2, [r3, #8]
}
 8005ef8:	bf00      	nop
 8005efa:	3714      	adds	r7, #20
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bc80      	pop	{r7}
 8005f00:	4770      	bx	lr

08005f02 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f02:	b480      	push	{r7}
 8005f04:	b087      	sub	sp, #28
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	60f8      	str	r0, [r7, #12]
 8005f0a:	60b9      	str	r1, [r7, #8]
 8005f0c:	607a      	str	r2, [r7, #4]
 8005f0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f1c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	021a      	lsls	r2, r3, #8
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	431a      	orrs	r2, r3
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	697a      	ldr	r2, [r7, #20]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	609a      	str	r2, [r3, #8]
}
 8005f36:	bf00      	nop
 8005f38:	371c      	adds	r7, #28
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bc80      	pop	{r7}
 8005f3e:	4770      	bx	lr

08005f40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d101      	bne.n	8005f58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f54:	2302      	movs	r3, #2
 8005f56:	e046      	b.n	8005fe6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2202      	movs	r2, #2
 8005f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a16      	ldr	r2, [pc, #88]	; (8005ff0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d00e      	beq.n	8005fba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fa4:	d009      	beq.n	8005fba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a12      	ldr	r2, [pc, #72]	; (8005ff4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d004      	beq.n	8005fba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a10      	ldr	r2, [pc, #64]	; (8005ff8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d10c      	bne.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68ba      	ldr	r2, [r7, #8]
 8005fd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bc80      	pop	{r7}
 8005fee:	4770      	bx	lr
 8005ff0:	40012c00 	.word	0x40012c00
 8005ff4:	40000400 	.word	0x40000400
 8005ff8:	40000800 	.word	0x40000800

08005ffc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006004:	bf00      	nop
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	bc80      	pop	{r7}
 800600c:	4770      	bx	lr

0800600e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800600e:	b480      	push	{r7}
 8006010:	b083      	sub	sp, #12
 8006012:	af00      	add	r7, sp, #0
 8006014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006016:	bf00      	nop
 8006018:	370c      	adds	r7, #12
 800601a:	46bd      	mov	sp, r7
 800601c:	bc80      	pop	{r7}
 800601e:	4770      	bx	lr

08006020 <__errno>:
 8006020:	4b01      	ldr	r3, [pc, #4]	; (8006028 <__errno+0x8>)
 8006022:	6818      	ldr	r0, [r3, #0]
 8006024:	4770      	bx	lr
 8006026:	bf00      	nop
 8006028:	20000050 	.word	0x20000050

0800602c <__libc_init_array>:
 800602c:	b570      	push	{r4, r5, r6, lr}
 800602e:	2600      	movs	r6, #0
 8006030:	4d0c      	ldr	r5, [pc, #48]	; (8006064 <__libc_init_array+0x38>)
 8006032:	4c0d      	ldr	r4, [pc, #52]	; (8006068 <__libc_init_array+0x3c>)
 8006034:	1b64      	subs	r4, r4, r5
 8006036:	10a4      	asrs	r4, r4, #2
 8006038:	42a6      	cmp	r6, r4
 800603a:	d109      	bne.n	8006050 <__libc_init_array+0x24>
 800603c:	f000 fc94 	bl	8006968 <_init>
 8006040:	2600      	movs	r6, #0
 8006042:	4d0a      	ldr	r5, [pc, #40]	; (800606c <__libc_init_array+0x40>)
 8006044:	4c0a      	ldr	r4, [pc, #40]	; (8006070 <__libc_init_array+0x44>)
 8006046:	1b64      	subs	r4, r4, r5
 8006048:	10a4      	asrs	r4, r4, #2
 800604a:	42a6      	cmp	r6, r4
 800604c:	d105      	bne.n	800605a <__libc_init_array+0x2e>
 800604e:	bd70      	pop	{r4, r5, r6, pc}
 8006050:	f855 3b04 	ldr.w	r3, [r5], #4
 8006054:	4798      	blx	r3
 8006056:	3601      	adds	r6, #1
 8006058:	e7ee      	b.n	8006038 <__libc_init_array+0xc>
 800605a:	f855 3b04 	ldr.w	r3, [r5], #4
 800605e:	4798      	blx	r3
 8006060:	3601      	adds	r6, #1
 8006062:	e7f2      	b.n	800604a <__libc_init_array+0x1e>
 8006064:	08006b5c 	.word	0x08006b5c
 8006068:	08006b5c 	.word	0x08006b5c
 800606c:	08006b5c 	.word	0x08006b5c
 8006070:	08006b60 	.word	0x08006b60

08006074 <memset>:
 8006074:	4603      	mov	r3, r0
 8006076:	4402      	add	r2, r0
 8006078:	4293      	cmp	r3, r2
 800607a:	d100      	bne.n	800607e <memset+0xa>
 800607c:	4770      	bx	lr
 800607e:	f803 1b01 	strb.w	r1, [r3], #1
 8006082:	e7f9      	b.n	8006078 <memset+0x4>

08006084 <sniprintf>:
 8006084:	b40c      	push	{r2, r3}
 8006086:	b530      	push	{r4, r5, lr}
 8006088:	4b17      	ldr	r3, [pc, #92]	; (80060e8 <sniprintf+0x64>)
 800608a:	1e0c      	subs	r4, r1, #0
 800608c:	681d      	ldr	r5, [r3, #0]
 800608e:	b09d      	sub	sp, #116	; 0x74
 8006090:	da08      	bge.n	80060a4 <sniprintf+0x20>
 8006092:	238b      	movs	r3, #139	; 0x8b
 8006094:	f04f 30ff 	mov.w	r0, #4294967295
 8006098:	602b      	str	r3, [r5, #0]
 800609a:	b01d      	add	sp, #116	; 0x74
 800609c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060a0:	b002      	add	sp, #8
 80060a2:	4770      	bx	lr
 80060a4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80060a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80060ac:	bf0c      	ite	eq
 80060ae:	4623      	moveq	r3, r4
 80060b0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80060b4:	9304      	str	r3, [sp, #16]
 80060b6:	9307      	str	r3, [sp, #28]
 80060b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80060bc:	9002      	str	r0, [sp, #8]
 80060be:	9006      	str	r0, [sp, #24]
 80060c0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80060c4:	4628      	mov	r0, r5
 80060c6:	ab21      	add	r3, sp, #132	; 0x84
 80060c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80060ca:	a902      	add	r1, sp, #8
 80060cc:	9301      	str	r3, [sp, #4]
 80060ce:	f000 f88d 	bl	80061ec <_svfiprintf_r>
 80060d2:	1c43      	adds	r3, r0, #1
 80060d4:	bfbc      	itt	lt
 80060d6:	238b      	movlt	r3, #139	; 0x8b
 80060d8:	602b      	strlt	r3, [r5, #0]
 80060da:	2c00      	cmp	r4, #0
 80060dc:	d0dd      	beq.n	800609a <sniprintf+0x16>
 80060de:	2200      	movs	r2, #0
 80060e0:	9b02      	ldr	r3, [sp, #8]
 80060e2:	701a      	strb	r2, [r3, #0]
 80060e4:	e7d9      	b.n	800609a <sniprintf+0x16>
 80060e6:	bf00      	nop
 80060e8:	20000050 	.word	0x20000050

080060ec <strncmp>:
 80060ec:	b510      	push	{r4, lr}
 80060ee:	b16a      	cbz	r2, 800610c <strncmp+0x20>
 80060f0:	3901      	subs	r1, #1
 80060f2:	1884      	adds	r4, r0, r2
 80060f4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80060f8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d103      	bne.n	8006108 <strncmp+0x1c>
 8006100:	42a0      	cmp	r0, r4
 8006102:	d001      	beq.n	8006108 <strncmp+0x1c>
 8006104:	2b00      	cmp	r3, #0
 8006106:	d1f5      	bne.n	80060f4 <strncmp+0x8>
 8006108:	1a98      	subs	r0, r3, r2
 800610a:	bd10      	pop	{r4, pc}
 800610c:	4610      	mov	r0, r2
 800610e:	e7fc      	b.n	800610a <strncmp+0x1e>

08006110 <strncpy>:
 8006110:	4603      	mov	r3, r0
 8006112:	b510      	push	{r4, lr}
 8006114:	3901      	subs	r1, #1
 8006116:	b132      	cbz	r2, 8006126 <strncpy+0x16>
 8006118:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800611c:	3a01      	subs	r2, #1
 800611e:	f803 4b01 	strb.w	r4, [r3], #1
 8006122:	2c00      	cmp	r4, #0
 8006124:	d1f7      	bne.n	8006116 <strncpy+0x6>
 8006126:	2100      	movs	r1, #0
 8006128:	441a      	add	r2, r3
 800612a:	4293      	cmp	r3, r2
 800612c:	d100      	bne.n	8006130 <strncpy+0x20>
 800612e:	bd10      	pop	{r4, pc}
 8006130:	f803 1b01 	strb.w	r1, [r3], #1
 8006134:	e7f9      	b.n	800612a <strncpy+0x1a>

08006136 <__ssputs_r>:
 8006136:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800613a:	688e      	ldr	r6, [r1, #8]
 800613c:	4682      	mov	sl, r0
 800613e:	429e      	cmp	r6, r3
 8006140:	460c      	mov	r4, r1
 8006142:	4690      	mov	r8, r2
 8006144:	461f      	mov	r7, r3
 8006146:	d838      	bhi.n	80061ba <__ssputs_r+0x84>
 8006148:	898a      	ldrh	r2, [r1, #12]
 800614a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800614e:	d032      	beq.n	80061b6 <__ssputs_r+0x80>
 8006150:	6825      	ldr	r5, [r4, #0]
 8006152:	6909      	ldr	r1, [r1, #16]
 8006154:	3301      	adds	r3, #1
 8006156:	eba5 0901 	sub.w	r9, r5, r1
 800615a:	6965      	ldr	r5, [r4, #20]
 800615c:	444b      	add	r3, r9
 800615e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006162:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006166:	106d      	asrs	r5, r5, #1
 8006168:	429d      	cmp	r5, r3
 800616a:	bf38      	it	cc
 800616c:	461d      	movcc	r5, r3
 800616e:	0553      	lsls	r3, r2, #21
 8006170:	d531      	bpl.n	80061d6 <__ssputs_r+0xa0>
 8006172:	4629      	mov	r1, r5
 8006174:	f000 fb52 	bl	800681c <_malloc_r>
 8006178:	4606      	mov	r6, r0
 800617a:	b950      	cbnz	r0, 8006192 <__ssputs_r+0x5c>
 800617c:	230c      	movs	r3, #12
 800617e:	f04f 30ff 	mov.w	r0, #4294967295
 8006182:	f8ca 3000 	str.w	r3, [sl]
 8006186:	89a3      	ldrh	r3, [r4, #12]
 8006188:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800618c:	81a3      	strh	r3, [r4, #12]
 800618e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006192:	464a      	mov	r2, r9
 8006194:	6921      	ldr	r1, [r4, #16]
 8006196:	f000 facd 	bl	8006734 <memcpy>
 800619a:	89a3      	ldrh	r3, [r4, #12]
 800619c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80061a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061a4:	81a3      	strh	r3, [r4, #12]
 80061a6:	6126      	str	r6, [r4, #16]
 80061a8:	444e      	add	r6, r9
 80061aa:	6026      	str	r6, [r4, #0]
 80061ac:	463e      	mov	r6, r7
 80061ae:	6165      	str	r5, [r4, #20]
 80061b0:	eba5 0509 	sub.w	r5, r5, r9
 80061b4:	60a5      	str	r5, [r4, #8]
 80061b6:	42be      	cmp	r6, r7
 80061b8:	d900      	bls.n	80061bc <__ssputs_r+0x86>
 80061ba:	463e      	mov	r6, r7
 80061bc:	4632      	mov	r2, r6
 80061be:	4641      	mov	r1, r8
 80061c0:	6820      	ldr	r0, [r4, #0]
 80061c2:	f000 fac5 	bl	8006750 <memmove>
 80061c6:	68a3      	ldr	r3, [r4, #8]
 80061c8:	6822      	ldr	r2, [r4, #0]
 80061ca:	1b9b      	subs	r3, r3, r6
 80061cc:	4432      	add	r2, r6
 80061ce:	2000      	movs	r0, #0
 80061d0:	60a3      	str	r3, [r4, #8]
 80061d2:	6022      	str	r2, [r4, #0]
 80061d4:	e7db      	b.n	800618e <__ssputs_r+0x58>
 80061d6:	462a      	mov	r2, r5
 80061d8:	f000 fb7a 	bl	80068d0 <_realloc_r>
 80061dc:	4606      	mov	r6, r0
 80061de:	2800      	cmp	r0, #0
 80061e0:	d1e1      	bne.n	80061a6 <__ssputs_r+0x70>
 80061e2:	4650      	mov	r0, sl
 80061e4:	6921      	ldr	r1, [r4, #16]
 80061e6:	f000 facd 	bl	8006784 <_free_r>
 80061ea:	e7c7      	b.n	800617c <__ssputs_r+0x46>

080061ec <_svfiprintf_r>:
 80061ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f0:	4698      	mov	r8, r3
 80061f2:	898b      	ldrh	r3, [r1, #12]
 80061f4:	4607      	mov	r7, r0
 80061f6:	061b      	lsls	r3, r3, #24
 80061f8:	460d      	mov	r5, r1
 80061fa:	4614      	mov	r4, r2
 80061fc:	b09d      	sub	sp, #116	; 0x74
 80061fe:	d50e      	bpl.n	800621e <_svfiprintf_r+0x32>
 8006200:	690b      	ldr	r3, [r1, #16]
 8006202:	b963      	cbnz	r3, 800621e <_svfiprintf_r+0x32>
 8006204:	2140      	movs	r1, #64	; 0x40
 8006206:	f000 fb09 	bl	800681c <_malloc_r>
 800620a:	6028      	str	r0, [r5, #0]
 800620c:	6128      	str	r0, [r5, #16]
 800620e:	b920      	cbnz	r0, 800621a <_svfiprintf_r+0x2e>
 8006210:	230c      	movs	r3, #12
 8006212:	603b      	str	r3, [r7, #0]
 8006214:	f04f 30ff 	mov.w	r0, #4294967295
 8006218:	e0d1      	b.n	80063be <_svfiprintf_r+0x1d2>
 800621a:	2340      	movs	r3, #64	; 0x40
 800621c:	616b      	str	r3, [r5, #20]
 800621e:	2300      	movs	r3, #0
 8006220:	9309      	str	r3, [sp, #36]	; 0x24
 8006222:	2320      	movs	r3, #32
 8006224:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006228:	2330      	movs	r3, #48	; 0x30
 800622a:	f04f 0901 	mov.w	r9, #1
 800622e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006232:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80063d8 <_svfiprintf_r+0x1ec>
 8006236:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800623a:	4623      	mov	r3, r4
 800623c:	469a      	mov	sl, r3
 800623e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006242:	b10a      	cbz	r2, 8006248 <_svfiprintf_r+0x5c>
 8006244:	2a25      	cmp	r2, #37	; 0x25
 8006246:	d1f9      	bne.n	800623c <_svfiprintf_r+0x50>
 8006248:	ebba 0b04 	subs.w	fp, sl, r4
 800624c:	d00b      	beq.n	8006266 <_svfiprintf_r+0x7a>
 800624e:	465b      	mov	r3, fp
 8006250:	4622      	mov	r2, r4
 8006252:	4629      	mov	r1, r5
 8006254:	4638      	mov	r0, r7
 8006256:	f7ff ff6e 	bl	8006136 <__ssputs_r>
 800625a:	3001      	adds	r0, #1
 800625c:	f000 80aa 	beq.w	80063b4 <_svfiprintf_r+0x1c8>
 8006260:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006262:	445a      	add	r2, fp
 8006264:	9209      	str	r2, [sp, #36]	; 0x24
 8006266:	f89a 3000 	ldrb.w	r3, [sl]
 800626a:	2b00      	cmp	r3, #0
 800626c:	f000 80a2 	beq.w	80063b4 <_svfiprintf_r+0x1c8>
 8006270:	2300      	movs	r3, #0
 8006272:	f04f 32ff 	mov.w	r2, #4294967295
 8006276:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800627a:	f10a 0a01 	add.w	sl, sl, #1
 800627e:	9304      	str	r3, [sp, #16]
 8006280:	9307      	str	r3, [sp, #28]
 8006282:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006286:	931a      	str	r3, [sp, #104]	; 0x68
 8006288:	4654      	mov	r4, sl
 800628a:	2205      	movs	r2, #5
 800628c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006290:	4851      	ldr	r0, [pc, #324]	; (80063d8 <_svfiprintf_r+0x1ec>)
 8006292:	f000 fa41 	bl	8006718 <memchr>
 8006296:	9a04      	ldr	r2, [sp, #16]
 8006298:	b9d8      	cbnz	r0, 80062d2 <_svfiprintf_r+0xe6>
 800629a:	06d0      	lsls	r0, r2, #27
 800629c:	bf44      	itt	mi
 800629e:	2320      	movmi	r3, #32
 80062a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062a4:	0711      	lsls	r1, r2, #28
 80062a6:	bf44      	itt	mi
 80062a8:	232b      	movmi	r3, #43	; 0x2b
 80062aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062ae:	f89a 3000 	ldrb.w	r3, [sl]
 80062b2:	2b2a      	cmp	r3, #42	; 0x2a
 80062b4:	d015      	beq.n	80062e2 <_svfiprintf_r+0xf6>
 80062b6:	4654      	mov	r4, sl
 80062b8:	2000      	movs	r0, #0
 80062ba:	f04f 0c0a 	mov.w	ip, #10
 80062be:	9a07      	ldr	r2, [sp, #28]
 80062c0:	4621      	mov	r1, r4
 80062c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062c6:	3b30      	subs	r3, #48	; 0x30
 80062c8:	2b09      	cmp	r3, #9
 80062ca:	d94e      	bls.n	800636a <_svfiprintf_r+0x17e>
 80062cc:	b1b0      	cbz	r0, 80062fc <_svfiprintf_r+0x110>
 80062ce:	9207      	str	r2, [sp, #28]
 80062d0:	e014      	b.n	80062fc <_svfiprintf_r+0x110>
 80062d2:	eba0 0308 	sub.w	r3, r0, r8
 80062d6:	fa09 f303 	lsl.w	r3, r9, r3
 80062da:	4313      	orrs	r3, r2
 80062dc:	46a2      	mov	sl, r4
 80062de:	9304      	str	r3, [sp, #16]
 80062e0:	e7d2      	b.n	8006288 <_svfiprintf_r+0x9c>
 80062e2:	9b03      	ldr	r3, [sp, #12]
 80062e4:	1d19      	adds	r1, r3, #4
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	9103      	str	r1, [sp, #12]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	bfbb      	ittet	lt
 80062ee:	425b      	neglt	r3, r3
 80062f0:	f042 0202 	orrlt.w	r2, r2, #2
 80062f4:	9307      	strge	r3, [sp, #28]
 80062f6:	9307      	strlt	r3, [sp, #28]
 80062f8:	bfb8      	it	lt
 80062fa:	9204      	strlt	r2, [sp, #16]
 80062fc:	7823      	ldrb	r3, [r4, #0]
 80062fe:	2b2e      	cmp	r3, #46	; 0x2e
 8006300:	d10c      	bne.n	800631c <_svfiprintf_r+0x130>
 8006302:	7863      	ldrb	r3, [r4, #1]
 8006304:	2b2a      	cmp	r3, #42	; 0x2a
 8006306:	d135      	bne.n	8006374 <_svfiprintf_r+0x188>
 8006308:	9b03      	ldr	r3, [sp, #12]
 800630a:	3402      	adds	r4, #2
 800630c:	1d1a      	adds	r2, r3, #4
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	9203      	str	r2, [sp, #12]
 8006312:	2b00      	cmp	r3, #0
 8006314:	bfb8      	it	lt
 8006316:	f04f 33ff 	movlt.w	r3, #4294967295
 800631a:	9305      	str	r3, [sp, #20]
 800631c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80063e8 <_svfiprintf_r+0x1fc>
 8006320:	2203      	movs	r2, #3
 8006322:	4650      	mov	r0, sl
 8006324:	7821      	ldrb	r1, [r4, #0]
 8006326:	f000 f9f7 	bl	8006718 <memchr>
 800632a:	b140      	cbz	r0, 800633e <_svfiprintf_r+0x152>
 800632c:	2340      	movs	r3, #64	; 0x40
 800632e:	eba0 000a 	sub.w	r0, r0, sl
 8006332:	fa03 f000 	lsl.w	r0, r3, r0
 8006336:	9b04      	ldr	r3, [sp, #16]
 8006338:	3401      	adds	r4, #1
 800633a:	4303      	orrs	r3, r0
 800633c:	9304      	str	r3, [sp, #16]
 800633e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006342:	2206      	movs	r2, #6
 8006344:	4825      	ldr	r0, [pc, #148]	; (80063dc <_svfiprintf_r+0x1f0>)
 8006346:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800634a:	f000 f9e5 	bl	8006718 <memchr>
 800634e:	2800      	cmp	r0, #0
 8006350:	d038      	beq.n	80063c4 <_svfiprintf_r+0x1d8>
 8006352:	4b23      	ldr	r3, [pc, #140]	; (80063e0 <_svfiprintf_r+0x1f4>)
 8006354:	bb1b      	cbnz	r3, 800639e <_svfiprintf_r+0x1b2>
 8006356:	9b03      	ldr	r3, [sp, #12]
 8006358:	3307      	adds	r3, #7
 800635a:	f023 0307 	bic.w	r3, r3, #7
 800635e:	3308      	adds	r3, #8
 8006360:	9303      	str	r3, [sp, #12]
 8006362:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006364:	4433      	add	r3, r6
 8006366:	9309      	str	r3, [sp, #36]	; 0x24
 8006368:	e767      	b.n	800623a <_svfiprintf_r+0x4e>
 800636a:	460c      	mov	r4, r1
 800636c:	2001      	movs	r0, #1
 800636e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006372:	e7a5      	b.n	80062c0 <_svfiprintf_r+0xd4>
 8006374:	2300      	movs	r3, #0
 8006376:	f04f 0c0a 	mov.w	ip, #10
 800637a:	4619      	mov	r1, r3
 800637c:	3401      	adds	r4, #1
 800637e:	9305      	str	r3, [sp, #20]
 8006380:	4620      	mov	r0, r4
 8006382:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006386:	3a30      	subs	r2, #48	; 0x30
 8006388:	2a09      	cmp	r2, #9
 800638a:	d903      	bls.n	8006394 <_svfiprintf_r+0x1a8>
 800638c:	2b00      	cmp	r3, #0
 800638e:	d0c5      	beq.n	800631c <_svfiprintf_r+0x130>
 8006390:	9105      	str	r1, [sp, #20]
 8006392:	e7c3      	b.n	800631c <_svfiprintf_r+0x130>
 8006394:	4604      	mov	r4, r0
 8006396:	2301      	movs	r3, #1
 8006398:	fb0c 2101 	mla	r1, ip, r1, r2
 800639c:	e7f0      	b.n	8006380 <_svfiprintf_r+0x194>
 800639e:	ab03      	add	r3, sp, #12
 80063a0:	9300      	str	r3, [sp, #0]
 80063a2:	462a      	mov	r2, r5
 80063a4:	4638      	mov	r0, r7
 80063a6:	4b0f      	ldr	r3, [pc, #60]	; (80063e4 <_svfiprintf_r+0x1f8>)
 80063a8:	a904      	add	r1, sp, #16
 80063aa:	f3af 8000 	nop.w
 80063ae:	1c42      	adds	r2, r0, #1
 80063b0:	4606      	mov	r6, r0
 80063b2:	d1d6      	bne.n	8006362 <_svfiprintf_r+0x176>
 80063b4:	89ab      	ldrh	r3, [r5, #12]
 80063b6:	065b      	lsls	r3, r3, #25
 80063b8:	f53f af2c 	bmi.w	8006214 <_svfiprintf_r+0x28>
 80063bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063be:	b01d      	add	sp, #116	; 0x74
 80063c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063c4:	ab03      	add	r3, sp, #12
 80063c6:	9300      	str	r3, [sp, #0]
 80063c8:	462a      	mov	r2, r5
 80063ca:	4638      	mov	r0, r7
 80063cc:	4b05      	ldr	r3, [pc, #20]	; (80063e4 <_svfiprintf_r+0x1f8>)
 80063ce:	a904      	add	r1, sp, #16
 80063d0:	f000 f87c 	bl	80064cc <_printf_i>
 80063d4:	e7eb      	b.n	80063ae <_svfiprintf_r+0x1c2>
 80063d6:	bf00      	nop
 80063d8:	08006b26 	.word	0x08006b26
 80063dc:	08006b30 	.word	0x08006b30
 80063e0:	00000000 	.word	0x00000000
 80063e4:	08006137 	.word	0x08006137
 80063e8:	08006b2c 	.word	0x08006b2c

080063ec <_printf_common>:
 80063ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063f0:	4616      	mov	r6, r2
 80063f2:	4699      	mov	r9, r3
 80063f4:	688a      	ldr	r2, [r1, #8]
 80063f6:	690b      	ldr	r3, [r1, #16]
 80063f8:	4607      	mov	r7, r0
 80063fa:	4293      	cmp	r3, r2
 80063fc:	bfb8      	it	lt
 80063fe:	4613      	movlt	r3, r2
 8006400:	6033      	str	r3, [r6, #0]
 8006402:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006406:	460c      	mov	r4, r1
 8006408:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800640c:	b10a      	cbz	r2, 8006412 <_printf_common+0x26>
 800640e:	3301      	adds	r3, #1
 8006410:	6033      	str	r3, [r6, #0]
 8006412:	6823      	ldr	r3, [r4, #0]
 8006414:	0699      	lsls	r1, r3, #26
 8006416:	bf42      	ittt	mi
 8006418:	6833      	ldrmi	r3, [r6, #0]
 800641a:	3302      	addmi	r3, #2
 800641c:	6033      	strmi	r3, [r6, #0]
 800641e:	6825      	ldr	r5, [r4, #0]
 8006420:	f015 0506 	ands.w	r5, r5, #6
 8006424:	d106      	bne.n	8006434 <_printf_common+0x48>
 8006426:	f104 0a19 	add.w	sl, r4, #25
 800642a:	68e3      	ldr	r3, [r4, #12]
 800642c:	6832      	ldr	r2, [r6, #0]
 800642e:	1a9b      	subs	r3, r3, r2
 8006430:	42ab      	cmp	r3, r5
 8006432:	dc28      	bgt.n	8006486 <_printf_common+0x9a>
 8006434:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006438:	1e13      	subs	r3, r2, #0
 800643a:	6822      	ldr	r2, [r4, #0]
 800643c:	bf18      	it	ne
 800643e:	2301      	movne	r3, #1
 8006440:	0692      	lsls	r2, r2, #26
 8006442:	d42d      	bmi.n	80064a0 <_printf_common+0xb4>
 8006444:	4649      	mov	r1, r9
 8006446:	4638      	mov	r0, r7
 8006448:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800644c:	47c0      	blx	r8
 800644e:	3001      	adds	r0, #1
 8006450:	d020      	beq.n	8006494 <_printf_common+0xa8>
 8006452:	6823      	ldr	r3, [r4, #0]
 8006454:	68e5      	ldr	r5, [r4, #12]
 8006456:	f003 0306 	and.w	r3, r3, #6
 800645a:	2b04      	cmp	r3, #4
 800645c:	bf18      	it	ne
 800645e:	2500      	movne	r5, #0
 8006460:	6832      	ldr	r2, [r6, #0]
 8006462:	f04f 0600 	mov.w	r6, #0
 8006466:	68a3      	ldr	r3, [r4, #8]
 8006468:	bf08      	it	eq
 800646a:	1aad      	subeq	r5, r5, r2
 800646c:	6922      	ldr	r2, [r4, #16]
 800646e:	bf08      	it	eq
 8006470:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006474:	4293      	cmp	r3, r2
 8006476:	bfc4      	itt	gt
 8006478:	1a9b      	subgt	r3, r3, r2
 800647a:	18ed      	addgt	r5, r5, r3
 800647c:	341a      	adds	r4, #26
 800647e:	42b5      	cmp	r5, r6
 8006480:	d11a      	bne.n	80064b8 <_printf_common+0xcc>
 8006482:	2000      	movs	r0, #0
 8006484:	e008      	b.n	8006498 <_printf_common+0xac>
 8006486:	2301      	movs	r3, #1
 8006488:	4652      	mov	r2, sl
 800648a:	4649      	mov	r1, r9
 800648c:	4638      	mov	r0, r7
 800648e:	47c0      	blx	r8
 8006490:	3001      	adds	r0, #1
 8006492:	d103      	bne.n	800649c <_printf_common+0xb0>
 8006494:	f04f 30ff 	mov.w	r0, #4294967295
 8006498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800649c:	3501      	adds	r5, #1
 800649e:	e7c4      	b.n	800642a <_printf_common+0x3e>
 80064a0:	2030      	movs	r0, #48	; 0x30
 80064a2:	18e1      	adds	r1, r4, r3
 80064a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80064a8:	1c5a      	adds	r2, r3, #1
 80064aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80064ae:	4422      	add	r2, r4
 80064b0:	3302      	adds	r3, #2
 80064b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80064b6:	e7c5      	b.n	8006444 <_printf_common+0x58>
 80064b8:	2301      	movs	r3, #1
 80064ba:	4622      	mov	r2, r4
 80064bc:	4649      	mov	r1, r9
 80064be:	4638      	mov	r0, r7
 80064c0:	47c0      	blx	r8
 80064c2:	3001      	adds	r0, #1
 80064c4:	d0e6      	beq.n	8006494 <_printf_common+0xa8>
 80064c6:	3601      	adds	r6, #1
 80064c8:	e7d9      	b.n	800647e <_printf_common+0x92>
	...

080064cc <_printf_i>:
 80064cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064d0:	460c      	mov	r4, r1
 80064d2:	7e27      	ldrb	r7, [r4, #24]
 80064d4:	4691      	mov	r9, r2
 80064d6:	2f78      	cmp	r7, #120	; 0x78
 80064d8:	4680      	mov	r8, r0
 80064da:	469a      	mov	sl, r3
 80064dc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80064de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064e2:	d807      	bhi.n	80064f4 <_printf_i+0x28>
 80064e4:	2f62      	cmp	r7, #98	; 0x62
 80064e6:	d80a      	bhi.n	80064fe <_printf_i+0x32>
 80064e8:	2f00      	cmp	r7, #0
 80064ea:	f000 80d9 	beq.w	80066a0 <_printf_i+0x1d4>
 80064ee:	2f58      	cmp	r7, #88	; 0x58
 80064f0:	f000 80a4 	beq.w	800663c <_printf_i+0x170>
 80064f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80064f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064fc:	e03a      	b.n	8006574 <_printf_i+0xa8>
 80064fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006502:	2b15      	cmp	r3, #21
 8006504:	d8f6      	bhi.n	80064f4 <_printf_i+0x28>
 8006506:	a001      	add	r0, pc, #4	; (adr r0, 800650c <_printf_i+0x40>)
 8006508:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800650c:	08006565 	.word	0x08006565
 8006510:	08006579 	.word	0x08006579
 8006514:	080064f5 	.word	0x080064f5
 8006518:	080064f5 	.word	0x080064f5
 800651c:	080064f5 	.word	0x080064f5
 8006520:	080064f5 	.word	0x080064f5
 8006524:	08006579 	.word	0x08006579
 8006528:	080064f5 	.word	0x080064f5
 800652c:	080064f5 	.word	0x080064f5
 8006530:	080064f5 	.word	0x080064f5
 8006534:	080064f5 	.word	0x080064f5
 8006538:	08006687 	.word	0x08006687
 800653c:	080065a9 	.word	0x080065a9
 8006540:	08006669 	.word	0x08006669
 8006544:	080064f5 	.word	0x080064f5
 8006548:	080064f5 	.word	0x080064f5
 800654c:	080066a9 	.word	0x080066a9
 8006550:	080064f5 	.word	0x080064f5
 8006554:	080065a9 	.word	0x080065a9
 8006558:	080064f5 	.word	0x080064f5
 800655c:	080064f5 	.word	0x080064f5
 8006560:	08006671 	.word	0x08006671
 8006564:	680b      	ldr	r3, [r1, #0]
 8006566:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800656a:	1d1a      	adds	r2, r3, #4
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	600a      	str	r2, [r1, #0]
 8006570:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006574:	2301      	movs	r3, #1
 8006576:	e0a4      	b.n	80066c2 <_printf_i+0x1f6>
 8006578:	6825      	ldr	r5, [r4, #0]
 800657a:	6808      	ldr	r0, [r1, #0]
 800657c:	062e      	lsls	r6, r5, #24
 800657e:	f100 0304 	add.w	r3, r0, #4
 8006582:	d50a      	bpl.n	800659a <_printf_i+0xce>
 8006584:	6805      	ldr	r5, [r0, #0]
 8006586:	600b      	str	r3, [r1, #0]
 8006588:	2d00      	cmp	r5, #0
 800658a:	da03      	bge.n	8006594 <_printf_i+0xc8>
 800658c:	232d      	movs	r3, #45	; 0x2d
 800658e:	426d      	negs	r5, r5
 8006590:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006594:	230a      	movs	r3, #10
 8006596:	485e      	ldr	r0, [pc, #376]	; (8006710 <_printf_i+0x244>)
 8006598:	e019      	b.n	80065ce <_printf_i+0x102>
 800659a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800659e:	6805      	ldr	r5, [r0, #0]
 80065a0:	600b      	str	r3, [r1, #0]
 80065a2:	bf18      	it	ne
 80065a4:	b22d      	sxthne	r5, r5
 80065a6:	e7ef      	b.n	8006588 <_printf_i+0xbc>
 80065a8:	680b      	ldr	r3, [r1, #0]
 80065aa:	6825      	ldr	r5, [r4, #0]
 80065ac:	1d18      	adds	r0, r3, #4
 80065ae:	6008      	str	r0, [r1, #0]
 80065b0:	0628      	lsls	r0, r5, #24
 80065b2:	d501      	bpl.n	80065b8 <_printf_i+0xec>
 80065b4:	681d      	ldr	r5, [r3, #0]
 80065b6:	e002      	b.n	80065be <_printf_i+0xf2>
 80065b8:	0669      	lsls	r1, r5, #25
 80065ba:	d5fb      	bpl.n	80065b4 <_printf_i+0xe8>
 80065bc:	881d      	ldrh	r5, [r3, #0]
 80065be:	2f6f      	cmp	r7, #111	; 0x6f
 80065c0:	bf0c      	ite	eq
 80065c2:	2308      	moveq	r3, #8
 80065c4:	230a      	movne	r3, #10
 80065c6:	4852      	ldr	r0, [pc, #328]	; (8006710 <_printf_i+0x244>)
 80065c8:	2100      	movs	r1, #0
 80065ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80065ce:	6866      	ldr	r6, [r4, #4]
 80065d0:	2e00      	cmp	r6, #0
 80065d2:	bfa8      	it	ge
 80065d4:	6821      	ldrge	r1, [r4, #0]
 80065d6:	60a6      	str	r6, [r4, #8]
 80065d8:	bfa4      	itt	ge
 80065da:	f021 0104 	bicge.w	r1, r1, #4
 80065de:	6021      	strge	r1, [r4, #0]
 80065e0:	b90d      	cbnz	r5, 80065e6 <_printf_i+0x11a>
 80065e2:	2e00      	cmp	r6, #0
 80065e4:	d04d      	beq.n	8006682 <_printf_i+0x1b6>
 80065e6:	4616      	mov	r6, r2
 80065e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80065ec:	fb03 5711 	mls	r7, r3, r1, r5
 80065f0:	5dc7      	ldrb	r7, [r0, r7]
 80065f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80065f6:	462f      	mov	r7, r5
 80065f8:	42bb      	cmp	r3, r7
 80065fa:	460d      	mov	r5, r1
 80065fc:	d9f4      	bls.n	80065e8 <_printf_i+0x11c>
 80065fe:	2b08      	cmp	r3, #8
 8006600:	d10b      	bne.n	800661a <_printf_i+0x14e>
 8006602:	6823      	ldr	r3, [r4, #0]
 8006604:	07df      	lsls	r7, r3, #31
 8006606:	d508      	bpl.n	800661a <_printf_i+0x14e>
 8006608:	6923      	ldr	r3, [r4, #16]
 800660a:	6861      	ldr	r1, [r4, #4]
 800660c:	4299      	cmp	r1, r3
 800660e:	bfde      	ittt	le
 8006610:	2330      	movle	r3, #48	; 0x30
 8006612:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006616:	f106 36ff 	addle.w	r6, r6, #4294967295
 800661a:	1b92      	subs	r2, r2, r6
 800661c:	6122      	str	r2, [r4, #16]
 800661e:	464b      	mov	r3, r9
 8006620:	4621      	mov	r1, r4
 8006622:	4640      	mov	r0, r8
 8006624:	f8cd a000 	str.w	sl, [sp]
 8006628:	aa03      	add	r2, sp, #12
 800662a:	f7ff fedf 	bl	80063ec <_printf_common>
 800662e:	3001      	adds	r0, #1
 8006630:	d14c      	bne.n	80066cc <_printf_i+0x200>
 8006632:	f04f 30ff 	mov.w	r0, #4294967295
 8006636:	b004      	add	sp, #16
 8006638:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800663c:	4834      	ldr	r0, [pc, #208]	; (8006710 <_printf_i+0x244>)
 800663e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006642:	680e      	ldr	r6, [r1, #0]
 8006644:	6823      	ldr	r3, [r4, #0]
 8006646:	f856 5b04 	ldr.w	r5, [r6], #4
 800664a:	061f      	lsls	r7, r3, #24
 800664c:	600e      	str	r6, [r1, #0]
 800664e:	d514      	bpl.n	800667a <_printf_i+0x1ae>
 8006650:	07d9      	lsls	r1, r3, #31
 8006652:	bf44      	itt	mi
 8006654:	f043 0320 	orrmi.w	r3, r3, #32
 8006658:	6023      	strmi	r3, [r4, #0]
 800665a:	b91d      	cbnz	r5, 8006664 <_printf_i+0x198>
 800665c:	6823      	ldr	r3, [r4, #0]
 800665e:	f023 0320 	bic.w	r3, r3, #32
 8006662:	6023      	str	r3, [r4, #0]
 8006664:	2310      	movs	r3, #16
 8006666:	e7af      	b.n	80065c8 <_printf_i+0xfc>
 8006668:	6823      	ldr	r3, [r4, #0]
 800666a:	f043 0320 	orr.w	r3, r3, #32
 800666e:	6023      	str	r3, [r4, #0]
 8006670:	2378      	movs	r3, #120	; 0x78
 8006672:	4828      	ldr	r0, [pc, #160]	; (8006714 <_printf_i+0x248>)
 8006674:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006678:	e7e3      	b.n	8006642 <_printf_i+0x176>
 800667a:	065e      	lsls	r6, r3, #25
 800667c:	bf48      	it	mi
 800667e:	b2ad      	uxthmi	r5, r5
 8006680:	e7e6      	b.n	8006650 <_printf_i+0x184>
 8006682:	4616      	mov	r6, r2
 8006684:	e7bb      	b.n	80065fe <_printf_i+0x132>
 8006686:	680b      	ldr	r3, [r1, #0]
 8006688:	6826      	ldr	r6, [r4, #0]
 800668a:	1d1d      	adds	r5, r3, #4
 800668c:	6960      	ldr	r0, [r4, #20]
 800668e:	600d      	str	r5, [r1, #0]
 8006690:	0635      	lsls	r5, r6, #24
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	d501      	bpl.n	800669a <_printf_i+0x1ce>
 8006696:	6018      	str	r0, [r3, #0]
 8006698:	e002      	b.n	80066a0 <_printf_i+0x1d4>
 800669a:	0671      	lsls	r1, r6, #25
 800669c:	d5fb      	bpl.n	8006696 <_printf_i+0x1ca>
 800669e:	8018      	strh	r0, [r3, #0]
 80066a0:	2300      	movs	r3, #0
 80066a2:	4616      	mov	r6, r2
 80066a4:	6123      	str	r3, [r4, #16]
 80066a6:	e7ba      	b.n	800661e <_printf_i+0x152>
 80066a8:	680b      	ldr	r3, [r1, #0]
 80066aa:	1d1a      	adds	r2, r3, #4
 80066ac:	600a      	str	r2, [r1, #0]
 80066ae:	681e      	ldr	r6, [r3, #0]
 80066b0:	2100      	movs	r1, #0
 80066b2:	4630      	mov	r0, r6
 80066b4:	6862      	ldr	r2, [r4, #4]
 80066b6:	f000 f82f 	bl	8006718 <memchr>
 80066ba:	b108      	cbz	r0, 80066c0 <_printf_i+0x1f4>
 80066bc:	1b80      	subs	r0, r0, r6
 80066be:	6060      	str	r0, [r4, #4]
 80066c0:	6863      	ldr	r3, [r4, #4]
 80066c2:	6123      	str	r3, [r4, #16]
 80066c4:	2300      	movs	r3, #0
 80066c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066ca:	e7a8      	b.n	800661e <_printf_i+0x152>
 80066cc:	4632      	mov	r2, r6
 80066ce:	4649      	mov	r1, r9
 80066d0:	4640      	mov	r0, r8
 80066d2:	6923      	ldr	r3, [r4, #16]
 80066d4:	47d0      	blx	sl
 80066d6:	3001      	adds	r0, #1
 80066d8:	d0ab      	beq.n	8006632 <_printf_i+0x166>
 80066da:	6823      	ldr	r3, [r4, #0]
 80066dc:	079b      	lsls	r3, r3, #30
 80066de:	d413      	bmi.n	8006708 <_printf_i+0x23c>
 80066e0:	68e0      	ldr	r0, [r4, #12]
 80066e2:	9b03      	ldr	r3, [sp, #12]
 80066e4:	4298      	cmp	r0, r3
 80066e6:	bfb8      	it	lt
 80066e8:	4618      	movlt	r0, r3
 80066ea:	e7a4      	b.n	8006636 <_printf_i+0x16a>
 80066ec:	2301      	movs	r3, #1
 80066ee:	4632      	mov	r2, r6
 80066f0:	4649      	mov	r1, r9
 80066f2:	4640      	mov	r0, r8
 80066f4:	47d0      	blx	sl
 80066f6:	3001      	adds	r0, #1
 80066f8:	d09b      	beq.n	8006632 <_printf_i+0x166>
 80066fa:	3501      	adds	r5, #1
 80066fc:	68e3      	ldr	r3, [r4, #12]
 80066fe:	9903      	ldr	r1, [sp, #12]
 8006700:	1a5b      	subs	r3, r3, r1
 8006702:	42ab      	cmp	r3, r5
 8006704:	dcf2      	bgt.n	80066ec <_printf_i+0x220>
 8006706:	e7eb      	b.n	80066e0 <_printf_i+0x214>
 8006708:	2500      	movs	r5, #0
 800670a:	f104 0619 	add.w	r6, r4, #25
 800670e:	e7f5      	b.n	80066fc <_printf_i+0x230>
 8006710:	08006b37 	.word	0x08006b37
 8006714:	08006b48 	.word	0x08006b48

08006718 <memchr>:
 8006718:	4603      	mov	r3, r0
 800671a:	b510      	push	{r4, lr}
 800671c:	b2c9      	uxtb	r1, r1
 800671e:	4402      	add	r2, r0
 8006720:	4293      	cmp	r3, r2
 8006722:	4618      	mov	r0, r3
 8006724:	d101      	bne.n	800672a <memchr+0x12>
 8006726:	2000      	movs	r0, #0
 8006728:	e003      	b.n	8006732 <memchr+0x1a>
 800672a:	7804      	ldrb	r4, [r0, #0]
 800672c:	3301      	adds	r3, #1
 800672e:	428c      	cmp	r4, r1
 8006730:	d1f6      	bne.n	8006720 <memchr+0x8>
 8006732:	bd10      	pop	{r4, pc}

08006734 <memcpy>:
 8006734:	440a      	add	r2, r1
 8006736:	4291      	cmp	r1, r2
 8006738:	f100 33ff 	add.w	r3, r0, #4294967295
 800673c:	d100      	bne.n	8006740 <memcpy+0xc>
 800673e:	4770      	bx	lr
 8006740:	b510      	push	{r4, lr}
 8006742:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006746:	4291      	cmp	r1, r2
 8006748:	f803 4f01 	strb.w	r4, [r3, #1]!
 800674c:	d1f9      	bne.n	8006742 <memcpy+0xe>
 800674e:	bd10      	pop	{r4, pc}

08006750 <memmove>:
 8006750:	4288      	cmp	r0, r1
 8006752:	b510      	push	{r4, lr}
 8006754:	eb01 0402 	add.w	r4, r1, r2
 8006758:	d902      	bls.n	8006760 <memmove+0x10>
 800675a:	4284      	cmp	r4, r0
 800675c:	4623      	mov	r3, r4
 800675e:	d807      	bhi.n	8006770 <memmove+0x20>
 8006760:	1e43      	subs	r3, r0, #1
 8006762:	42a1      	cmp	r1, r4
 8006764:	d008      	beq.n	8006778 <memmove+0x28>
 8006766:	f811 2b01 	ldrb.w	r2, [r1], #1
 800676a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800676e:	e7f8      	b.n	8006762 <memmove+0x12>
 8006770:	4601      	mov	r1, r0
 8006772:	4402      	add	r2, r0
 8006774:	428a      	cmp	r2, r1
 8006776:	d100      	bne.n	800677a <memmove+0x2a>
 8006778:	bd10      	pop	{r4, pc}
 800677a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800677e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006782:	e7f7      	b.n	8006774 <memmove+0x24>

08006784 <_free_r>:
 8006784:	b538      	push	{r3, r4, r5, lr}
 8006786:	4605      	mov	r5, r0
 8006788:	2900      	cmp	r1, #0
 800678a:	d043      	beq.n	8006814 <_free_r+0x90>
 800678c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006790:	1f0c      	subs	r4, r1, #4
 8006792:	2b00      	cmp	r3, #0
 8006794:	bfb8      	it	lt
 8006796:	18e4      	addlt	r4, r4, r3
 8006798:	f000 f8d0 	bl	800693c <__malloc_lock>
 800679c:	4a1e      	ldr	r2, [pc, #120]	; (8006818 <_free_r+0x94>)
 800679e:	6813      	ldr	r3, [r2, #0]
 80067a0:	4610      	mov	r0, r2
 80067a2:	b933      	cbnz	r3, 80067b2 <_free_r+0x2e>
 80067a4:	6063      	str	r3, [r4, #4]
 80067a6:	6014      	str	r4, [r2, #0]
 80067a8:	4628      	mov	r0, r5
 80067aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067ae:	f000 b8cb 	b.w	8006948 <__malloc_unlock>
 80067b2:	42a3      	cmp	r3, r4
 80067b4:	d90a      	bls.n	80067cc <_free_r+0x48>
 80067b6:	6821      	ldr	r1, [r4, #0]
 80067b8:	1862      	adds	r2, r4, r1
 80067ba:	4293      	cmp	r3, r2
 80067bc:	bf01      	itttt	eq
 80067be:	681a      	ldreq	r2, [r3, #0]
 80067c0:	685b      	ldreq	r3, [r3, #4]
 80067c2:	1852      	addeq	r2, r2, r1
 80067c4:	6022      	streq	r2, [r4, #0]
 80067c6:	6063      	str	r3, [r4, #4]
 80067c8:	6004      	str	r4, [r0, #0]
 80067ca:	e7ed      	b.n	80067a8 <_free_r+0x24>
 80067cc:	461a      	mov	r2, r3
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	b10b      	cbz	r3, 80067d6 <_free_r+0x52>
 80067d2:	42a3      	cmp	r3, r4
 80067d4:	d9fa      	bls.n	80067cc <_free_r+0x48>
 80067d6:	6811      	ldr	r1, [r2, #0]
 80067d8:	1850      	adds	r0, r2, r1
 80067da:	42a0      	cmp	r0, r4
 80067dc:	d10b      	bne.n	80067f6 <_free_r+0x72>
 80067de:	6820      	ldr	r0, [r4, #0]
 80067e0:	4401      	add	r1, r0
 80067e2:	1850      	adds	r0, r2, r1
 80067e4:	4283      	cmp	r3, r0
 80067e6:	6011      	str	r1, [r2, #0]
 80067e8:	d1de      	bne.n	80067a8 <_free_r+0x24>
 80067ea:	6818      	ldr	r0, [r3, #0]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	4401      	add	r1, r0
 80067f0:	6011      	str	r1, [r2, #0]
 80067f2:	6053      	str	r3, [r2, #4]
 80067f4:	e7d8      	b.n	80067a8 <_free_r+0x24>
 80067f6:	d902      	bls.n	80067fe <_free_r+0x7a>
 80067f8:	230c      	movs	r3, #12
 80067fa:	602b      	str	r3, [r5, #0]
 80067fc:	e7d4      	b.n	80067a8 <_free_r+0x24>
 80067fe:	6820      	ldr	r0, [r4, #0]
 8006800:	1821      	adds	r1, r4, r0
 8006802:	428b      	cmp	r3, r1
 8006804:	bf01      	itttt	eq
 8006806:	6819      	ldreq	r1, [r3, #0]
 8006808:	685b      	ldreq	r3, [r3, #4]
 800680a:	1809      	addeq	r1, r1, r0
 800680c:	6021      	streq	r1, [r4, #0]
 800680e:	6063      	str	r3, [r4, #4]
 8006810:	6054      	str	r4, [r2, #4]
 8006812:	e7c9      	b.n	80067a8 <_free_r+0x24>
 8006814:	bd38      	pop	{r3, r4, r5, pc}
 8006816:	bf00      	nop
 8006818:	200001ac 	.word	0x200001ac

0800681c <_malloc_r>:
 800681c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800681e:	1ccd      	adds	r5, r1, #3
 8006820:	f025 0503 	bic.w	r5, r5, #3
 8006824:	3508      	adds	r5, #8
 8006826:	2d0c      	cmp	r5, #12
 8006828:	bf38      	it	cc
 800682a:	250c      	movcc	r5, #12
 800682c:	2d00      	cmp	r5, #0
 800682e:	4606      	mov	r6, r0
 8006830:	db01      	blt.n	8006836 <_malloc_r+0x1a>
 8006832:	42a9      	cmp	r1, r5
 8006834:	d903      	bls.n	800683e <_malloc_r+0x22>
 8006836:	230c      	movs	r3, #12
 8006838:	6033      	str	r3, [r6, #0]
 800683a:	2000      	movs	r0, #0
 800683c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800683e:	f000 f87d 	bl	800693c <__malloc_lock>
 8006842:	4921      	ldr	r1, [pc, #132]	; (80068c8 <_malloc_r+0xac>)
 8006844:	680a      	ldr	r2, [r1, #0]
 8006846:	4614      	mov	r4, r2
 8006848:	b99c      	cbnz	r4, 8006872 <_malloc_r+0x56>
 800684a:	4f20      	ldr	r7, [pc, #128]	; (80068cc <_malloc_r+0xb0>)
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	b923      	cbnz	r3, 800685a <_malloc_r+0x3e>
 8006850:	4621      	mov	r1, r4
 8006852:	4630      	mov	r0, r6
 8006854:	f000 f862 	bl	800691c <_sbrk_r>
 8006858:	6038      	str	r0, [r7, #0]
 800685a:	4629      	mov	r1, r5
 800685c:	4630      	mov	r0, r6
 800685e:	f000 f85d 	bl	800691c <_sbrk_r>
 8006862:	1c43      	adds	r3, r0, #1
 8006864:	d123      	bne.n	80068ae <_malloc_r+0x92>
 8006866:	230c      	movs	r3, #12
 8006868:	4630      	mov	r0, r6
 800686a:	6033      	str	r3, [r6, #0]
 800686c:	f000 f86c 	bl	8006948 <__malloc_unlock>
 8006870:	e7e3      	b.n	800683a <_malloc_r+0x1e>
 8006872:	6823      	ldr	r3, [r4, #0]
 8006874:	1b5b      	subs	r3, r3, r5
 8006876:	d417      	bmi.n	80068a8 <_malloc_r+0x8c>
 8006878:	2b0b      	cmp	r3, #11
 800687a:	d903      	bls.n	8006884 <_malloc_r+0x68>
 800687c:	6023      	str	r3, [r4, #0]
 800687e:	441c      	add	r4, r3
 8006880:	6025      	str	r5, [r4, #0]
 8006882:	e004      	b.n	800688e <_malloc_r+0x72>
 8006884:	6863      	ldr	r3, [r4, #4]
 8006886:	42a2      	cmp	r2, r4
 8006888:	bf0c      	ite	eq
 800688a:	600b      	streq	r3, [r1, #0]
 800688c:	6053      	strne	r3, [r2, #4]
 800688e:	4630      	mov	r0, r6
 8006890:	f000 f85a 	bl	8006948 <__malloc_unlock>
 8006894:	f104 000b 	add.w	r0, r4, #11
 8006898:	1d23      	adds	r3, r4, #4
 800689a:	f020 0007 	bic.w	r0, r0, #7
 800689e:	1ac2      	subs	r2, r0, r3
 80068a0:	d0cc      	beq.n	800683c <_malloc_r+0x20>
 80068a2:	1a1b      	subs	r3, r3, r0
 80068a4:	50a3      	str	r3, [r4, r2]
 80068a6:	e7c9      	b.n	800683c <_malloc_r+0x20>
 80068a8:	4622      	mov	r2, r4
 80068aa:	6864      	ldr	r4, [r4, #4]
 80068ac:	e7cc      	b.n	8006848 <_malloc_r+0x2c>
 80068ae:	1cc4      	adds	r4, r0, #3
 80068b0:	f024 0403 	bic.w	r4, r4, #3
 80068b4:	42a0      	cmp	r0, r4
 80068b6:	d0e3      	beq.n	8006880 <_malloc_r+0x64>
 80068b8:	1a21      	subs	r1, r4, r0
 80068ba:	4630      	mov	r0, r6
 80068bc:	f000 f82e 	bl	800691c <_sbrk_r>
 80068c0:	3001      	adds	r0, #1
 80068c2:	d1dd      	bne.n	8006880 <_malloc_r+0x64>
 80068c4:	e7cf      	b.n	8006866 <_malloc_r+0x4a>
 80068c6:	bf00      	nop
 80068c8:	200001ac 	.word	0x200001ac
 80068cc:	200001b0 	.word	0x200001b0

080068d0 <_realloc_r>:
 80068d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068d2:	4607      	mov	r7, r0
 80068d4:	4614      	mov	r4, r2
 80068d6:	460e      	mov	r6, r1
 80068d8:	b921      	cbnz	r1, 80068e4 <_realloc_r+0x14>
 80068da:	4611      	mov	r1, r2
 80068dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80068e0:	f7ff bf9c 	b.w	800681c <_malloc_r>
 80068e4:	b922      	cbnz	r2, 80068f0 <_realloc_r+0x20>
 80068e6:	f7ff ff4d 	bl	8006784 <_free_r>
 80068ea:	4625      	mov	r5, r4
 80068ec:	4628      	mov	r0, r5
 80068ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068f0:	f000 f830 	bl	8006954 <_malloc_usable_size_r>
 80068f4:	42a0      	cmp	r0, r4
 80068f6:	d20f      	bcs.n	8006918 <_realloc_r+0x48>
 80068f8:	4621      	mov	r1, r4
 80068fa:	4638      	mov	r0, r7
 80068fc:	f7ff ff8e 	bl	800681c <_malloc_r>
 8006900:	4605      	mov	r5, r0
 8006902:	2800      	cmp	r0, #0
 8006904:	d0f2      	beq.n	80068ec <_realloc_r+0x1c>
 8006906:	4631      	mov	r1, r6
 8006908:	4622      	mov	r2, r4
 800690a:	f7ff ff13 	bl	8006734 <memcpy>
 800690e:	4631      	mov	r1, r6
 8006910:	4638      	mov	r0, r7
 8006912:	f7ff ff37 	bl	8006784 <_free_r>
 8006916:	e7e9      	b.n	80068ec <_realloc_r+0x1c>
 8006918:	4635      	mov	r5, r6
 800691a:	e7e7      	b.n	80068ec <_realloc_r+0x1c>

0800691c <_sbrk_r>:
 800691c:	b538      	push	{r3, r4, r5, lr}
 800691e:	2300      	movs	r3, #0
 8006920:	4d05      	ldr	r5, [pc, #20]	; (8006938 <_sbrk_r+0x1c>)
 8006922:	4604      	mov	r4, r0
 8006924:	4608      	mov	r0, r1
 8006926:	602b      	str	r3, [r5, #0]
 8006928:	f7fb fa5c 	bl	8001de4 <_sbrk>
 800692c:	1c43      	adds	r3, r0, #1
 800692e:	d102      	bne.n	8006936 <_sbrk_r+0x1a>
 8006930:	682b      	ldr	r3, [r5, #0]
 8006932:	b103      	cbz	r3, 8006936 <_sbrk_r+0x1a>
 8006934:	6023      	str	r3, [r4, #0]
 8006936:	bd38      	pop	{r3, r4, r5, pc}
 8006938:	20000628 	.word	0x20000628

0800693c <__malloc_lock>:
 800693c:	4801      	ldr	r0, [pc, #4]	; (8006944 <__malloc_lock+0x8>)
 800693e:	f000 b811 	b.w	8006964 <__retarget_lock_acquire_recursive>
 8006942:	bf00      	nop
 8006944:	20000630 	.word	0x20000630

08006948 <__malloc_unlock>:
 8006948:	4801      	ldr	r0, [pc, #4]	; (8006950 <__malloc_unlock+0x8>)
 800694a:	f000 b80c 	b.w	8006966 <__retarget_lock_release_recursive>
 800694e:	bf00      	nop
 8006950:	20000630 	.word	0x20000630

08006954 <_malloc_usable_size_r>:
 8006954:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006958:	1f18      	subs	r0, r3, #4
 800695a:	2b00      	cmp	r3, #0
 800695c:	bfbc      	itt	lt
 800695e:	580b      	ldrlt	r3, [r1, r0]
 8006960:	18c0      	addlt	r0, r0, r3
 8006962:	4770      	bx	lr

08006964 <__retarget_lock_acquire_recursive>:
 8006964:	4770      	bx	lr

08006966 <__retarget_lock_release_recursive>:
 8006966:	4770      	bx	lr

08006968 <_init>:
 8006968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800696a:	bf00      	nop
 800696c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800696e:	bc08      	pop	{r3}
 8006970:	469e      	mov	lr, r3
 8006972:	4770      	bx	lr

08006974 <_fini>:
 8006974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006976:	bf00      	nop
 8006978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800697a:	bc08      	pop	{r3}
 800697c:	469e      	mov	lr, r3
 800697e:	4770      	bx	lr
