
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 7cc9d487, clang 7.0.1-8+rpi3+deb10u2 -fPIC -Os)


-- Parsing `toplevel_pll.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: toplevel_pll.v
Parsing Verilog input from `toplevel_pll.v' to AST representation.
Generating RTLIL representation for module `\toplevel_pll'.
Generating RTLIL representation for module `\mainrs232'.
Warning: Replacing memory \RS232_Module0_Transmit_RAM with list of registers. See toplevel_pll.v:251
Warning: Replacing memory \RS232_Module0_Receive_RAM with list of registers. See toplevel_pll.v:244
Note: Assuming pure combinatorial block at toplevel_pll.v:93 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at toplevel_pll.v:280 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -abc9 -blif toplevel_pll.blif -json toplevel_pll.json' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Finding top of design hierarchy..
root of   0 design levels: mainrs232           
root of   1 design levels: toplevel_pll        
Automatically selected toplevel_pll as design top module.

2.2.2. Analyzing design hierarchy..
Top module:  \toplevel_pll
Used module:     \mainrs232

2.2.3. Analyzing design hierarchy..
Top module:  \toplevel_pll
Used module:     \mainrs232
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$toplevel_pll.v:294$80 in module mainrs232.
Marked 1 switch rules as full_case in process $proc$toplevel_pll.v:280$76 in module mainrs232.
Removed 2 dead cases from process $proc$toplevel_pll.v:191$19 in module mainrs232.
Marked 12 switch rules as full_case in process $proc$toplevel_pll.v:191$19 in module mainrs232.
Marked 2 switch rules as full_case in process $proc$toplevel_pll.v:172$15 in module mainrs232.
Marked 4 switch rules as full_case in process $proc$toplevel_pll.v:111$6 in module mainrs232.
Marked 1 switch rules as full_case in process $proc$toplevel_pll.v:93$5 in module mainrs232.
Removed a total of 2 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 10 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \iRst in `\mainrs232.$proc$toplevel_pll.v:191$19'.
Found async reset \iRst in `\mainrs232.$proc$toplevel_pll.v:111$6'.

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mainrs232.$proc$toplevel_pll.v:294$80'.
     1/2: $0\pwrup[5:0]
     2/2: $0\iRst[0:0]
Creating decoders for process `\mainrs232.$proc$toplevel_pll.v:280$76'.
     1/1: $1\RS232_Module0_sig_WrBuffer_full[0:0]
Creating decoders for process `\mainrs232.$proc$toplevel_pll.v:191$19'.
     1/52: $4$mem2reg_rd$\RS232_Module0_Transmit_RAM$toplevel_pll.v:260$4_DATA[7:0]$68
     2/52: $3$mem2reg_rd$\RS232_Module0_Transmit_RAM$toplevel_pll.v:260$4_DATA[7:0]$67
     3/52: $3$mem2reg_rd$\RS232_Module0_Transmit_RAM$toplevel_pll.v:260$4_ADDR[2:0]$66
     4/52: $2$mem2reg_rd$\RS232_Module0_Transmit_RAM$toplevel_pll.v:260$4_DATA[7:0]$64
     5/52: $2$mem2reg_rd$\RS232_Module0_Transmit_RAM$toplevel_pll.v:260$4_ADDR[2:0]$63
     6/52: $2$mem2reg_wr$\RS232_Module0_Transmit_RAM$toplevel_pll.v:251$3_ADDR[2:0]$59
     7/52: $2$mem2reg_wr$\RS232_Module0_Transmit_RAM$toplevel_pll.v:251$3_DATA[7:0]$60
     8/52: $4$mem2reg_wr$\RS232_Module0_Receive_RAM$toplevel_pll.v:244$2_ADDR[2:0]$53
     9/52: $4$mem2reg_wr$\RS232_Module0_Receive_RAM$toplevel_pll.v:244$2_DATA[7:0]$54
    10/52: $3$mem2reg_wr$\RS232_Module0_Receive_RAM$toplevel_pll.v:244$2_DATA[7:0]$51
    11/52: $3$mem2reg_wr$\RS232_Module0_Receive_RAM$toplevel_pll.v:244$2_ADDR[2:0]$50
    12/52: $2$mem2reg_wr$\RS232_Module0_Receive_RAM$toplevel_pll.v:244$2_DATA[7:0]$39
    13/52: $2$mem2reg_wr$\RS232_Module0_Receive_RAM$toplevel_pll.v:244$2_ADDR[2:0]$38
    14/52: $2$mem2reg_rd$\RS232_Module0_Receive_RAM$toplevel_pll.v:208$1_DATA[7:0]$37
    15/52: $1$mem2reg_rd$\RS232_Module0_Transmit_RAM$toplevel_pll.v:260$4_DATA[7:0]$36
    16/52: $1$mem2reg_rd$\RS232_Module0_Transmit_RAM$toplevel_pll.v:260$4_ADDR[2:0]$35
    17/52: $1$mem2reg_wr$\RS232_Module0_Transmit_RAM$toplevel_pll.v:251$3_DATA[7:0]$34
    18/52: $1$mem2reg_wr$\RS232_Module0_Transmit_RAM$toplevel_pll.v:251$3_ADDR[2:0]$33
    19/52: $1$mem2reg_wr$\RS232_Module0_Receive_RAM$toplevel_pll.v:244$2_DATA[7:0]$32
    20/52: $1$mem2reg_wr$\RS232_Module0_Receive_RAM$toplevel_pll.v:244$2_ADDR[2:0]$31
    21/52: $1$mem2reg_rd$\RS232_Module0_Receive_RAM$toplevel_pll.v:208$1_DATA[7:0]$30
    22/52: $1$mem2reg_rd$\RS232_Module0_Receive_RAM$toplevel_pll.v:208$1_ADDR[2:0]$29
    23/52: $0\rx_addr[2:0]
    24/52: $0\RS232_Module0_Transmit_RAM[7][7:0]
    25/52: $0\RS232_Module0_Transmit_RAM[6][7:0]
    26/52: $0\RS232_Module0_Transmit_RAM[5][7:0]
    27/52: $0\RS232_Module0_Transmit_RAM[4][7:0]
    28/52: $0\RS232_Module0_Transmit_RAM[3][7:0]
    29/52: $0\RS232_Module0_Transmit_RAM[2][7:0]
    30/52: $0\RS232_Module0_Transmit_RAM[1][7:0]
    31/52: $0\RS232_Module0_Transmit_RAM[0][7:0]
    32/52: $0\RS232_Module0_Receive_RAM[7][7:0]
    33/52: $0\RS232_Module0_Receive_RAM[6][7:0]
    34/52: $0\RS232_Module0_Receive_RAM[5][7:0]
    35/52: $0\RS232_Module0_Receive_RAM[4][7:0]
    36/52: $0\RS232_Module0_Receive_RAM[3][7:0]
    37/52: $0\RS232_Module0_Receive_RAM[2][7:0]
    38/52: $0\RS232_Module0_Receive_RAM[1][7:0]
    39/52: $0\RS232_Module0_Receive_RAM[0][7:0]
    40/52: $0\RS232_Module0_rx_bit_count[3:0]
    41/52: $0\RS232_Module0_tx_addr[2:0]
    42/52: $0\RS232_Module0_SendREG[9:0]
    43/52: $0\RS232_Module0_tx_State[1:0]
    44/52: $0\RS232_Module0_rx_counter[8:0]
    45/52: $0\RS232_Module0_rx_addr[2:0]
    46/52: $0\RS232_Module0_write_addr[2:0]
    47/52: $0\RS232_Module0_rx_State[1:0]
    48/52: $0\RS232_Module0_rx_currentData[8:0]
    49/52: $0\RS232_Module0_tx_bit_count[3:0]
    50/52: $0\RS232_Module0_tx_counter[8:0]
    51/52: $0\oData[7:0]
    52/52: $0\oTX[0:0]
Creating decoders for process `\mainrs232.$proc$toplevel_pll.v:172$15'.
     1/3: $0\sig[0:0]
     2/3: $0\ppscounter[31:0]
     3/3: $0\pps0_sighi[7:0]
Creating decoders for process `\mainrs232.$proc$toplevel_pll.v:111$6'.
     1/7: $0\updatebuff0_state1[2:0]
     2/7: $0\rom_addr[3:0]
     3/7: $0\WriteEnable[0:0]
     4/7: $0\read_addr[2:0]
     5/7: $0\ldData[7:0]
     6/7: $0\iData[7:0]
     7/7: $0\obusy[0:0]
Creating decoders for process `\mainrs232.$proc$toplevel_pll.v:93$5'.
     1/1: $1\rom_dout[7:0]

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mainrs232.\RS232_Module0_sig_WrBuffer_full' from process `\mainrs232.$proc$toplevel_pll.v:280$76'.
No latch inferred for signal `\mainrs232.\rom_dout' from process `\mainrs232.$proc$toplevel_pll.v:93$5'.

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mainrs232.\iRst' using process `\mainrs232.$proc$toplevel_pll.v:294$80'.
  created $dff cell `$procdff$690' with positive edge clock.
Creating register for signal `\mainrs232.\pwrup' using process `\mainrs232.$proc$toplevel_pll.v:294$80'.
  created $dff cell `$procdff$691' with positive edge clock.
Creating register for signal `\mainrs232.\oTX' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$692' with positive edge clock.
Creating register for signal `\mainrs232.\oData' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `\mainrs232.\rx_addr' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$694' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_tx_counter' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$695' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_tx_bit_count' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$696' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_rx_currentData' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$697' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_rx_State' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$698' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_write_addr' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$699' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_rx_addr' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$700' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_rx_counter' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$701' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_tx_State' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$702' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_SendREG' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$703' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_tx_addr' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$704' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_rx_bit_count' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$705' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\RS232_Module0_Receive_RAM[0]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Receive_RAM[1]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Receive_RAM[2]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Receive_RAM[3]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Receive_RAM[4]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Receive_RAM[5]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$711' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Receive_RAM[6]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$712' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Receive_RAM[7]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Transmit_RAM[0]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$714' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Transmit_RAM[1]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Transmit_RAM[2]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$716' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Transmit_RAM[3]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Transmit_RAM[4]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$718' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Transmit_RAM[5]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Transmit_RAM[6]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `\mainrs232.\RS232_Module0_Transmit_RAM[7]' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `\mainrs232.$mem2reg_rd$\RS232_Module0_Receive_RAM$toplevel_pll.v:208$1_ADDR' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$722' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.$mem2reg_rd$\RS232_Module0_Receive_RAM$toplevel_pll.v:208$1_DATA' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$723' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.$mem2reg_wr$\RS232_Module0_Receive_RAM$toplevel_pll.v:244$2_ADDR' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$724' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.$mem2reg_wr$\RS232_Module0_Receive_RAM$toplevel_pll.v:244$2_DATA' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$725' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.$mem2reg_wr$\RS232_Module0_Transmit_RAM$toplevel_pll.v:251$3_ADDR' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$726' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.$mem2reg_wr$\RS232_Module0_Transmit_RAM$toplevel_pll.v:251$3_DATA' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$727' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.$mem2reg_rd$\RS232_Module0_Transmit_RAM$toplevel_pll.v:260$4_ADDR' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$728' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.$mem2reg_rd$\RS232_Module0_Transmit_RAM$toplevel_pll.v:260$4_DATA' using process `\mainrs232.$proc$toplevel_pll.v:191$19'.
  created $adff cell `$procdff$729' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\sig' using process `\mainrs232.$proc$toplevel_pll.v:172$15'.
  created $dff cell `$procdff$730' with positive edge clock.
Creating register for signal `\mainrs232.\ppscounter' using process `\mainrs232.$proc$toplevel_pll.v:172$15'.
  created $dff cell `$procdff$731' with positive edge clock.
Creating register for signal `\mainrs232.\pps0_sighi' using process `\mainrs232.$proc$toplevel_pll.v:172$15'.
  created $dff cell `$procdff$732' with positive edge clock.
Creating register for signal `\mainrs232.\obusy' using process `\mainrs232.$proc$toplevel_pll.v:111$6'.
  created $adff cell `$procdff$733' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\iData' using process `\mainrs232.$proc$toplevel_pll.v:111$6'.
  created $adff cell `$procdff$734' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\ldData' using process `\mainrs232.$proc$toplevel_pll.v:111$6'.
  created $adff cell `$procdff$735' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\read_addr' using process `\mainrs232.$proc$toplevel_pll.v:111$6'.
  created $adff cell `$procdff$736' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\WriteEnable' using process `\mainrs232.$proc$toplevel_pll.v:111$6'.
  created $adff cell `$procdff$737' with positive edge clock and negative level reset.
Creating register for signal `\mainrs232.\rom_addr' using process `\mainrs232.$proc$toplevel_pll.v:111$6'.
  created $dff cell `$procdff$738' with positive edge clock.
Creating register for signal `\mainrs232.\updatebuff0_state1' using process `\mainrs232.$proc$toplevel_pll.v:111$6'.
  created $adff cell `$procdff$739' with positive edge clock and negative level reset.

2.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\mainrs232.$proc$toplevel_pll.v:294$80'.
Removing empty process `mainrs232.$proc$toplevel_pll.v:294$80'.
Found and cleaned up 1 empty switch in `\mainrs232.$proc$toplevel_pll.v:280$76'.
Removing empty process `mainrs232.$proc$toplevel_pll.v:280$76'.
Found and cleaned up 17 empty switches in `\mainrs232.$proc$toplevel_pll.v:191$19'.
Removing empty process `mainrs232.$proc$toplevel_pll.v:191$19'.
Found and cleaned up 2 empty switches in `\mainrs232.$proc$toplevel_pll.v:172$15'.
Removing empty process `mainrs232.$proc$toplevel_pll.v:172$15'.
Found and cleaned up 5 empty switches in `\mainrs232.$proc$toplevel_pll.v:111$6'.
Removing empty process `mainrs232.$proc$toplevel_pll.v:111$6'.
Found and cleaned up 1 empty switch in `\mainrs232.$proc$toplevel_pll.v:93$5'.
Removing empty process `mainrs232.$proc$toplevel_pll.v:93$5'.
Cleaned up 29 empty switches.

2.4. Executing FLATTEN pass (flatten design).
Using template mainrs232 for cells of type mainrs232.
<suppressed ~1 debug messages>
No more expansions possible.
Deleting now unused module mainrs232.

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.
<suppressed ~33 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..
Removed 165 unused cells and 319 unused wires.
<suppressed ~183 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
checking module toplevel_pll..
found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_pll..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\mainrs232_1.$procmux$240.
    dead port 2/2 on $mux $techmap\mainrs232_1.$procmux$242.
Removed 2 multiplexer ports.
<suppressed ~26 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_pll.
    New ctrl vector for $pmux cell $techmap\mainrs232_1.$procmux$645: { $techmap\mainrs232_1.$procmux$630_CMP $auto$opt_reduce.cc:134:opt_mux$741 }
    New ctrl vector for $pmux cell $techmap\mainrs232_1.$procmux$678: { $techmap\mainrs232_1.$procmux$689_CMP $techmap\mainrs232_1.$procmux$688_CMP $techmap\mainrs232_1.$procmux$684_CMP $auto$opt_reduce.cc:134:opt_mux$745 $techmap\mainrs232_1.$procmux$682_CMP $auto$opt_reduce.cc:134:opt_mux$743 $techmap\mainrs232_1.$procmux$680_CMP $techmap\mainrs232_1.$procmux$679_CMP }
  Optimizing cells in module \toplevel_pll.
Performed a total of 2 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_pll..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_pll.
Performed a total of 0 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.

2.10.16. Finished OPT passes. (There is nothing left to do.)

2.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$688_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$687_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$686_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$685_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$684_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$683_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$682_CMP0 ($eq).
Removed top 1 bits (of 8) from mux cell toplevel_pll.$techmap\mainrs232_1.$procmux$678 ($pmux).
Removed top 2 bits (of 3) from mux cell toplevel_pll.$techmap\mainrs232_1.$procmux$632 ($mux).
Removed top 2 bits (of 3) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$631_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$630_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$629_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell toplevel_pll.$techmap\mainrs232_1.$procmux$621 ($mux).
Removed top 1 bits (of 2) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$530_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$370_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$359_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$349_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$238_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$237_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel_pll.$techmap\mainrs232_1.$procmux$236_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:300$85 ($add).
Removed top 26 bits (of 32) from port Y of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:300$85 ($add).
Removed top 26 bits (of 32) from port B of cell toplevel_pll.$techmap\mainrs232_1.$le$toplevel_pll.v:299$84 ($le).
Removed top 31 bits (of 32) from port B of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:268$74 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:268$74 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:266$72 ($add).
Removed top 23 bits (of 32) from port Y of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:266$72 ($add).
Removed top 29 bits (of 32) from port Y of cell toplevel_pll.$techmap\mainrs232_1.$mod$toplevel_pll.v:261$70 ($and).
Removed top 29 bits (of 32) from port A of cell toplevel_pll.$techmap\mainrs232_1.$mod$toplevel_pll.v:261$70 ($and).
Removed top 31 bits (of 32) from port B of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:261$69 ($add).
Removed top 29 bits (of 32) from port Y of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:261$69 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:252$61 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:252$61 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:174$17 ($add).
Removed top 6 bits (of 32) from port B of cell toplevel_pll.$techmap\mainrs232_1.$lt$toplevel_pll.v:173$16 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:141$12 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:141$12 ($add).
Removed top 28 bits (of 32) from port B of cell toplevel_pll.$techmap\mainrs232_1.$lt$toplevel_pll.v:140$11 ($lt).
Removed top 28 bits (of 32) from wire toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:141$12_Y.
Removed top 28 bits (of 32) from wire toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:252$61_Y.
Removed top 29 bits (of 32) from wire toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:261$69_Y.
Removed top 24 bits (of 32) from wire toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:266$72_Y.
Removed top 28 bits (of 32) from wire toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:268$74_Y.
Removed top 26 bits (of 32) from wire toplevel_pll.$techmap\mainrs232_1.$add$toplevel_pll.v:300$85_Y.
Removed top 1 bits (of 3) from wire toplevel_pll.$techmap\mainrs232_1.$procmux$621_Y.
Removed top 2 bits (of 3) from wire toplevel_pll.$techmap\mainrs232_1.$procmux$632_Y.
Removed top 1 bits (of 8) from wire toplevel_pll.mainrs232_1.rom_dout.

2.12. Executing PEEPOPT pass (run peephole optimizers).
dffcemux pattern in toplevel_pll: dff=$techmap\mainrs232_1.$procdff$732, cemux=$techmap\mainrs232_1.$procmux$614, rstmux=$techmap\mainrs232_1.$procmux$616; removed top 2 bits.
dffcemux pattern in toplevel_pll: dff=$techmap\mainrs232_1.$procdff$732, cemux=$techmap\mainrs232_1.$procmux$614, rstmux=$techmap\mainrs232_1.$procmux$616; removed 4 constant bits.

2.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

2.14. Executing SHARE pass (SAT-based resource sharing).

2.15. Executing TECHMAP pass (map to technology primitives).

2.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.15.2. Continuing TECHMAP pass.
Using template $paramod$4608844f33105bdd268e369db4910f80a1c467b8\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~108 debug messages>

2.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toplevel_pll:
  creating $macc model for $techmap\mainrs232_1.$add$toplevel_pll.v:141$12 ($add).
  creating $macc model for $techmap\mainrs232_1.$add$toplevel_pll.v:174$17 ($add).
  creating $macc model for $techmap\mainrs232_1.$add$toplevel_pll.v:252$61 ($add).
  creating $macc model for $techmap\mainrs232_1.$add$toplevel_pll.v:261$69 ($add).
  creating $macc model for $techmap\mainrs232_1.$add$toplevel_pll.v:266$72 ($add).
  creating $macc model for $techmap\mainrs232_1.$add$toplevel_pll.v:268$74 ($add).
  creating $macc model for $techmap\mainrs232_1.$add$toplevel_pll.v:300$85 ($add).
  creating $alu model for $macc $techmap\mainrs232_1.$add$toplevel_pll.v:300$85.
  creating $alu model for $macc $techmap\mainrs232_1.$add$toplevel_pll.v:268$74.
  creating $alu model for $macc $techmap\mainrs232_1.$add$toplevel_pll.v:266$72.
  creating $alu model for $macc $techmap\mainrs232_1.$add$toplevel_pll.v:261$69.
  creating $alu model for $macc $techmap\mainrs232_1.$add$toplevel_pll.v:252$61.
  creating $alu model for $macc $techmap\mainrs232_1.$add$toplevel_pll.v:174$17.
  creating $alu model for $macc $techmap\mainrs232_1.$add$toplevel_pll.v:141$12.
  creating $alu model for $techmap\mainrs232_1.$le$toplevel_pll.v:299$84 ($le): new $alu
  creating $alu model for $techmap\mainrs232_1.$lt$toplevel_pll.v:173$16 ($lt): new $alu
  creating $alu model for $techmap\mainrs232_1.$lt$toplevel_pll.v:175$18 ($lt): new $alu
  creating $alu model for $techmap\mainrs232_1.$eq$toplevel_pll.v:303$86 ($eq): merged with $techmap\mainrs232_1.$le$toplevel_pll.v:299$84.
  creating $alu cell for $techmap\mainrs232_1.$lt$toplevel_pll.v:175$18: $auto$alumacc.cc:485:replace_alu$760
  creating $alu cell for $techmap\mainrs232_1.$lt$toplevel_pll.v:173$16: $auto$alumacc.cc:485:replace_alu$771
  creating $alu cell for $techmap\mainrs232_1.$le$toplevel_pll.v:299$84, $techmap\mainrs232_1.$eq$toplevel_pll.v:303$86: $auto$alumacc.cc:485:replace_alu$782
  creating $alu cell for $techmap\mainrs232_1.$add$toplevel_pll.v:141$12: $auto$alumacc.cc:485:replace_alu$795
  creating $alu cell for $techmap\mainrs232_1.$add$toplevel_pll.v:174$17: $auto$alumacc.cc:485:replace_alu$798
  creating $alu cell for $techmap\mainrs232_1.$add$toplevel_pll.v:252$61: $auto$alumacc.cc:485:replace_alu$801
  creating $alu cell for $techmap\mainrs232_1.$add$toplevel_pll.v:261$69: $auto$alumacc.cc:485:replace_alu$804
  creating $alu cell for $techmap\mainrs232_1.$add$toplevel_pll.v:266$72: $auto$alumacc.cc:485:replace_alu$807
  creating $alu cell for $techmap\mainrs232_1.$add$toplevel_pll.v:268$74: $auto$alumacc.cc:485:replace_alu$810
  creating $alu cell for $techmap\mainrs232_1.$add$toplevel_pll.v:300$85: $auto$alumacc.cc:485:replace_alu$813
  created 10 $alu and 0 $macc cells.

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.
<suppressed ~5 debug messages>

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_pll..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_pll.
Performed a total of 0 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

2.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.

2.19.9. Rerunning OPT passes. (Maybe there is more to do..)

2.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_pll..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

2.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_pll.
Performed a total of 0 changes.

2.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..

2.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.

2.19.16. Finished OPT passes. (There is nothing left to do.)

2.20. Executing FSM pass (extract and optimize FSM).

2.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register toplevel_pll.mainrs232_1.RS232_Module0_tx_State.
Not marking toplevel_pll.mainrs232_1.ldData as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking toplevel_pll.mainrs232_1.updatebuff0_state1 as FSM state register:
    Circuit seems to be self-resetting.

2.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\mainrs232_1.RS232_Module0_tx_State' from module `\toplevel_pll'.
  found $adff cell for state register: $techmap\mainrs232_1.$procdff$702
  root of input selection tree: $techmap\mainrs232_1.$0\RS232_Module0_tx_State[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $techmap\mainrs232_1.$procmux$530_CMP
  found ctrl input: $techmap\mainrs232_1.$procmux$243_CMP
  found ctrl input: $techmap\mainrs232_1.$eq$toplevel_pll.v:267$73_Y
  found ctrl input: $techmap\mainrs232_1.$eq$toplevel_pll.v:270$75_Y
  found ctrl input: $techmap\mainrs232_1.$ne$toplevel_pll.v:256$65_Y
  found state code: 2'01
  found ctrl output: $techmap\mainrs232_1.$procmux$530_CMP
  found ctrl output: $techmap\mainrs232_1.$procmux$243_CMP
  ctrl inputs: { $techmap\mainrs232_1.$ne$toplevel_pll.v:256$65_Y $techmap\mainrs232_1.$eq$toplevel_pll.v:267$73_Y $techmap\mainrs232_1.$eq$toplevel_pll.v:270$75_Y }
  ctrl outputs: { $techmap\mainrs232_1.$0\RS232_Module0_tx_State[1:0] $techmap\mainrs232_1.$procmux$243_CMP $techmap\mainrs232_1.$procmux$530_CMP }
  transition:       2'00 3'0-- ->       2'00 4'0010
  transition:       2'00 3'1-- ->       2'01 4'0110
  transition:       2'01 3'-0- ->       2'01 4'0101
  transition:       2'01 3'-10 ->       2'01 4'0101
  transition:       2'01 3'-11 ->       2'00 4'0001

2.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mainrs232_1.RS232_Module0_tx_State$816' from module `\toplevel_pll'.

2.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..
Removed 7 unused cells and 7 unused wires.
<suppressed ~8 debug messages>

2.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mainrs232_1.RS232_Module0_tx_State$816' from module `\toplevel_pll'.
  Removing unused output signal $techmap\mainrs232_1.$0\RS232_Module0_tx_State[1:0] [0].
  Removing unused output signal $techmap\mainrs232_1.$0\RS232_Module0_tx_State[1:0] [1].

2.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\mainrs232_1.RS232_Module0_tx_State$816' from module `\toplevel_pll' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-

2.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\mainrs232_1.RS232_Module0_tx_State$816' from module `\toplevel_pll':
-------------------------------------

  Information on FSM $fsm$\mainrs232_1.RS232_Module0_tx_State$816 (\mainrs232_1.RS232_Module0_tx_State):

  Number of input signals:    3
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: $techmap\mainrs232_1.$eq$toplevel_pll.v:270$75_Y
    1: $techmap\mainrs232_1.$eq$toplevel_pll.v:267$73_Y
    2: $techmap\mainrs232_1.$ne$toplevel_pll.v:256$65_Y

  Output signals:
    0: $techmap\mainrs232_1.$procmux$530_CMP
    1: $techmap\mainrs232_1.$procmux$243_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 2'10
      1:     0 3'1--   ->     1 2'10
      2:     1 3'-11   ->     0 2'01
      3:     1 3'-10   ->     1 2'01
      4:     1 3'-0-   ->     1 2'01

-------------------------------------

2.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\mainrs232_1.RS232_Module0_tx_State$816' from module `\toplevel_pll'.

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.
<suppressed ~3 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

2.21.5. Finished fast OPT passes.

2.22. Executing MEMORY pass.

2.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

2.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..

2.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..

2.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).

2.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..

2.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

2.25.2. Continuing TECHMAP pass.
No more expansions possible.

2.26. Executing ICE40_BRAMINIT pass.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.
<suppressed ~12 debug messages>

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

2.27.5. Finished fast OPT passes.

2.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_pll..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

2.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_pll.
    Consolidated identical input bits for $mux cell $techmap\mainrs232_1.$procmux$616:
      Old ports: A={ $techmap\mainrs232_1.$procmux$614_Y [7] 1'x $techmap\mainrs232_1.$procmux$614_Y [3] 3'xxx }, B=6'101000, Y={ $techmap\mainrs232_1.$0\pps0_sighi[7:0] [7] $techmap\mainrs232_1.$0\pps0_sighi[7:0] [4:0] }
      New ports: A={ $techmap\mainrs232_1.$procmux$614_Y [7] $techmap\mainrs232_1.$procmux$614_Y [3] 1'x }, B=3'110, Y={ $techmap\mainrs232_1.$0\pps0_sighi[7:0] [7] $techmap\mainrs232_1.$0\pps0_sighi[7:0] [3] $techmap\mainrs232_1.$0\pps0_sighi[7:0] [0] }
      New connections: { $techmap\mainrs232_1.$0\pps0_sighi[7:0] [4] $techmap\mainrs232_1.$0\pps0_sighi[7:0] [2:1] } = { $techmap\mainrs232_1.$0\pps0_sighi[7:0] [0] $techmap\mainrs232_1.$0\pps0_sighi[7:0] [0] $techmap\mainrs232_1.$0\pps0_sighi[7:0] [0] }
    Consolidated identical input bits for $mux cell $techmap\mainrs232_1.$procmux$627:
      Old ports: A=3'000, B=3'100, Y=$techmap\mainrs232_1.$procmux$627_Y
      New ports: A=1'0, B=1'1, Y=$techmap\mainrs232_1.$procmux$627_Y [2]
      New connections: $techmap\mainrs232_1.$procmux$627_Y [1:0] = 2'00
    Consolidated identical input bits for $pmux cell $techmap\mainrs232_1.$procmux$678:
      Old ports: A=7'0001010, B=56'10010001000101101011110011111010010100110010001000001101, Y=\mainrs232_1.rom_dout
      New ports: A=6'001010, B=48'101000100101110111101111110010101100100100001101, Y={ \mainrs232_1.rom_dout [6] \mainrs232_1.rom_dout [4:0] }
      New connections: \mainrs232_1.rom_dout [5] = 1'0
  Optimizing cells in module \toplevel_pll.
Performed a total of 3 changes.

2.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..

2.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.

2.29.9. Rerunning OPT passes. (Maybe there is more to do..)

2.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_pll..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

2.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_pll.
Performed a total of 0 changes.

2.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..

2.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.

2.29.16. Finished OPT passes. (There is nothing left to do.)

2.30. Executing ICE40_WRAPCARRY pass (wrap carries).

2.31. Executing TECHMAP pass (map to technology primitives).

2.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=8 for cells of type $pmux.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod$d11c65254168cdbfc3399ffadc4a5bef3dc003ef\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=9 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=26\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$1bb08f5824597663e87f12bc22b63deae88bd63f\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$2e04945f418f28eabdc5e13a7b4a9ad29b92263b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:de554f9cc18e049d5b7dc95f0bcf8e03e57019ff$paramod$5c10e52cdc159999f3945c97d8a1bfa2ca0de2dc\_90_shift_shiftx for cells of type $shiftx.
No more expansions possible.
<suppressed ~714 debug messages>

2.32. Executing OPT pass (performing simple optimizations).

2.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.
<suppressed ~508 debug messages>

2.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
<suppressed ~462 debug messages>
Removed a total of 154 cells.

2.32.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..
Removed 36 unused cells and 410 unused wires.
<suppressed ~39 debug messages>

2.32.5. Finished fast OPT passes.

2.33. Executing ICE40_OPT pass (performing simple optimizations).

2.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel_pll.$auto$alumacc.cc:485:replace_alu$760.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$760.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel_pll.$auto$alumacc.cc:485:replace_alu$771.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$760.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel_pll.$auto$alumacc.cc:485:replace_alu$782.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$782.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel_pll.$auto$alumacc.cc:485:replace_alu$795.slice[0].carry: CO=\mainrs232_1.rom_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel_pll.$auto$alumacc.cc:485:replace_alu$798.slice[0].carry: CO=\mainrs232_1.ppscounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel_pll.$auto$alumacc.cc:485:replace_alu$801.slice[0].carry: CO=\mainrs232_1.RS232_Module0_write_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel_pll.$auto$alumacc.cc:485:replace_alu$801.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel_pll.$auto$alumacc.cc:485:replace_alu$804.slice[0].carry: CO=\mainrs232_1.RS232_Module0_tx_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel_pll.$auto$alumacc.cc:485:replace_alu$807.slice[0].carry: CO=\mainrs232_1.RS232_Module0_tx_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel_pll.$auto$alumacc.cc:485:replace_alu$810.slice[0].carry: CO=\mainrs232_1.RS232_Module0_tx_bit_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel_pll.$auto$alumacc.cc:485:replace_alu$813.slice[0].carry: CO=\mainrs232_1.pwrup [0]

2.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.
<suppressed ~2 debug messages>

2.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.33.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..
Removed 3 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

2.33.6. Rerunning OPT passes. (Removed registers in this run.)

2.33.7. Running ICE40 specific optimizations.

2.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.

2.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.33.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..

2.33.12. Finished OPT passes. (There is nothing left to do.)

2.34. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

2.35. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module toplevel_pll:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1000 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\pps0_sighi[7:0] [7] -> \mainrs232_1.pps0_sighi [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1034 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[7][7:0] [0] -> \mainrs232_1.RS232_Module0_Transmit_RAM[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1035 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[7][7:0] [1] -> \mainrs232_1.RS232_Module0_Transmit_RAM[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1036 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[7][7:0] [2] -> \mainrs232_1.RS232_Module0_Transmit_RAM[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1037 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[7][7:0] [3] -> \mainrs232_1.RS232_Module0_Transmit_RAM[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1038 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[7][7:0] [4] -> \mainrs232_1.RS232_Module0_Transmit_RAM[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1039 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[7][7:0] [5] -> \mainrs232_1.RS232_Module0_Transmit_RAM[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1040 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[7][7:0] [6] -> \mainrs232_1.RS232_Module0_Transmit_RAM[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1041 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[7][7:0] [7] -> \mainrs232_1.RS232_Module0_Transmit_RAM[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1042 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[6][7:0] [0] -> \mainrs232_1.RS232_Module0_Transmit_RAM[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1043 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[6][7:0] [1] -> \mainrs232_1.RS232_Module0_Transmit_RAM[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1044 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[6][7:0] [2] -> \mainrs232_1.RS232_Module0_Transmit_RAM[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1045 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[6][7:0] [3] -> \mainrs232_1.RS232_Module0_Transmit_RAM[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1046 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[6][7:0] [4] -> \mainrs232_1.RS232_Module0_Transmit_RAM[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1047 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[6][7:0] [5] -> \mainrs232_1.RS232_Module0_Transmit_RAM[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1048 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[6][7:0] [6] -> \mainrs232_1.RS232_Module0_Transmit_RAM[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1049 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[6][7:0] [7] -> \mainrs232_1.RS232_Module0_Transmit_RAM[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1050 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[5][7:0] [0] -> \mainrs232_1.RS232_Module0_Transmit_RAM[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1051 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[5][7:0] [1] -> \mainrs232_1.RS232_Module0_Transmit_RAM[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1052 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[5][7:0] [2] -> \mainrs232_1.RS232_Module0_Transmit_RAM[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1053 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[5][7:0] [3] -> \mainrs232_1.RS232_Module0_Transmit_RAM[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1054 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[5][7:0] [4] -> \mainrs232_1.RS232_Module0_Transmit_RAM[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1055 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[5][7:0] [5] -> \mainrs232_1.RS232_Module0_Transmit_RAM[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1056 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[5][7:0] [6] -> \mainrs232_1.RS232_Module0_Transmit_RAM[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1057 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[5][7:0] [7] -> \mainrs232_1.RS232_Module0_Transmit_RAM[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1058 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[4][7:0] [0] -> \mainrs232_1.RS232_Module0_Transmit_RAM[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1059 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[4][7:0] [1] -> \mainrs232_1.RS232_Module0_Transmit_RAM[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1060 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[4][7:0] [2] -> \mainrs232_1.RS232_Module0_Transmit_RAM[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1061 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[4][7:0] [3] -> \mainrs232_1.RS232_Module0_Transmit_RAM[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1062 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[4][7:0] [4] -> \mainrs232_1.RS232_Module0_Transmit_RAM[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1063 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[4][7:0] [5] -> \mainrs232_1.RS232_Module0_Transmit_RAM[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1064 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[4][7:0] [6] -> \mainrs232_1.RS232_Module0_Transmit_RAM[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1065 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[4][7:0] [7] -> \mainrs232_1.RS232_Module0_Transmit_RAM[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1066 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[3][7:0] [0] -> \mainrs232_1.RS232_Module0_Transmit_RAM[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1067 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[3][7:0] [1] -> \mainrs232_1.RS232_Module0_Transmit_RAM[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1068 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[3][7:0] [2] -> \mainrs232_1.RS232_Module0_Transmit_RAM[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1069 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[3][7:0] [3] -> \mainrs232_1.RS232_Module0_Transmit_RAM[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1070 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[3][7:0] [4] -> \mainrs232_1.RS232_Module0_Transmit_RAM[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1071 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[3][7:0] [5] -> \mainrs232_1.RS232_Module0_Transmit_RAM[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1072 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[3][7:0] [6] -> \mainrs232_1.RS232_Module0_Transmit_RAM[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1073 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[3][7:0] [7] -> \mainrs232_1.RS232_Module0_Transmit_RAM[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1074 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[2][7:0] [0] -> \mainrs232_1.RS232_Module0_Transmit_RAM[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1075 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[2][7:0] [1] -> \mainrs232_1.RS232_Module0_Transmit_RAM[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1076 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[2][7:0] [2] -> \mainrs232_1.RS232_Module0_Transmit_RAM[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1077 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[2][7:0] [3] -> \mainrs232_1.RS232_Module0_Transmit_RAM[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1078 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[2][7:0] [4] -> \mainrs232_1.RS232_Module0_Transmit_RAM[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1079 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[2][7:0] [5] -> \mainrs232_1.RS232_Module0_Transmit_RAM[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1080 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[2][7:0] [6] -> \mainrs232_1.RS232_Module0_Transmit_RAM[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1081 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[2][7:0] [7] -> \mainrs232_1.RS232_Module0_Transmit_RAM[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1082 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[1][7:0] [0] -> \mainrs232_1.RS232_Module0_Transmit_RAM[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1083 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[1][7:0] [1] -> \mainrs232_1.RS232_Module0_Transmit_RAM[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1084 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[1][7:0] [2] -> \mainrs232_1.RS232_Module0_Transmit_RAM[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1085 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[1][7:0] [3] -> \mainrs232_1.RS232_Module0_Transmit_RAM[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1086 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[1][7:0] [4] -> \mainrs232_1.RS232_Module0_Transmit_RAM[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1087 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[1][7:0] [5] -> \mainrs232_1.RS232_Module0_Transmit_RAM[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1088 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[1][7:0] [6] -> \mainrs232_1.RS232_Module0_Transmit_RAM[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1089 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[1][7:0] [7] -> \mainrs232_1.RS232_Module0_Transmit_RAM[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1090 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[0][7:0] [0] -> \mainrs232_1.RS232_Module0_Transmit_RAM[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1091 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[0][7:0] [1] -> \mainrs232_1.RS232_Module0_Transmit_RAM[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1092 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[0][7:0] [2] -> \mainrs232_1.RS232_Module0_Transmit_RAM[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1093 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[0][7:0] [3] -> \mainrs232_1.RS232_Module0_Transmit_RAM[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1094 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[0][7:0] [4] -> \mainrs232_1.RS232_Module0_Transmit_RAM[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1095 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[0][7:0] [5] -> \mainrs232_1.RS232_Module0_Transmit_RAM[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1096 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[0][7:0] [6] -> \mainrs232_1.RS232_Module0_Transmit_RAM[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1097 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\RS232_Module0_Transmit_RAM[0][7:0] [7] -> \mainrs232_1.RS232_Module0_Transmit_RAM[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1129 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\pwrup[5:0] [0] -> \mainrs232_1.pwrup [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1130 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\pwrup[5:0] [1] -> \mainrs232_1.pwrup [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1131 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\pwrup[5:0] [2] -> \mainrs232_1.pwrup [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1132 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\pwrup[5:0] [3] -> \mainrs232_1.pwrup [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1133 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\pwrup[5:0] [4] -> \mainrs232_1.pwrup [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1134 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\pwrup[5:0] [5] -> \mainrs232_1.pwrup [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1135 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\iRst[0:0] -> \mainrs232_1.iRst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$978 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\rom_addr[3:0] [0] -> \mainrs232_1.rom_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$979 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\rom_addr[3:0] [1] -> \mainrs232_1.rom_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$980 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\rom_addr[3:0] [2] -> \mainrs232_1.rom_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$981 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\rom_addr[3:0] [3] -> \mainrs232_1.rom_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$999 to $_DFFE_PP_ for $techmap\mainrs232_1.$0\pps0_sighi[7:0] [3] -> \mainrs232_1.pps0_sighi [3].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1098 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_tx_addr[2:0] [0] -> \mainrs232_1.RS232_Module0_tx_addr [0].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1099 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_tx_addr[2:0] [1] -> \mainrs232_1.RS232_Module0_tx_addr [1].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1100 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_tx_addr[2:0] [2] -> \mainrs232_1.RS232_Module0_tx_addr [2].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1101 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_SendREG[9:0] [0] -> \mainrs232_1.RS232_Module0_SendREG [0].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1102 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_SendREG[9:0] [1] -> \mainrs232_1.RS232_Module0_SendREG [1].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1103 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_SendREG[9:0] [2] -> \mainrs232_1.RS232_Module0_SendREG [2].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1104 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_SendREG[9:0] [3] -> \mainrs232_1.RS232_Module0_SendREG [3].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1105 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_SendREG[9:0] [4] -> \mainrs232_1.RS232_Module0_SendREG [4].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1106 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_SendREG[9:0] [5] -> \mainrs232_1.RS232_Module0_SendREG [5].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1107 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_SendREG[9:0] [6] -> \mainrs232_1.RS232_Module0_SendREG [6].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1108 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_SendREG[9:0] [7] -> \mainrs232_1.RS232_Module0_SendREG [7].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1109 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_SendREG[9:0] [8] -> \mainrs232_1.RS232_Module0_SendREG [8].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1110 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_SendREG[9:0] [9] -> \mainrs232_1.RS232_Module0_SendREG [9].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1112 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_write_addr[2:0] [0] -> \mainrs232_1.RS232_Module0_write_addr [0].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1113 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_write_addr[2:0] [1] -> \mainrs232_1.RS232_Module0_write_addr [1].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1114 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\RS232_Module0_write_addr[2:0] [2] -> \mainrs232_1.RS232_Module0_write_addr [2].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1115 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$585.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1547_Y [0] -> \mainrs232_1.RS232_Module0_tx_bit_count [0].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1116 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$585.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1547_Y [1] -> \mainrs232_1.RS232_Module0_tx_bit_count [1].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1117 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$585.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1547_Y [2] -> \mainrs232_1.RS232_Module0_tx_bit_count [2].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1118 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$585.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1547_Y [3] -> \mainrs232_1.RS232_Module0_tx_bit_count [3].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1119 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$594.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1521_Y [0] -> \mainrs232_1.RS232_Module0_tx_counter [0].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1120 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$594.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1521_Y [1] -> \mainrs232_1.RS232_Module0_tx_counter [1].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1121 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$594.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1521_Y [2] -> \mainrs232_1.RS232_Module0_tx_counter [2].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1122 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$594.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1521_Y [3] -> \mainrs232_1.RS232_Module0_tx_counter [3].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1123 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$594.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1521_Y [4] -> \mainrs232_1.RS232_Module0_tx_counter [4].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1124 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$594.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1521_Y [5] -> \mainrs232_1.RS232_Module0_tx_counter [5].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1125 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$594.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1521_Y [6] -> \mainrs232_1.RS232_Module0_tx_counter [6].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1126 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$594.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1521_Y [7] -> \mainrs232_1.RS232_Module0_tx_counter [7].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$1127 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$594.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1521_Y [8] -> \mainrs232_1.RS232_Module0_tx_counter [8].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$982 to $__DFFE_PN0 for $techmap$techmap\mainrs232_1.$procmux$645.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$1339_Y -> \mainrs232_1.WriteEnable.
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$983 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\ldData[7:0] [0] -> \mainrs232_1.ldData [0].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$984 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\ldData[7:0] [1] -> \mainrs232_1.ldData [1].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$985 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\ldData[7:0] [2] -> \mainrs232_1.ldData [2].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$986 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\ldData[7:0] [3] -> \mainrs232_1.ldData [3].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$987 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\ldData[7:0] [4] -> \mainrs232_1.ldData [4].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$988 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\ldData[7:0] [5] -> \mainrs232_1.ldData [5].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$989 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\ldData[7:0] [6] -> \mainrs232_1.ldData [6].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$990 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\ldData[7:0] [7] -> \mainrs232_1.ldData [7].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$991 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\iData[7:0] [0] -> \mainrs232_1.iData [0].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$992 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\iData[7:0] [1] -> \mainrs232_1.iData [1].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$993 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\iData[7:0] [2] -> \mainrs232_1.iData [2].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$994 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\iData[7:0] [3] -> \mainrs232_1.iData [3].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$995 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\iData[7:0] [4] -> \mainrs232_1.iData [4].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$996 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\iData[7:0] [5] -> \mainrs232_1.iData [5].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$997 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\iData[7:0] [6] -> \mainrs232_1.iData [6].
  converting $_DFF_PN0_ cell $auto$simplemap.cc:496:simplemap_adff$998 to $__DFFE_PN0 for $techmap\mainrs232_1.$0\iData[7:0] [7] -> \mainrs232_1.iData [7].

2.36. Executing TECHMAP pass (map to technology primitives).

2.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

2.36.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$__DFFE_PN0 for cells of type $__DFFE_PN0.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~162 debug messages>

2.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.
<suppressed ~357 debug messages>

2.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping toplevel_pll.$techmap$techmap5029$auto$simplemap.cc:496:simplemap_adff$976.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:12$4862 ($logic_not).
Mapping toplevel_pll.$auto$alumacc.cc:485:replace_alu$795.slice[0].carry ($lut).
Mapping toplevel_pll.$auto$alumacc.cc:485:replace_alu$798.slice[0].carry ($lut).
Mapping toplevel_pll.$auto$alumacc.cc:485:replace_alu$801.slice[0].carry ($lut).
Mapping toplevel_pll.$auto$alumacc.cc:485:replace_alu$804.slice[0].carry ($lut).
Mapping toplevel_pll.$auto$alumacc.cc:485:replace_alu$807.slice[0].carry ($lut).
Mapping toplevel_pll.$auto$alumacc.cc:485:replace_alu$810.slice[0].carry ($lut).
Mapping toplevel_pll.$auto$alumacc.cc:485:replace_alu$813.slice[0].carry ($lut).
Mapping toplevel_pll.$techmap$techmap4922$auto$simplemap.cc:496:simplemap_adff$1099.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4895$auto$simplemap.cc:496:simplemap_adff$1119.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4898$auto$simplemap.cc:496:simplemap_adff$1127.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4892$auto$simplemap.cc:496:simplemap_adff$1115.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4889$auto$simplemap.cc:496:simplemap_adff$1112.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4871$auto$simplemap.cc:496:simplemap_adff$975.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:12$4862 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5024$auto$simplemap.cc:496:simplemap_adff$984.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4875$auto$simplemap.cc:496:simplemap_adff$991.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4921$auto$simplemap.cc:496:simplemap_adff$1100.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4920$auto$simplemap.cc:496:simplemap_adff$1102.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4887$auto$simplemap.cc:496:simplemap_adff$1098.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4919$auto$simplemap.cc:496:simplemap_adff$1103.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4918$auto$simplemap.cc:496:simplemap_adff$1104.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4917$auto$simplemap.cc:496:simplemap_adff$1105.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4916$auto$simplemap.cc:496:simplemap_adff$1106.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4915$auto$simplemap.cc:496:simplemap_adff$1107.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4914$auto$simplemap.cc:496:simplemap_adff$1108.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4913$auto$simplemap.cc:496:simplemap_adff$1109.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4912$auto$simplemap.cc:496:simplemap_adff$1110.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4911$auto$simplemap.cc:496:simplemap_adff$1113.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4888$auto$simplemap.cc:496:simplemap_adff$1101.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4910$auto$simplemap.cc:496:simplemap_adff$1114.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4909$auto$simplemap.cc:496:simplemap_adff$1116.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4908$auto$simplemap.cc:496:simplemap_adff$1117.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4907$auto$simplemap.cc:496:simplemap_adff$1118.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4906$auto$simplemap.cc:496:simplemap_adff$1120.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4905$auto$simplemap.cc:496:simplemap_adff$1121.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4904$auto$simplemap.cc:496:simplemap_adff$1122.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4903$auto$simplemap.cc:496:simplemap_adff$1123.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4902$auto$simplemap.cc:496:simplemap_adff$1124.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4901$auto$simplemap.cc:496:simplemap_adff$1125.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4900$auto$simplemap.cc:496:simplemap_adff$1126.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4869$auto$simplemap.cc:496:simplemap_adff$964.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:12$4862 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4870$auto$simplemap.cc:496:simplemap_adff$963.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:13$4863 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5028$auto$simplemap.cc:496:simplemap_adff$977.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:12$4862 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4873$auto$simplemap.cc:496:simplemap_adff$982.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5023$auto$simplemap.cc:496:simplemap_adff$985.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5022$auto$simplemap.cc:496:simplemap_adff$986.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5021$auto$simplemap.cc:496:simplemap_adff$987.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5020$auto$simplemap.cc:496:simplemap_adff$988.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5019$auto$simplemap.cc:496:simplemap_adff$989.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5018$auto$simplemap.cc:496:simplemap_adff$990.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5017$auto$simplemap.cc:496:simplemap_adff$992.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap4874$auto$simplemap.cc:496:simplemap_adff$983.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5016$auto$simplemap.cc:496:simplemap_adff$993.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5015$auto$simplemap.cc:496:simplemap_adff$994.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5014$auto$simplemap.cc:496:simplemap_adff$995.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5013$auto$simplemap.cc:496:simplemap_adff$996.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5012$auto$simplemap.cc:496:simplemap_adff$997.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).
Mapping toplevel_pll.$techmap$techmap5011$auto$simplemap.cc:496:simplemap_adff$998.$logic_not$/usr/local/bin/../share/yosys/ice40/cells_map.v:22$4866 ($logic_not).

2.39. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in toplevel_pll.

2.40. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in toplevel_pll.
  Merging $auto$simplemap.cc:277:simplemap_mux$1477 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [1], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1002 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1478 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [2], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1003 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1479 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [3], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1004 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1480 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [4], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1005 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1481 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [5], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1006 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1482 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [6], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1007 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1483 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [7], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1008 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1484 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [8], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1009 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1485 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [9], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1010 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1486 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [10], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1011 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1487 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [11], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1012 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1488 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [12], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1013 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1489 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [13], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1014 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1490 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [14], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1015 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1491 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [15], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1016 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1492 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [16], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1017 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1493 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [17], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1018 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1494 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [18], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1019 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1495 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [19], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1020 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1496 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [20], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1021 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1497 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [21], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1022 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1498 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [22], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1023 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1499 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [23], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1024 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1500 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [24], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1025 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1501 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [25], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1026 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1502 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [26], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1027 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1503 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [27], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1028 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1504 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [28], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1029 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1505 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [29], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1030 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1506 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [30], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1031 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1507 (A=$techmap\mainrs232_1.$add$toplevel_pll.v:174$17_Y [31], B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1032 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1476 (A=$auto$simplemap.cc:309:simplemap_lut$5067, B=1'0, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1001 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1508 (A=$techmap\mainrs232_1.$procmux$605_Y, B=1'1, S=$auto$rtlil.cc:1894:Or$779) into $auto$simplemap.cc:420:simplemap_dff$1033 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1510 (A=1'1, B=$techmap\mainrs232_1.$shiftx$toplevel_pll.v:265$71.buffer [0], S=\mainrs232_1.RS232_Module0_tx_State [1]) into $auto$simplemap.cc:420:simplemap_dff$1128 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1385 (A=1'0, B=$auto$wreduce.cc:460:run$746 [2], S=$auto$simplemap.cc:309:simplemap_lut$1591) into $auto$simplemap.cc:420:simplemap_dff$980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1386 (A=1'0, B=$auto$wreduce.cc:460:run$746 [3], S=$auto$simplemap.cc:309:simplemap_lut$1591) into $auto$simplemap.cc:420:simplemap_dff$981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1384 (A=1'0, B=$auto$wreduce.cc:460:run$746 [1], S=$auto$simplemap.cc:309:simplemap_lut$1591) into $auto$simplemap.cc:420:simplemap_dff$979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1383 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$5048, S=$auto$simplemap.cc:309:simplemap_lut$1591) into $auto$simplemap.cc:420:simplemap_dff$978 (SB_DFFE).

2.41. Executing ICE40_OPT pass (performing simple optimizations).

2.41.1. Running ICE40 specific optimizations.

2.41.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.
<suppressed ~119 debug messages>

2.41.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
<suppressed ~1113 debug messages>
Removed a total of 371 cells.

2.41.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.41.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..
Removed 38 unused cells and 1443 unused wires.
<suppressed ~39 debug messages>

2.41.6. Rerunning OPT passes. (Removed registers in this run.)

2.41.7. Running ICE40 specific optimizations.

2.41.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll.

2.41.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll'.
Removed a total of 0 cells.

2.41.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.41.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll..

2.41.12. Finished OPT passes. (There is nothing left to do.)

2.42. Executing TECHMAP pass (map to technology primitives).

2.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.42.2. Continuing TECHMAP pass.
No more expansions possible.

2.43. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

2.44. Executing ABC9 pass.

2.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module toplevel_pll.
Found 0 SCCs.

2.44.3. Executing ABC9_OPS pass (helper functions for ABC9).
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1

2.44.4. Executing AST frontend in derive mode using pre-parsed AST for module `$__ICE40_CARRY_WRAPPER'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Generating RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
<suppressed ~2 debug messages>

2.44.5. Executing FLATTEN pass (flatten design).
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_CARRY for cells of type SB_CARRY.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
<suppressed ~14 debug messages>
No more expansions possible.

2.44.6. Executing TECHMAP pass (map to technology primitives).

2.44.6.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.44.6.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~9 debug messages>

2.44.7. Executing OPT pass (performing simple optimizations).

2.44.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll$holes.
<suppressed ~5 debug messages>

2.44.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll$holes'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

2.44.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_pll$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_pll$holes.
Performed a total of 0 changes.

2.44.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_pll$holes'.
Removed a total of 0 cells.

2.44.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.44.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_pll$holes..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

2.44.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_pll$holes.

2.44.7.9. Finished OPT passes. (There is nothing left to do.)

2.44.8. Executing AIGMAP pass (map logic to AIG).
Module toplevel_pll: replaced 298 cells with 1501 new cells, skipped 548 cells.
  replaced 3 cell types:
     195 $_OR_
      64 $_XOR_
      39 $_MUX_
  not replaced 11 cell types:
      84 $_NOT_
     180 $_AND_
       1 SB_PLL40_CORE
      73 SB_DFFE
      32 SB_DFFSR
       4 SB_DFFR
       2 SB_DFFSS
       1 SB_DFFS
       4 SB_DFFESR
      46 SB_DFFER
     121 $__ICE40_CARRY_WRAPPER
Module toplevel_pll$holes: replaced 7 cells with 43 new cells, skipped 3 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 2 cell types:
       1 $_NOT_
       2 $_AND_

2.44.8.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.8.2. Executing XAIGER backend.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
<suppressed ~173 debug messages>
Extracted 684 AND gates and 2207 wires from module `toplevel_pll' to a netlist network with 165 inputs and 124 outputs.

2.44.8.3. Executing ABC9_MAP pass (technology mapping using ABC9).

2.44.8.4. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <yosys-exe-dir>/../share/yosys/ice40/abc9_hx.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    165/    124  and =     487  lev =    9 (0.52)  mem = 0.02 MB  box = 121  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    165/    124  and =     633  lev =    8 (0.43)  mem = 0.03 MB  ch =   71  box = 121  bb = 0
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  104. Set =  480. CutMin = no
ABC: Node =     633.  Ch =    59.  Total mem =    0.19 MB. Peak cut mem =    0.01 MB.
ABC: P:  Del = 5117.00.  Ar =     184.0.  Edge =      651.  Cut =     2841.  T =     0.00 sec
ABC: P:  Del = 5117.00.  Ar =     172.0.  Edge =      630.  Cut =     2826.  T =     0.00 sec
ABC: P:  Del = 5117.00.  Ar =     155.0.  Edge =      554.  Cut =     2955.  T =     0.00 sec
ABC: F:  Del = 5117.00.  Ar =     154.0.  Edge =      540.  Cut =     2970.  T =     0.00 sec
ABC: A:  Del = 5117.00.  Ar =     151.0.  Edge =      515.  Cut =     2989.  T =     0.00 sec
ABC: A:  Del = 5117.00.  Ar =     151.0.  Edge =      514.  Cut =     2989.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    165/    124  and =     384  lev =    9 (0.44)  mem = 0.02 MB  box = 121  bb = 0
ABC: Mapping (K=4)  :  lut =    141  edge =     465  lev =    6 (0.25)  levB =   32  mem = 0.01 MB
ABC: LUT = 141 : 2=34 24.1 %  3=31 22.0 %  4=76 53.9 %  Ave = 3.30
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.13 seconds, total: 0.13 seconds

2.44.8.5. Executing AIGER frontend.
<suppressed ~591 debug messages>
Removed 463 unused cells and 1656 unused wires.

2.44.8.6. Executing ABC9_OPS pass (helper functions for ABC9).
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
Parameter \LUT = 16'0110100110010110
Parameter \I3_IS_CI = 1'1
Found cached RTLIL representation for module `$paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1'.
ABC RESULTS:              $lut cells:      184
ABC RESULTS:   $__ICE40_CARRY_WRAPPER cells:      121
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       56
Removing temp directory.

2.45. Executing ICE40_WRAPCARRY pass (wrap carries).

2.46. Executing TECHMAP pass (map to technology primitives).

2.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

2.46.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 108 unused cells and 2130 unused wires.

2.47. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      237
  1-LUT               43
  2-LUT               86
  3-LUT               32
  4-LUT               76

Eliminating LUTs.
Number of LUTs:      237
  1-LUT               43
  2-LUT               86
  3-LUT               32
  4-LUT               76

Combining LUTs.
Number of LUTs:      228
  1-LUT               43
  2-LUT               77
  3-LUT               32
  4-LUT               76

Eliminated 0 LUTs.
Combined 9 LUTs.
<suppressed ~1186 debug messages>

2.48. Executing TECHMAP pass (map to technology primitives).

2.48.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.48.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010100010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001101111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000011101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100111011001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010000010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001001100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000001001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110101110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101010110000 for cells of type $lut.
No more expansions possible.
<suppressed ~1060 debug messages>
Removed 0 unused cells and 465 unused wires.

2.49. Executing AUTONAME pass.
Renamed 15153 objects in module toplevel_pll (91 iterations).
<suppressed ~795 debug messages>

2.50. Executing HIERARCHY pass (managing design hierarchy).

2.50.1. Analyzing design hierarchy..
Top module:  \toplevel_pll

2.50.2. Analyzing design hierarchy..
Top module:  \toplevel_pll
Removed 0 unused modules.

2.51. Printing statistics.

=== toplevel_pll ===

   Number of wires:                325
   Number of wire bits:            532
   Number of public wires:         325
   Number of public wire bits:     532
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                507
     SB_CARRY                      116
     SB_DFFE                        73
     SB_DFFER                       46
     SB_DFFESR                       4
     SB_DFFR                         4
     SB_DFFS                         1
     SB_DFFSR                       32
     SB_DFFSS                        2
     SB_LUT4                       228
     SB_PLL40_CORE                   1

2.52. Executing CHECK pass (checking for obvious problems).
checking module toplevel_pll..
found and reported 0 problems.

2.53. Executing BLIF backend.

2.54. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 76698df8d6, CPU: user 4.79s system 0.09s, MEM: 36.92 MB peak
Yosys 0.9+1706 (git sha1 7cc9d487, clang 7.0.1-8+rpi3+deb10u2 -fPIC -Os)
Time spent: 16% 22x opt_expr (0 sec), 13% 21x opt_clean (0 sec), ...
