{"files":[{"patch":"@@ -7177,2 +7177,2 @@\n-\/\/ Four combinations of vector registers each for vselect_from_two_vectors_HS_Neon and\n-\/\/ vselect_from_two_vectors are chosen at random (two from volatile and two from non-volatile set)\n+\/\/ Four combinations of vector registers each for vselect_from_two_vectors_neon and\n+\/\/ vselect_from_two_vectors_sve are chosen at random (two from volatile and two from non-volatile set)\n@@ -7184,1 +7184,1 @@\n-instruct vselect_from_two_vectors_Neon_10_11(vReg dst, vReg_V10 src1, vReg_V11 src2,\n+instruct vselect_from_two_vectors_neon_10_11(vReg dst, vReg_V10 src1, vReg_V11 src2,\n@@ -7200,1 +7200,1 @@\n-instruct vselect_from_two_vectors_Neon_12_13(vReg dst, vReg_V12 src1, vReg_V13 src2,\n+instruct vselect_from_two_vectors_neon_12_13(vReg dst, vReg_V12 src1, vReg_V13 src2,\n@@ -7216,1 +7216,1 @@\n-instruct vselect_from_two_vectors_Neon_17_18(vReg dst, vReg_V17 src1, vReg_V18 src2,\n+instruct vselect_from_two_vectors_neon_17_18(vReg dst, vReg_V17 src1, vReg_V18 src2,\n@@ -7232,1 +7232,1 @@\n-instruct vselect_from_two_vectors_Neon_23_24(vReg dst, vReg_V23 src1, vReg_V24 src2,\n+instruct vselect_from_two_vectors_neon_23_24(vReg dst, vReg_V23 src1, vReg_V24 src2,\n@@ -7250,1 +7250,1 @@\n-instruct vselect_from_two_vectors_SVE_10_11(vReg dst, vReg_V10 src1, vReg_V11 src2,\n+instruct vselect_from_two_vectors_sve_10_11(vReg dst, vReg_V10 src1, vReg_V11 src2,\n@@ -7266,1 +7266,1 @@\n-instruct vselect_from_two_vectors_SVE_12_13(vReg dst, vReg_V12 src1, vReg_V13 src2,\n+instruct vselect_from_two_vectors_sve_12_13(vReg dst, vReg_V12 src1, vReg_V13 src2,\n@@ -7282,1 +7282,1 @@\n-instruct vselect_from_two_vectors_SVE_17_18(vReg dst, vReg_V17 src1, vReg_V18 src2,\n+instruct vselect_from_two_vectors_sve_17_18(vReg dst, vReg_V17 src1, vReg_V18 src2,\n@@ -7298,1 +7298,1 @@\n-instruct vselect_from_two_vectors_SVE_23_24(vReg dst, vReg_V23 src1, vReg_V24 src2,\n+instruct vselect_from_two_vectors_sve_23_24(vReg dst, vReg_V23 src1, vReg_V24 src2,\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad","additions":10,"deletions":10,"binary":false,"changes":20,"status":"modified"},{"patch":"@@ -5159,2 +5159,2 @@\n-\/\/ Four combinations of vector registers each for vselect_from_two_vectors_HS_Neon and\n-\/\/ vselect_from_two_vectors are chosen at random (two from volatile and two from non-volatile set)\n+\/\/ Four combinations of vector registers each for vselect_from_two_vectors_neon and\n+\/\/ vselect_from_two_vectors_sve are chosen at random (two from volatile and two from non-volatile set)\n@@ -5167,1 +5167,1 @@\n-instruct vselect_from_two_vectors_Neon_$1_$2(vReg dst, vReg_V$1 src1, vReg_V$2 src2,\n+instruct vselect_from_two_vectors_neon_$1_$2(vReg dst, vReg_V$1 src1, vReg_V$2 src2,\n@@ -5188,1 +5188,1 @@\n-instruct vselect_from_two_vectors_SVE_$1_$2(vReg dst, vReg_V$1 src1, vReg_V$2 src2,\n+instruct vselect_from_two_vectors_sve_$1_$2(vReg dst, vReg_V$1 src1, vReg_V$2 src2,\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}