<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>hls</spirit:library>
  <spirit:name>v_vsampler</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis_video</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_TID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDEST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_TDEST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_TSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_TKEEP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_TUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis_video</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_TID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDEST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_TDEST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_TSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_TKEEP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_TUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ap_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ap_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AP_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AP_RST_N.LAYERED_METADATA"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ap_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ap_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AP_CLK.ASSOCIATED_RESET">ap_rst_n</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AP_CLK.ASSOCIATED_BUSIF">s_axis_video:m_axis_video</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AP_CLK.LAYERED_METADATA"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>v_vsampler</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>20a47133</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_miscfiles</spirit:name>
        <spirit:displayName>Miscellaneous</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:misc.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_miscfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0f05e113</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_block_diagram</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_block_diagram_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6ebd95c3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d02ecf42</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0f05e113</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ap_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ap_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.S_AXIS_WIDTH&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_TKEEP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.S_AXIS_BYTES&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_TSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.S_AXIS_BYTES&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_TUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_TID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_TDEST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXIS_WIDTH&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_TKEEP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXIS_BYTES&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_TSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXIS_BYTES&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_TUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_TID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_TDEST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>SAMPLES_PER_CLOCK</spirit:name>
        <spirit:displayName>Samples Per Clock</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SAMPLES_PER_CLOCK">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAXIMUM_DATA_WIDTH</spirit:name>
        <spirit:displayName>Maximum Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAXIMUM_DATA_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAXIMUM_NUMBER_OF_COLUMNS</spirit:name>
        <spirit:displayName>Maximum Number Of Columns</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAXIMUM_NUMBER_OF_COLUMNS">1920</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAXIMUM_NUMBER_OF_ROWS</spirit:name>
        <spirit:displayName>Maximum Number Of Rows</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAXIMUM_NUMBER_OF_ROWS">1080</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>S_AXIS_WIDTH</spirit:name>
        <spirit:displayName>S Axis Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.S_AXIS_WIDTH">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>S_AXIS_BYTES</spirit:name>
        <spirit:displayName>S Axis Bytes</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.S_AXIS_BYTES">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>M_AXIS_WIDTH</spirit:name>
        <spirit:displayName>M Axis Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M_AXIS_WIDTH">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>M_AXIS_BYTES</spirit:name>
        <spirit:displayName>M Axis Bytes</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M_AXIS_BYTES">3</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_dd2843c6</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_f1407c6a</spirit:name>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>10</spirit:enumeration>
      <spirit:enumeration>12</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_5a42c110</spirit:name>
      <spirit:enumeration spirit:text="YUV_4:2:2:">0</spirit:enumeration>
      <spirit:enumeration spirit:text="YUV_4:4:4:">1</spirit:enumeration>
      <spirit:enumeration spirit:text="RGB">2</spirit:enumeration>
      <spirit:enumeration spirit:text="YUV_4:2:0:">3</spirit:enumeration>
      <spirit:enumeration spirit:text="YUVA_4:2:2:">4</spirit:enumeration>
      <spirit:enumeration spirit:text="YUVA_4:4:4:">5</spirit:enumeration>
      <spirit:enumeration spirit:text="RGBA">6</spirit:enumeration>
      <spirit:enumeration spirit:text="YUVA_4:2:0:">7</spirit:enumeration>
      <spirit:enumeration spirit:text="YUVD_4:2:2:">8</spirit:enumeration>
      <spirit:enumeration spirit:text="YUVD_4:4:4:">9</spirit:enumeration>
      <spirit:enumeration spirit:text="RGBD">10</spirit:enumeration>
      <spirit:enumeration spirit:text="SMPTE_352_YUV_4:2:0:">11</spirit:enumeration>
      <spirit:enumeration spirit:text="Mono_/_Sensor">12</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>constraints/vsampler_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/v_vsampler_2ppc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/v_vsampler_1ppc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/v_vsampler.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/v_vsampler_8ppc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/v_vsampler_4ppc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7b5b388b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_miscfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>misc/logo.png</spirit:name>
        <spirit:userFileType>image</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_block_diagram_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/v_vsampler_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cb412f9e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>misc/logo.png</spirit:name>
        <spirit:userFileType>image</spirit:userFileType>
        <spirit:userFileType>LOGO</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>An IP generated by Vivado HLS</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>SAMPLES_PER_CLOCK</spirit:name>
      <spirit:displayName>Samples Per Clock</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SAMPLES_PER_CLOCK" spirit:choiceRef="choice_list_dd2843c6">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAXIMUM_DATA_WIDTH</spirit:name>
      <spirit:displayName>Maximum Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAXIMUM_DATA_WIDTH" spirit:choiceRef="choice_list_f1407c6a">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAXIMUM_NUMBER_OF_COLUMNS</spirit:name>
      <spirit:displayName>Maximum Number Of Columns</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAXIMUM_NUMBER_OF_COLUMNS" spirit:minimum="64" spirit:maximum="16384" spirit:rangeType="long">1920</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAXIMUM_NUMBER_OF_ROWS</spirit:name>
      <spirit:displayName>Maximum Number Of Rows</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAXIMUM_NUMBER_OF_ROWS" spirit:minimum="64" spirit:maximum="16384" spirit:rangeType="long">1080</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">v_vsampler_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>clk_period</spirit:name>
      <spirit:displayName>Clk Period</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.clk_period">10</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.clk_period">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>machine</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.machine">64</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.machine">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>combinational</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.combinational">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.combinational">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>latency</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.latency">undef</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.latency">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>II</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.II">x</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.II">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>VIDEO_FORMAT</spirit:name>
      <spirit:displayName>Video Format</spirit:displayName>
      <spirit:value spirit:format="long"spirit:resolve="user" spirit:id="PARAM_VALUE.VIDEO_FORMAT" spirit:choiceRef="choice_pairs_5a42c110" spirit:order="4" spirit:configGroups="1 NoDisplay">2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>v_vsampler</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-06-07T12:17:40Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da98f21_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40eac381_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac0252d_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570017b6_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d0072a_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e305fc6_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6ee822_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e3770e_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df41d2_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aaa3e5e_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1defb499_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23847c13_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3825ace9_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd71786_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad74b1c_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc1bd38_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e12e95_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7590f200_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58949c0b_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa0c0a8_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ee654a_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a789931_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b51068c_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ef71b5_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795e4e7d_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375fe76c_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7f6434_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123fc9b9_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b59c2_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43dc0f82_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71eeca9b_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f44bd16_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b36e24_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf0aea0_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ec991f_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cad40b_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0a51e7_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a24504_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660444e1_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643167ad_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ee150a_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306f42c2_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3402254_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332cec99_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da6d369_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3c5146_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bb33d1_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a388c79_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66016aa9_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34623f9e_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a783fa6_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c391e56_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76590cb5_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4bb84d_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f20b560_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1bcefa_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3581f2c1_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260a2174_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3700af75_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b369067_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcb2b29_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3176bb65_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b99417_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c237cd_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146bd25b_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f44875b_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5290f45c_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9d4ff9_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1b4bba_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b1a743_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65bed3af_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583ca878_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297034_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a70594_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2752fdd4_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f652a79_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72343a68_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbdddbb_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ebbbd6_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316203c4_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248d7275_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc04a0e_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ab771e_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e84632e_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c0dbf2c_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166a129_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d7e51_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a059fe_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5000c211_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d9c274_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c341fb4_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcaa171_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62415eec_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78084c0e_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583ed0e_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfed144_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24891ee5_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c9757f_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/HLS/repo/vsampler/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299a1be2_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Baidu_GMSL3/2CG_Ima_ACQ_V3/test_rotate/vivado/ip_repo/ip/v_vsampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb58bec_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Baidu_GMSL3/2CG_Ima_ACQ_V3/test_rotate/vivado/ip_repo/ip/v_vsampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772ec4ec_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Baidu_GMSL3/2CG_Ima_ACQ_V3/test_rotate/vivado/ip_repo/ip/v_vsampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb89a12_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Baidu_GMSL3/2CG_Ima_ACQ_V3/test_rotate/vivado/ip_repo/ip/v_vsampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfac08f_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Baidu_GMSL3/2CG_Ima_ACQ_V3/test_rotate/vivado/ip_repo/ip/v_vsampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c70ddee_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Baidu_GMSL3/2CG_Ima_ACQ_V3/test_rotate/vivado/ip_repo/ip/v_vsampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a3663b_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Baidu_GMSL3/2CG_Ima_ACQ_V3/test_rotate/vivado/ip_repo/ip/v_vsampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de6f915_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Baidu_GMSL3/2CG_Ima_ACQ_V3/test_rotate/vivado/ip_repo/ip/v_vsampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2136bb_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Baidu_GMSL3/2CG_Ima_ACQ_V3/test_rotate/vivado/ip_repo/ip/v_vsampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639bd2b_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Baidu_GMSL3/2CG_Ima_ACQ_V3/test_rotate/vivado/ip_repo/ip/v_vsampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b7da9b_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Baidu_GMSL3/2CG_Ima_ACQ_V3/test_rotate/vivado/ip_repo/ip/v_vsampler</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c5ea680f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6591148c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9c0e8bab"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f89873be"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8e90d03f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
