// Seed: 103532324
module module_0 (
    input  tri1 id_0,
    output wand id_1
);
  wire id_3 = id_3;
  wor id_4;
  supply1 id_5;
  always begin
    @(posedge id_5)
    @(1'b0 or negedge id_0) begin
      id_5 = id_4;
    end
  end
  wire id_6;
  assign id_4 = 1;
  assign id_5 = id_5;
  supply1 id_7 = id_4;
  wire id_8 = id_3;
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    output wand id_3,
    output tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    output uwire id_9,
    output tri0 id_10,
    output tri1 id_11,
    input tri id_12,
    output tri0 id_13,
    input supply1 id_14,
    output tri0 id_15
);
  assign id_13 = 0;
  nand (id_10, id_12, id_2, id_14, id_1, id_0, id_6, id_8, id_7);
  module_0(
      id_6, id_10
  );
endmodule
