
---------- Begin Simulation Statistics ----------
final_tick                                 1003853000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71853                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868348                       # Number of bytes of host memory used
host_op_rate                                    89042                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.92                       # Real time elapsed on the host
host_tick_rate                               72128903                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1239245                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001004                       # Number of seconds simulated
sim_ticks                                  1003853000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.088297                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   79059                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                81430                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3299                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            138508                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14737                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           15470                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              733                       # Number of indirect misses.
system.cpu.branchPred.lookups                  208812                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27833                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          360                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    222225                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   214003                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2550                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     198266                       # Number of branches committed
system.cpu.commit.bw_lim_events                 37123                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            8314                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           32791                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1005122                       # Number of instructions committed
system.cpu.commit.committedOps                1244367                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1622815                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.766795                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.664362                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1140288     70.27%     70.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       220047     13.56%     83.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       103077      6.35%     90.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        47900      2.95%     93.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        32159      1.98%     95.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        16972      1.05%     96.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        12757      0.79%     96.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12492      0.77%     97.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        37123      2.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1622815                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                26776                       # Number of function calls committed.
system.cpu.commit.int_insts                   1167498                       # Number of committed integer instructions.
system.cpu.commit.loads                        233266                       # Number of loads committed
system.cpu.commit.membars                        8272                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          199      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           771377     61.99%     62.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4167      0.33%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             473      0.04%     62.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             999      0.08%     62.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             796      0.06%     62.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            576      0.05%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          233266     18.75%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         232507     18.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1244367                       # Class of committed instruction
system.cpu.commit.refs                         465773                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      6366                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1239245                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.007707                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.007707                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                282137                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   753                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                79003                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1287024                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1109527                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    224288                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2668                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2077                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  9879                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      208812                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    168984                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        334617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2655                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          300                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1053844                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6834                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.104005                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1290111                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             121629                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.524899                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1628499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.797753                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.119281                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1381592     84.84%     84.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    22021      1.35%     86.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    23236      1.43%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28897      1.77%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24887      1.53%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    22460      1.38%     92.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    28469      1.75%     94.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    14202      0.87%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    82735      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1628499                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       207364                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      1719278                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      2202036                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        49429                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      30927806                       # number of prefetches that crossed the page
system.cpu.idleCycles                          379208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2844                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   202065                       # Number of branches executed
system.cpu.iew.exec_nop                          5203                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.631049                       # Inst execution rate
system.cpu.iew.exec_refs                       476624                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     234638                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4101                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                238581                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               8356                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               455                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               236403                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1277378                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                241986                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2977                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1266961                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4926                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2668                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4968                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1562                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             9654                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         3963                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5313                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3886                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             51                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2330                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            514                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    910994                       # num instructions consuming a value
system.cpu.iew.wb_count                       1258631                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571562                       # average fanout of values written-back
system.cpu.iew.wb_producers                    520690                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.626900                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1260739                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1555817                       # number of integer regfile reads
system.cpu.int_regfile_writes                  921732                       # number of integer regfile writes
system.cpu.ipc                               0.498081                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.498081                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               213      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                784796     61.80%     61.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4172      0.33%     62.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     62.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     62.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     62.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     62.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     62.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  503      0.04%     62.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1081      0.09%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  849      0.07%     62.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 603      0.05%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               242624     19.11%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              235092     18.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1269947                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       11504                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009059                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     894      7.77%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     34      0.30%      8.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     21      0.18%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3049     26.50%     34.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7506     65.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1274181                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4165789                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1251859                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1296614                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1263819                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1269947                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                8356                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           32898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               255                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             42                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        21820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1628499                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.779827                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.540307                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1131080     69.46%     69.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              205830     12.64%     82.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               83998      5.16%     87.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               79659      4.89%     92.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               57720      3.54%     95.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               28078      1.72%     97.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               20597      1.26%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10004      0.61%     99.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               11533      0.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1628499                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.632536                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   7057                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              14354                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         6772                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              8508                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             15100                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            22009                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               238581                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              236403                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  971591                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  33093                       # number of misc regfile writes
system.cpu.numCycles                          2007707                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.rename.BlockCycles                    8806                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1134989                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    115                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1115846                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     72                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    49                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1850028                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1282653                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1174077                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    227778                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  24273                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2668                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 42569                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    39064                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1568935                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         230832                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              13439                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     78475                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           8353                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups            1                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups             8521                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2861745                       # The number of ROB reads
system.cpu.rob.rob_writes                     2560105                       # The number of ROB writes
system.cpu.timesIdled                           32507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     7558                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    4508                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3848                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       122148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       245383                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1538                       # Transaction distribution
system.membus.trans_dist::ReadExReq               495                       # Transaction distribution
system.membus.trans_dist::ReadExResp              495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1538                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1815                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       130112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  130112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3848                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3848    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3848                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4561000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10807250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            120892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       120172                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             330                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             527                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120237                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          656                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1815                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1815                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       360640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                368614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     15385792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       180928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15566720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoopTraffic                       320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           123237                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000487                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022060                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 123177     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     60      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             123237                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          262128785                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2727910                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         180355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            18.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                47241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  298                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        71843                       # number of demand (read+write) hits
system.l2.demand_hits::total                   119382                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               47241                       # number of overall hits
system.l2.overall_hits::.cpu.data                 298                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        71843                       # number of overall hits
system.l2.overall_hits::total                  119382                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                885                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2033                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1148                       # number of overall misses
system.l2.overall_misses::.cpu.data               885                       # number of overall misses
system.l2.overall_misses::total                  2033                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     89093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     74003500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        163097000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     89093500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     74003500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       163097000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            48389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        71843                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               121415                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           48389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        71843                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              121415                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.023724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.748098                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016744                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.023724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.748098                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016744                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77607.578397                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83619.774011                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80224.790949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77607.578397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83619.774011                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80224.790949                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2033                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2033                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     77613001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     65152003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    142765004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     77613001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     65152003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    142765004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.023724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.748098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016744                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.023724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.748098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016744                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67607.143728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73618.082486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70223.809149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67607.143728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73618.082486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70223.809149                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1644                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1644                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1644                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1644                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       120112                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           120112                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       120112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       120112                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    32                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 495                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     40312500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      40312500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.939279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81439.393939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81439.393939                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     35361003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35361003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.939279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71436.369697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71436.369697                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          47241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        71843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             119084                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     89093500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89093500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        48389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        71843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         120232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.023724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77607.578397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77607.578397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77613001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77613001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.023724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67607.143728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67607.143728                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     33691000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33691000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.594512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.594512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86387.179487                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86387.179487                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     29791000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29791000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.594512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76387.179487                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76387.179487                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         1815                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1815                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1815                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1815                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1815                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1815                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     34855500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     34855500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19204.132231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19204.132231                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2402.566625                       # Cycle average of tags in use
system.l2.tags.total_refs                      243503                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3140                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     77.548726                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     657.966739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1058.653210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       685.946676                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.020933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.073321                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.095825                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1965684                       # Number of tag accesses
system.l2.tags.data_accesses                  1965684                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          73472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          56640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             130112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        73472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         73472                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2033                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          73189999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          56422604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             129612603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     73189999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         73189999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         73189999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         56422604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            129612603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000587000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4264                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2033                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2033                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     20916500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                59035250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10288.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29038.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1480                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2033                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.478261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.296649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.877238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          191     34.60%     34.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          206     37.32%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45      8.15%     80.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           35      6.34%     86.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      2.90%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      3.44%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      2.17%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.91%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      4.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          552                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 130112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  130112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       129.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    129.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1003302500                       # Total gap between requests
system.mem_ctrls.avgGap                     493508.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        73472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        56640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 73189998.934106886387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 56422603.707913406193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30349250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28686000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26436.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32413.56                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    72.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1692180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               899415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6318900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78673920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        228266760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        193255200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          509106375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.152317                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    500352000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     33280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    470221000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2256240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1195425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8196720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78673920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        353254080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         88002720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          531579105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.538792                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    225640750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     33280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    744932250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       117010                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           117010                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       117010                       # number of overall hits
system.cpu.icache.overall_hits::total          117010                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        51972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          51972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        51972                       # number of overall misses
system.cpu.icache.overall_misses::total         51972                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    869541480                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    869541480                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    869541480                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    869541480                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       168982                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       168982                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       168982                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       168982                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.307559                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.307559                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.307559                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.307559                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16730.960517                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16730.960517                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16730.960517                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16730.960517                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5733                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               613                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.352365                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             63469                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       120172                       # number of writebacks
system.cpu.icache.writebacks::total            120172                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3580                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3580                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3580                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3580                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        48392                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        48392                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        48392                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        71845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       120237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    774728483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    774728483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    774728483                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    868628291                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1643356774                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.286374                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.286374                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.286374                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.711537                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16009.433026                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16009.433026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16009.433026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12090.309569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13667.646182                       # average overall mshr miss latency
system.cpu.icache.replacements                 120172                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       117010                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          117010                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        51972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         51972                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    869541480                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    869541480                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       168982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       168982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.307559                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.307559                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16730.960517                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16730.960517                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3580                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3580                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        48392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        48392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    774728483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    774728483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.286374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.286374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16009.433026                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16009.433026                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        71845                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        71845                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    868628291                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    868628291                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12090.309569                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12090.309569                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.816362                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              237246                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            120236                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.973169                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    24.569962                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    39.246400                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.383906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.613225                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            458200                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           458200                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       434774                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           434774                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       439083                       # number of overall hits
system.cpu.dcache.overall_hits::total          439083                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4459                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4459                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4664                       # number of overall misses
system.cpu.dcache.overall_misses::total          4664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    220078974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    220078974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    220078974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    220078974                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       439233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       439233                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       443747                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       443747                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010152                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010152                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010510                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49356.127831                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49356.127831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47186.743997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47186.743997                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32451                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1842                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.617264                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1644                       # number of writebacks
system.cpu.dcache.writebacks::total              1644                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1662                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1662                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3000                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    124619519                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    124619519                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    136430519                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    136430519                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006368                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006368                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006761                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006761                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44554.708259                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44554.708259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45476.839667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45476.839667                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1974                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       214110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          214110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          871                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           871                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       214981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       214981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56566.016073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56566.016073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25724500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25724500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56786.975717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56786.975717                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       220664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    112031913                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    112031913                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       222446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       222446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62868.638047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62868.638047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     41922958                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     41922958                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77923.713755                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77923.713755                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4309                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4309                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          205                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          205                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         4514                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4514                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.045414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          203                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          203                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11811000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11811000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.044971                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.044971                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 58182.266010                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 58182.266010                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     58778061                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     58778061                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32545.991694                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32545.991694                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     56972061                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     56972061                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31545.991694                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31545.991694                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        12000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         8287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         8287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        12000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8272                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8272                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8272                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8272                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           942.187129                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              458641                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2998                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            152.982322                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   942.187129                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.920105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.920105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1003                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            923610                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           923610                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1003853000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1003853000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
