# Basic wire, direct link true to output.
#
# TRUE ---> OUTPUT

.chipsets:
true in causeerror
output out

.links:
in:1 out:1
