// Seed: 1232741098
module module_0 (
    input wire id_0
    , id_19,
    output tri1 id_1,
    output supply0 id_2,
    output wand id_3,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wor id_7,
    output tri1 id_8,
    output tri id_9,
    output tri0 id_10,
    input wor id_11,
    input tri id_12,
    input tri module_0,
    output uwire id_14,
    input tri1 id_15,
    input wor id_16,
    input wor id_17
);
  wire [1 : ""] id_20;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    output wand  id_2
);
  wire id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1
  );
  assign id_0 = 1;
  always_comb @(-1 or id_4) begin : LABEL_0
    id_0 = 1;
  end
endmodule
