<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mn10300 › proc-mn2ws0050 › proc-init.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>proc-init.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* MN2WS0050 processor initialisation</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>

<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/uaccess.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;linux/atomic.h&gt;</span>
<span class="cp">#include &lt;asm/smp.h&gt;</span>
<span class="cp">#include &lt;asm/pgalloc.h&gt;</span>
<span class="cp">#include &lt;asm/busctl-regs.h&gt;</span>
<span class="cp">#include &lt;unit/timex.h&gt;</span>
<span class="cp">#include &lt;asm/fpu.h&gt;</span>
<span class="cp">#include &lt;asm/rtc.h&gt;</span>

<span class="cp">#define MEMCONF __SYSREGC(0xdf800400, u32)</span>

<span class="cm">/*</span>
<span class="cm"> * initialise the on-silicon processor peripherals</span>
<span class="cm"> */</span>
<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">processor_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">loop</span><span class="p">;</span>

	<span class="cm">/* set up the exception table first */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mh">0x000</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="mh">0x400</span><span class="p">;</span> <span class="n">loop</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">loop</span><span class="p">,</span> <span class="n">__common_exception</span><span class="p">);</span>

	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_ITLBMISS</span><span class="p">,</span>		<span class="n">itlb_miss</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_DTLBMISS</span><span class="p">,</span>		<span class="n">dtlb_miss</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_IAERROR</span><span class="p">,</span>		<span class="n">itlb_aerror</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_DAERROR</span><span class="p">,</span>		<span class="n">dtlb_aerror</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_BUSERROR</span><span class="p">,</span>		<span class="n">raw_bus_error</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_DOUBLE_FAULT</span><span class="p">,</span>	<span class="n">double_fault</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_FPU_DISABLED</span><span class="p">,</span>	<span class="n">fpu_disabled</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_SYSCALL0</span><span class="p">,</span>		<span class="n">system_call</span><span class="p">);</span>

	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_NMI</span><span class="p">,</span>		<span class="n">nmi_handler</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_WDT</span><span class="p">,</span>		<span class="n">nmi_handler</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_IRQ_LEVEL0</span><span class="p">,</span>	<span class="n">irq_handler</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_IRQ_LEVEL1</span><span class="p">,</span>	<span class="n">irq_handler</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_IRQ_LEVEL2</span><span class="p">,</span>	<span class="n">irq_handler</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_IRQ_LEVEL3</span><span class="p">,</span>	<span class="n">irq_handler</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_IRQ_LEVEL4</span><span class="p">,</span>	<span class="n">irq_handler</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_IRQ_LEVEL5</span><span class="p">,</span>	<span class="n">irq_handler</span><span class="p">);</span>
	<span class="n">__set_intr_stub</span><span class="p">(</span><span class="n">EXCEP_IRQ_LEVEL6</span><span class="p">,</span>	<span class="n">irq_handler</span><span class="p">);</span>

	<span class="n">IVAR0</span> <span class="o">=</span> <span class="n">EXCEP_IRQ_LEVEL0</span><span class="p">;</span>
	<span class="n">IVAR1</span> <span class="o">=</span> <span class="n">EXCEP_IRQ_LEVEL1</span><span class="p">;</span>
	<span class="n">IVAR2</span> <span class="o">=</span> <span class="n">EXCEP_IRQ_LEVEL2</span><span class="p">;</span>
	<span class="n">IVAR3</span> <span class="o">=</span> <span class="n">EXCEP_IRQ_LEVEL3</span><span class="p">;</span>
	<span class="n">IVAR4</span> <span class="o">=</span> <span class="n">EXCEP_IRQ_LEVEL4</span><span class="p">;</span>
	<span class="n">IVAR5</span> <span class="o">=</span> <span class="n">EXCEP_IRQ_LEVEL5</span><span class="p">;</span>
	<span class="n">IVAR6</span> <span class="o">=</span> <span class="n">EXCEP_IRQ_LEVEL6</span><span class="p">;</span>

<span class="cp">#ifndef CONFIG_MN10300_HAS_CACHE_SNOOP</span>
	<span class="n">mn10300_dcache_flush_inv</span><span class="p">();</span>
	<span class="n">mn10300_icache_inv</span><span class="p">();</span>
<span class="cp">#endif</span>

	<span class="cm">/* disable all interrupts and set to priority 6 (lowest) */</span>
<span class="cp">#ifdef	CONFIG_SMP</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">GxICR_NUM_IRQS</span><span class="p">;</span> <span class="n">loop</span><span class="o">++</span><span class="p">)</span>
		<span class="n">GxICR</span><span class="p">(</span><span class="n">loop</span><span class="p">)</span> <span class="o">=</span> <span class="n">GxICR_LEVEL_6</span> <span class="o">|</span> <span class="n">GxICR_DETECT</span><span class="p">;</span>
<span class="cp">#else	</span><span class="cm">/* !CONFIG_SMP */</span><span class="cp"></span>
	<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">NR_IRQS</span><span class="p">;</span> <span class="n">loop</span><span class="o">++</span><span class="p">)</span>
		<span class="n">GxICR</span><span class="p">(</span><span class="n">loop</span><span class="p">)</span> <span class="o">=</span> <span class="n">GxICR_LEVEL_6</span> <span class="o">|</span> <span class="n">GxICR_DETECT</span><span class="p">;</span>
<span class="cp">#endif	</span><span class="cm">/* !CONFIG_SMP */</span><span class="cp"></span>

	<span class="cm">/* clear the timers */</span>
	<span class="n">TM0MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM1MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM2MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM3MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM4MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM5MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM6MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM6MDA</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM6MDB</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM7MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM8MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM9MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM10MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM11MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM12MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM13MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM14MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">TM15MD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">calibrate_clock</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * determine the memory size and base from the memory controller regs</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">get_mem_info</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">mem_base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">mem_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">memconf</span> <span class="o">=</span> <span class="n">MEMCONF</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* order: MByte */</span>

	<span class="o">*</span><span class="n">mem_base</span> <span class="o">=</span> <span class="mh">0x90000000</span><span class="p">;</span> <span class="cm">/* fixed address */</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">memconf</span> <span class="o">&amp;</span> <span class="mh">0x00000003</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x01</span>:
		<span class="n">size</span> <span class="o">=</span> <span class="mi">256</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>		<span class="cm">/* 256 Mbit per chip */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x02</span>:
		<span class="n">size</span> <span class="o">=</span> <span class="mi">512</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>		<span class="cm">/* 512 Mbit per chip */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x03</span>:
		<span class="n">size</span> <span class="o">=</span> <span class="mi">1024</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/*   1 Gbit per chip */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Invalid SDRAM size&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;DDR2-SDRAM: %luMB x 2 @%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="o">*</span><span class="n">mem_base</span><span class="p">);</span>

	<span class="o">*</span><span class="n">mem_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
