===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1735 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2884 ( 18.5%)    0.2884 ( 24.6%)  FIR Parser
    0.6483 ( 41.5%)    0.3967 ( 33.8%)  'firrtl.circuit' Pipeline
    0.1021 (  6.5%)    0.0571 (  4.9%)    'firrtl.module' Pipeline
    0.1020 (  6.5%)    0.0571 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0082 (  0.5%)    0.0082 (  0.7%)    InferWidths
    0.0474 (  3.0%)    0.0474 (  4.0%)    LowerFIRRTLTypes
    0.4556 ( 29.2%)    0.2508 ( 21.4%)    'firrtl.module' Pipeline
    0.0716 (  4.6%)    0.0409 (  3.5%)      ExpandWhens
    0.3839 ( 24.6%)    0.2098 ( 17.9%)      SimpleCanonicalizer
    0.0301 (  1.9%)    0.0301 (  2.6%)    IMConstProp
    0.0026 (  0.2%)    0.0026 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0047 (  0.3%)    0.0029 (  0.2%)    'firrtl.module' Pipeline
    0.0047 (  0.3%)    0.0029 (  0.2%)      CheckWidths
    0.1735 ( 11.1%)    0.1735 ( 14.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.2557 ( 16.4%)    0.1355 ( 11.5%)  'hw.module' Pipeline
    0.0041 (  0.3%)    0.0031 (  0.3%)    HWCleanup
    0.1234 (  7.9%)    0.0639 (  5.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1282 (  8.2%)    0.0685 (  5.8%)    SimpleCanonicalizer
    0.0160 (  1.0%)    0.0160 (  1.4%)  HWLegalizeNames
    0.0378 (  2.4%)    0.0216 (  1.8%)  'hw.module' Pipeline
    0.0377 (  2.4%)    0.0215 (  1.8%)    PrettifyVerilog
    0.1407 (  9.0%)    0.1407 ( 12.0%)  Output
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.5614 (100.0%)    1.1735 (100.0%)  Total

{
  totalTime: 1.184,
  maxMemory: 75956224
}
