********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jul  3 2020
DATE   : 2020-07-03.21:20:52
COMMAND: -cd verilog/src/unisims PLLE2_ADV.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l PLLE2_ADV.v.log

[ERR:UH0700] PLLE2_ADV.v:56: Unsupported expression "<n<> u<0> t<Null_rule> p<53310> s<53309> l<56>> `timescale 1 ps / 1 ps
".

[ERR:UH0700] PLLE2_ADV.v:56: Unsupported expression "<n<> u<3> t<Description> p<53309> c<2> s<6> l<56>> `timescale 1 ps / 1 ps
".

[NTE:CP0309] PLLE2_ADV.v:102: Implicit port type (wire) for "CLKFBOUT",
there are 9 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

