Protel Design System Design Rule Check
PCB File : C:\Users\Mason\Documents\MARCS\marcs\Altium\MARCS Project\MARCS.PcbDoc
Date     : 12/1/2018
Time     : 11:29:45 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 5mil) Between Track (1905mil,825mil)(1905mil,900mil) on Top Layer And Pad F1-1(1905mil,900mil) on Top Layer 
Rule Violations :1

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.473mil < 10mil) Between Pad USB_PWR-3(3046.5mil,348.791mil) on Multi-Layer And Pad USB_PWR-4(3077.996mil,301.547mil) on Multi-Layer [Top Solder] Mask Sliver [5.473mil] / [Bottom Solder] Mask Sliver [5.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.474mil < 10mil) Between Pad USB_PWR-5(3109.492mil,348.791mil) on Multi-Layer And Pad USB_PWR-4(3077.996mil,301.547mil) on Multi-Layer [Top Solder] Mask Sliver [5.473mil] / [Bottom Solder] Mask Sliver [5.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.473mil < 10mil) Between Pad USB_PWR-1(2983.508mil,348.791mil) on Multi-Layer And Pad USB_PWR-2(3015.004mil,301.547mil) on Multi-Layer [Top Solder] Mask Sliver [5.473mil] / [Bottom Solder] Mask Sliver [5.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.474mil < 10mil) Between Pad USB_PWR-3(3046.5mil,348.791mil) on Multi-Layer And Pad USB_PWR-2(3015.004mil,301.547mil) on Multi-Layer [Top Solder] Mask Sliver [5.473mil] / [Bottom Solder] Mask Sliver [5.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad TX2_I2C-2(5367.5mil,4320.5mil) on Multi-Layer And Pad TX2_I2C-3(5367.5mil,4370.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad TX2_I2C-1(5367.5mil,4270.5mil) on Multi-Layer And Pad TX2_I2C-2(5367.5mil,4320.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-8(2320mil,3435mil) on Multi-Layer And Pad JTAG-10(2370mil,3435mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-9(2370mil,3385mil) on Multi-Layer And Pad JTAG-10(2370mil,3435mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-7(2320mil,3385mil) on Multi-Layer And Pad JTAG-9(2370mil,3385mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-7(2320mil,3385mil) on Multi-Layer And Pad JTAG-8(2320mil,3435mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-6(2270mil,3435mil) on Multi-Layer And Pad JTAG-8(2320mil,3435mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-5(2270mil,3385mil) on Multi-Layer And Pad JTAG-7(2320mil,3385mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-4(2220mil,3435mil) on Multi-Layer And Pad JTAG-6(2270mil,3435mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-5(2270mil,3385mil) on Multi-Layer And Pad JTAG-6(2270mil,3435mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-3(2220mil,3385mil) on Multi-Layer And Pad JTAG-5(2270mil,3385mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-2(2170mil,3435mil) on Multi-Layer And Pad JTAG-4(2220mil,3435mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-3(2220mil,3385mil) on Multi-Layer And Pad JTAG-4(2220mil,3435mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-1(2170mil,3385mil) on Multi-Layer And Pad JTAG-3(2220mil,3385mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad JTAG-1(2170mil,3385mil) on Multi-Layer And Pad JTAG-2(2170mil,3435mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C4-3(6567.5mil,4320.5mil) on Multi-Layer And Pad I2C4-4(6567.5mil,4370.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C4-3(6567.5mil,4320.5mil) on Multi-Layer And Pad I2C4-2(6567.5mil,4270.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C4-1(6567.5mil,4220.5mil) on Multi-Layer And Pad I2C4-2(6567.5mil,4270.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C3-3(6267.5mil,4320.5mil) on Multi-Layer And Pad I2C3-4(6267.5mil,4370.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C3-3(6267.5mil,4320.5mil) on Multi-Layer And Pad I2C3-2(6267.5mil,4270.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C3-1(6267.5mil,4220.5mil) on Multi-Layer And Pad I2C3-2(6267.5mil,4270.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C2-3(5967.5mil,4320.5mil) on Multi-Layer And Pad I2C2-4(5967.5mil,4370.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C2-3(5967.5mil,4320.5mil) on Multi-Layer And Pad I2C2-2(5967.5mil,4270.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C2-1(5967.5mil,4220.5mil) on Multi-Layer And Pad I2C2-2(5967.5mil,4270.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C1-3(5667.5mil,4320.5mil) on Multi-Layer And Pad I2C1-4(5667.5mil,4370.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C1-3(5667.5mil,4320.5mil) on Multi-Layer And Pad I2C1-2(5667.5mil,4270.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad I2C1-1(5667.5mil,4220.5mil) on Multi-Layer And Pad I2C1-2(5667.5mil,4270.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Fan4-2(6566.5mil,462.5mil) on Multi-Layer And Pad Fan4-3(6616.5mil,462.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Fan4-1(6516.5mil,462.5mil) on Multi-Layer And Pad Fan4-2(6566.5mil,462.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Fan3-2(6566.5mil,762.5mil) on Multi-Layer And Pad Fan3-3(6616.5mil,762.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Fan3-1(6516.5mil,762.5mil) on Multi-Layer And Pad Fan3-2(6566.5mil,762.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Fan2-2(331.5mil,462.5mil) on Multi-Layer And Pad Fan2-3(281.5mil,462.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Fan2-1(381.5mil,462.5mil) on Multi-Layer And Pad Fan2-2(331.5mil,462.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Fan1-2(331.5mil,762.5mil) on Multi-Layer And Pad Fan1-3(281.5mil,762.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Fan1-1(381.5mil,762.5mil) on Multi-Layer And Pad Fan1-2(331.5mil,762.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-3(3642.5mil,4070.5mil) on Multi-Layer And Pad Encoder Connector-8(3692.5mil,4070.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-9(3692.5mil,4120.5mil) on Multi-Layer And Pad Encoder Connector-8(3692.5mil,4070.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-7(3692.5mil,4020.5mil) on Multi-Layer And Pad Encoder Connector-8(3692.5mil,4070.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-1(3642.5mil,3970.5mil) on Multi-Layer And Pad Encoder Connector-6(3692.5mil,3970.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-7(3692.5mil,4020.5mil) on Multi-Layer And Pad Encoder Connector-6(3692.5mil,3970.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-2(3642.5mil,4020.5mil) on Multi-Layer And Pad Encoder Connector-7(3692.5mil,4020.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-4(3642.5mil,4120.5mil) on Multi-Layer And Pad Encoder Connector-9(3692.5mil,4120.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-10(3692.5mil,4170.5mil) on Multi-Layer And Pad Encoder Connector-9(3692.5mil,4120.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-5(3642.5mil,4170.5mil) on Multi-Layer And Pad Encoder Connector-10(3692.5mil,4170.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-4(3642.5mil,4120.5mil) on Multi-Layer And Pad Encoder Connector-5(3642.5mil,4170.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-3(3642.5mil,4070.5mil) on Multi-Layer And Pad Encoder Connector-4(3642.5mil,4120.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-3(3642.5mil,4070.5mil) on Multi-Layer And Pad Encoder Connector-2(3642.5mil,4020.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Encoder Connector-1(3642.5mil,3970.5mil) on Multi-Layer And Pad Encoder Connector-2(3642.5mil,4020.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad CAN Connector-2(6668.5mil,3575mil) on Multi-Layer And Pad CAN Connector-3(6718.5mil,3575mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad CAN Connector-1(6618.5mil,3575mil) on Multi-Layer And Pad CAN Connector-2(6668.5mil,3575mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-9(3267.5mil,4120.5mil) on Multi-Layer And Pad Analog Breakout Connector-8(3267.5mil,4070.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-7(3267.5mil,4020.5mil) on Multi-Layer And Pad Analog Breakout Connector-8(3267.5mil,4070.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-3(3217.5mil,4070.5mil) on Multi-Layer And Pad Analog Breakout Connector-8(3267.5mil,4070.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-7(3267.5mil,4020.5mil) on Multi-Layer And Pad Analog Breakout Connector-6(3267.5mil,3970.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-1(3217.5mil,3970.5mil) on Multi-Layer And Pad Analog Breakout Connector-6(3267.5mil,3970.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-2(3217.5mil,4020.5mil) on Multi-Layer And Pad Analog Breakout Connector-7(3267.5mil,4020.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-10(3267.5mil,4170.5mil) on Multi-Layer And Pad Analog Breakout Connector-9(3267.5mil,4120.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-4(3217.5mil,4120.5mil) on Multi-Layer And Pad Analog Breakout Connector-9(3267.5mil,4120.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-5(3217.5mil,4170.5mil) on Multi-Layer And Pad Analog Breakout Connector-10(3267.5mil,4170.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-4(3217.5mil,4120.5mil) on Multi-Layer And Pad Analog Breakout Connector-5(3217.5mil,4170.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-3(3217.5mil,4070.5mil) on Multi-Layer And Pad Analog Breakout Connector-4(3217.5mil,4120.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-3(3217.5mil,4070.5mil) on Multi-Layer And Pad Analog Breakout Connector-2(3217.5mil,4020.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Analog Breakout Connector-1(3217.5mil,3970.5mil) on Multi-Layer And Pad Analog Breakout Connector-2(3217.5mil,4020.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Additional Analog 4-2(4992.5mil,4320.5mil) on Multi-Layer And Pad Additional Analog 4-3(4992.5mil,4370.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Additional Analog 4-1(4992.5mil,4270.5mil) on Multi-Layer And Pad Additional Analog 4-2(4992.5mil,4320.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Additional Analog 3-2(4692.5mil,4320.5mil) on Multi-Layer And Pad Additional Analog 3-3(4692.5mil,4370.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Additional Analog 3-1(4692.5mil,4270.5mil) on Multi-Layer And Pad Additional Analog 3-2(4692.5mil,4320.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Additional Analog 2-2(4392.5mil,4320.5mil) on Multi-Layer And Pad Additional Analog 2-3(4392.5mil,4370.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Additional Analog 2-1(4392.5mil,4270.5mil) on Multi-Layer And Pad Additional Analog 2-2(4392.5mil,4320.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Additional Analog 1-2(4092.5mil,4320.5mil) on Multi-Layer And Pad Additional Analog 1-3(4092.5mil,4370.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad Additional Analog 1-1(4092.5mil,4270.5mil) on Multi-Layer And Pad Additional Analog 1-2(4092.5mil,4320.5mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad SPI-5(331.5mil,3575mil) on Multi-Layer And Pad SPI-6(281.5mil,3575mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad SPI-4(381.5mil,3575mil) on Multi-Layer And Pad SPI-5(331.5mil,3575mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad SPI-2(481.5mil,3575mil) on Multi-Layer And Pad SPI-3(431.5mil,3575mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad SPI-4(381.5mil,3575mil) on Multi-Layer And Pad SPI-3(431.5mil,3575mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad SPI-2(481.5mil,3575mil) on Multi-Layer And Pad SPI-1(531.5mil,3575mil) on Multi-Layer [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-15(3182.138mil,3707.315mil) on Top Layer And Pad Analog Breakout ADC-14(3207.728mil,3707.315mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-13(3233.319mil,3707.315mil) on Top Layer And Pad Analog Breakout ADC-14(3207.728mil,3707.315mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-12(3258.909mil,3707.315mil) on Top Layer And Pad Analog Breakout ADC-13(3233.319mil,3707.315mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-11(3284.5mil,3707.315mil) on Top Layer And Pad Analog Breakout ADC-12(3258.909mil,3707.315mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-10(3310.09mil,3707.315mil) on Top Layer And Pad Analog Breakout ADC-11(3284.5mil,3707.315mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-9(3335.681mil,3707.315mil) on Top Layer And Pad Analog Breakout ADC-10(3310.09mil,3707.315mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-2(3182.138mil,3465mil) on Top Layer And Pad Analog Breakout ADC-1(3156.547mil,3465mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-3(3207.728mil,3465mil) on Top Layer And Pad Analog Breakout ADC-2(3182.138mil,3465mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-4(3233.319mil,3465mil) on Top Layer And Pad Analog Breakout ADC-3(3207.728mil,3465mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-5(3258.909mil,3465mil) on Top Layer And Pad Analog Breakout ADC-4(3233.319mil,3465mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-6(3284.5mil,3465mil) on Top Layer And Pad Analog Breakout ADC-5(3258.909mil,3465mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-7(3310.09mil,3465mil) on Top Layer And Pad Analog Breakout ADC-6(3284.5mil,3465mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-8(3335.681mil,3465mil) on Top Layer And Pad Analog Breakout ADC-7(3310.09mil,3465mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Analog Breakout ADC-15(3182.138mil,3707.315mil) on Top Layer And Pad Analog Breakout ADC-16(3156.547mil,3707.315mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-15(4294.409mil,3820mil) on Top Layer And Pad AO_ADC-14(4320mil,3820mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-13(4345.591mil,3820mil) on Top Layer And Pad AO_ADC-14(4320mil,3820mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-12(4371.181mil,3820mil) on Top Layer And Pad AO_ADC-13(4345.591mil,3820mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-11(4396.772mil,3820mil) on Top Layer And Pad AO_ADC-12(4371.181mil,3820mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-10(4422.362mil,3820mil) on Top Layer And Pad AO_ADC-11(4396.772mil,3820mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-9(4447.953mil,3820mil) on Top Layer And Pad AO_ADC-10(4422.362mil,3820mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-2(4294.409mil,3577.685mil) on Top Layer And Pad AO_ADC-1(4268.819mil,3577.685mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-3(4320mil,3577.685mil) on Top Layer And Pad AO_ADC-2(4294.409mil,3577.685mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-4(4345.591mil,3577.685mil) on Top Layer And Pad AO_ADC-3(4320mil,3577.685mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-5(4371.181mil,3577.685mil) on Top Layer And Pad AO_ADC-4(4345.591mil,3577.685mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-6(4396.772mil,3577.685mil) on Top Layer And Pad AO_ADC-5(4371.181mil,3577.685mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-7(4422.362mil,3577.685mil) on Top Layer And Pad AO_ADC-6(4396.772mil,3577.685mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-8(4447.953mil,3577.685mil) on Top Layer And Pad AO_ADC-7(4422.362mil,3577.685mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad AO_ADC-15(4294.409mil,3820mil) on Top Layer And Pad AO_ADC-16(4268.819mil,3820mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-15(3596.638mil,3724.815mil) on Top Layer And Pad Encoder ADC-14(3622.228mil,3724.815mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-13(3647.819mil,3724.815mil) on Top Layer And Pad Encoder ADC-14(3622.228mil,3724.815mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-12(3673.409mil,3724.815mil) on Top Layer And Pad Encoder ADC-13(3647.819mil,3724.815mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-11(3699mil,3724.815mil) on Top Layer And Pad Encoder ADC-12(3673.409mil,3724.815mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-10(3724.59mil,3724.815mil) on Top Layer And Pad Encoder ADC-11(3699mil,3724.815mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-9(3750.181mil,3724.815mil) on Top Layer And Pad Encoder ADC-10(3724.59mil,3724.815mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-2(3596.638mil,3482.5mil) on Top Layer And Pad Encoder ADC-1(3571.047mil,3482.5mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-3(3622.228mil,3482.5mil) on Top Layer And Pad Encoder ADC-2(3596.638mil,3482.5mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-4(3647.819mil,3482.5mil) on Top Layer And Pad Encoder ADC-3(3622.228mil,3482.5mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-5(3673.409mil,3482.5mil) on Top Layer And Pad Encoder ADC-4(3647.819mil,3482.5mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-6(3699mil,3482.5mil) on Top Layer And Pad Encoder ADC-5(3673.409mil,3482.5mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-7(3724.59mil,3482.5mil) on Top Layer And Pad Encoder ADC-6(3699mil,3482.5mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-8(3750.181mil,3482.5mil) on Top Layer And Pad Encoder ADC-7(3724.59mil,3482.5mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.024mil < 10mil) Between Pad Encoder ADC-15(3596.638mil,3724.815mil) on Top Layer And Pad Encoder ADC-16(3571.047mil,3724.815mil) on Top Layer [Top Solder] Mask Sliver [5.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Via (1905mil,825mil) from Top Layer to Bottom Layer And Pad F1-1(1905mil,900mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad GPS_Power-2(4717.401mil,2052.638mil) on Top Layer And Pad GPS_Power-1(4680mil,2052.638mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad GPS_Power-3(4754.803mil,2052.638mil) on Top Layer And Pad GPS_Power-2(4717.401mil,2052.638mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
Rule Violations :125

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (845mil,4330mil)(845mil,4410mil) on Top Overlay And Pad USBHub-1(885mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (845mil,4330mil)(1025mil,4330mil) on Top Overlay And Pad USBHub-1(885mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1025mil,4330mil)(1025mil,4410mil) on Top Overlay And Pad USBHub-2(985mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (845mil,4330mil)(1025mil,4330mil) on Top Overlay And Pad USBHub-2(985mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1305mil,4330mil)(1305mil,4410mil) on Top Overlay And Pad TX2 Power-1(1345mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1305mil,4330mil)(1485mil,4330mil) on Top Overlay And Pad TX2 Power-1(1345mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1485mil,4330mil)(1485mil,4410mil) on Top Overlay And Pad TX2 Power-2(1445mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1305mil,4330mil)(1485mil,4330mil) on Top Overlay And Pad TX2 Power-2(1445mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6480mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-10(6520mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6660mil,1905mil) on Top Overlay And Pad Signal MDD10A.5/6-10(6520mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6480mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-9(6520mil,2045mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6660mil,1905mil) on Top Overlay And Pad Signal MDD10A.5/6-5(6620mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,2385mil)(6660mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-1(6620mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6480mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-6(6520mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,2385mil)(6660mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-6(6520mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6480mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-7(6520mil,2245mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6480mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-8(6520mil,2145mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6580mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-5(6620mil,2755mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6660mil,2715mil) on Top Overlay And Pad Signal MDD10A.4-5(6620mil,2755mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6580mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-4(6620mil,2855mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6580mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-3(6620mil,2955mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6580mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-2(6620mil,3055mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6580mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-1(6620mil,3155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,3195mil)(6660mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-1(6620mil,3155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,2385mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-10(480mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1905mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-10(480mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1905mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-9(480mil,2245mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,2385mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-5(380mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1905mil)(520mil,1905mil) on Top Overlay And Pad Signal MDD10A.2/3-1(380mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1905mil)(520mil,1905mil) on Top Overlay And Pad Signal MDD10A.2/3-6(480mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1905mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-6(480mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1905mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-7(480mil,2045mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1905mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-8(480mil,2145mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (420mil,2715mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-5(380mil,3155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,3195mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-5(380mil,3155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (420mil,2715mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-4(380mil,3055mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (420mil,2715mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-3(380mil,2955mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (420mil,2715mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-2(380mil,2855mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (420mil,2715mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-1(380mil,2755mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,2715mil)(420mil,2715mil) on Top Overlay And Pad Signal MDD10A.1-1(380mil,2755mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1575mil)(6660mil,1575mil) on Top Overlay And Pad Power MDD10A.4-6-1(6620mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1295mil)(6660mil,1295mil) on Top Overlay And Pad Power MDD10A.4-6-3(6620mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1295mil)(6480mil,1575mil) on Top Overlay And Pad Power MDD10A.4-6-4(6520mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1575mil)(6660mil,1575mil) on Top Overlay And Pad Power MDD10A.4-6-4(6520mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1295mil)(6480mil,1575mil) on Top Overlay And Pad Power MDD10A.4-6-5(6520mil,1435mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1295mil)(6480mil,1575mil) on Top Overlay And Pad Power MDD10A.4-6-6(6520mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1295mil)(6660mil,1295mil) on Top Overlay And Pad Power MDD10A.4-6-6(6520mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1295mil)(520mil,1295mil) on Top Overlay And Pad Power MDD10A.1-3-1(380mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1575mil)(520mil,1575mil) on Top Overlay And Pad Power MDD10A.1-3-3(380mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1295mil)(520mil,1295mil) on Top Overlay And Pad Power MDD10A.1-3-4(480mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1295mil)(520mil,1575mil) on Top Overlay And Pad Power MDD10A.1-3-4(480mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1295mil)(520mil,1575mil) on Top Overlay And Pad Power MDD10A.1-3-5(480mil,1435mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1575mil)(520mil,1575mil) on Top Overlay And Pad Power MDD10A.1-3-6(480mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1295mil)(520mil,1575mil) on Top Overlay And Pad Power MDD10A.1-3-6(480mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.667mil < 10mil) Between Track (2317.539mil,433.11mil)(2317.539mil,465mil) on Top Overlay And Pad LiPo--2(2317.539mil,465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.667mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.667mil < 10mil) Between Track (1435.039mil,433.11mil)(1435.039mil,465mil) on Top Overlay And Pad LiPo+-2(1435.039mil,465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.667mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "I2C4" (6594.5mil,3896.5mil) on Top Overlay And Pad I2C4-G1(6567.5mil,4118.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "I2C3" (6296.5mil,3896.5mil) on Top Overlay And Pad I2C3-G1(6267.5mil,4118.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "I2C2" (5995.5mil,3893.5mil) on Top Overlay And Pad I2C2-G1(5967.5mil,4118.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "I2C1" (5696.5mil,3915.5mil) on Top Overlay And Pad I2C1-G1(5667.5mil,4118.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (385mil,4330mil)(385mil,4410mil) on Top Overlay And Pad Antenna-1(425mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (385mil,4330mil)(565mil,4330mil) on Top Overlay And Pad Antenna-1(425mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (565mil,4330mil)(565mil,4410mil) on Top Overlay And Pad Antenna-2(525mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (385mil,4330mil)(565mil,4330mil) on Top Overlay And Pad Antenna-2(525mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1765mil,4330mil)(1765mil,4410mil) on Top Overlay And Pad Additional 12V-1(1805mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1765mil,4330mil)(1945mil,4330mil) on Top Overlay And Pad Additional 12V-1(1805mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1945mil,4330mil)(1945mil,4410mil) on Top Overlay And Pad Additional 12V-2(1905mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1765mil,4330mil)(1945mil,4330mil) on Top Overlay And Pad Additional 12V-2(1905mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2685mil,4330mil)(2685mil,4410mil) on Top Overlay And Pad Additional 5V_2-1(2725mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2685mil,4330mil)(2865mil,4330mil) on Top Overlay And Pad Additional 5V_2-1(2725mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2865mil,4330mil)(2865mil,4410mil) on Top Overlay And Pad Additional 5V_2-2(2825mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2685mil,4330mil)(2865mil,4330mil) on Top Overlay And Pad Additional 5V_2-2(2825mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2225mil,4330mil)(2225mil,4410mil) on Top Overlay And Pad Additional 5V_1-1(2265mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2225mil,4330mil)(2405mil,4330mil) on Top Overlay And Pad Additional 5V_1-1(2265mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2405mil,4330mil)(2405mil,4410mil) on Top Overlay And Pad Additional 5V_1-2(2365mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2225mil,4330mil)(2405mil,4330mil) on Top Overlay And Pad Additional 5V_1-2(2365mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14471mil,6945mil)(14471mil,6805mil) on Top Overlay And Pad R28-1(14506mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14541mil,6805mil)(14541mil,6945mil) on Top Overlay And Pad R28-1(14506mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14471mil,6805mil)(14541mil,6805mil) on Top Overlay And Pad R28-1(14506mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14471mil,6945mil)(14471mil,6805mil) on Top Overlay And Pad R28-2(14506mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14541mil,6805mil)(14541mil,6945mil) on Top Overlay And Pad R28-2(14506mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14471mil,6945mil)(14541mil,6945mil) on Top Overlay And Pad R28-2(14506mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9810mil,5645mil)(9810mil,5505mil) on Top Overlay And Pad R27-1(9845mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9810mil,5505mil)(9880mil,5505mil) on Top Overlay And Pad R27-1(9845mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9880mil,5505mil)(9880mil,5645mil) on Top Overlay And Pad R27-1(9845mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9810mil,5645mil)(9810mil,5505mil) on Top Overlay And Pad R27-2(9845mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9810mil,5645mil)(9880mil,5645mil) on Top Overlay And Pad R27-2(9845mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9880mil,5505mil)(9880mil,5645mil) on Top Overlay And Pad R27-2(9845mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9580mil,5645mil)(9580mil,5505mil) on Top Overlay And Pad R26-1(9615mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9650mil,5505mil)(9650mil,5645mil) on Top Overlay And Pad R26-1(9615mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9580mil,5505mil)(9650mil,5505mil) on Top Overlay And Pad R26-1(9615mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9580mil,5645mil)(9580mil,5505mil) on Top Overlay And Pad R26-2(9615mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9650mil,5505mil)(9650mil,5645mil) on Top Overlay And Pad R26-2(9615mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9580mil,5645mil)(9650mil,5645mil) on Top Overlay And Pad R26-2(9615mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9351mil,5645mil)(9351mil,5505mil) on Top Overlay And Pad R25-1(9386mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9421mil,5505mil)(9421mil,5645mil) on Top Overlay And Pad R25-1(9386mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9351mil,5505mil)(9421mil,5505mil) on Top Overlay And Pad R25-1(9386mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9351mil,5645mil)(9351mil,5505mil) on Top Overlay And Pad R25-2(9386mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9421mil,5505mil)(9421mil,5645mil) on Top Overlay And Pad R25-2(9386mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9351mil,5645mil)(9421mil,5645mil) on Top Overlay And Pad R25-2(9386mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9121mil,5645mil)(9121mil,5505mil) on Top Overlay And Pad R24-1(9156mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9191mil,5505mil)(9191mil,5645mil) on Top Overlay And Pad R24-1(9156mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9121mil,5505mil)(9191mil,5505mil) on Top Overlay And Pad R24-1(9156mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9121mil,5645mil)(9121mil,5505mil) on Top Overlay And Pad R24-2(9156mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9191mil,5505mil)(9191mil,5645mil) on Top Overlay And Pad R24-2(9156mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (9121mil,5645mil)(9191mil,5645mil) on Top Overlay And Pad R24-2(9156mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11440mil,5645mil)(11440mil,5505mil) on Top Overlay And Pad R23-1(11475mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11510mil,5505mil)(11510mil,5645mil) on Top Overlay And Pad R23-1(11475mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11440mil,5505mil)(11510mil,5505mil) on Top Overlay And Pad R23-1(11475mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11440mil,5645mil)(11440mil,5505mil) on Top Overlay And Pad R23-2(11475mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11510mil,5505mil)(11510mil,5645mil) on Top Overlay And Pad R23-2(11475mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11440mil,5645mil)(11510mil,5645mil) on Top Overlay And Pad R23-2(11475mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11210mil,5645mil)(11210mil,5505mil) on Top Overlay And Pad R22-1(11245mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11280mil,5505mil)(11280mil,5645mil) on Top Overlay And Pad R22-1(11245mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11210mil,5505mil)(11280mil,5505mil) on Top Overlay And Pad R22-1(11245mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11210mil,5645mil)(11210mil,5505mil) on Top Overlay And Pad R22-2(11245mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11280mil,5505mil)(11280mil,5645mil) on Top Overlay And Pad R22-2(11245mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11210mil,5645mil)(11280mil,5645mil) on Top Overlay And Pad R22-2(11245mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11071mil,5505mil)(11071mil,5645mil) on Top Overlay And Pad R21-1(11036mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11001mil,5505mil)(11071mil,5505mil) on Top Overlay And Pad R21-1(11036mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11001mil,5645mil)(11001mil,5505mil) on Top Overlay And Pad R21-1(11036mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11071mil,5505mil)(11071mil,5645mil) on Top Overlay And Pad R21-2(11036mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11001mil,5645mil)(11071mil,5645mil) on Top Overlay And Pad R21-2(11036mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11001mil,5645mil)(11001mil,5505mil) on Top Overlay And Pad R21-2(11036mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10771mil,5645mil)(10771mil,5505mil) on Top Overlay And Pad R20-1(10806mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10771mil,5505mil)(10841mil,5505mil) on Top Overlay And Pad R20-1(10806mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10841mil,5505mil)(10841mil,5645mil) on Top Overlay And Pad R20-1(10806mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10771mil,5645mil)(10771mil,5505mil) on Top Overlay And Pad R20-2(10806mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10771mil,5645mil)(10841mil,5645mil) on Top Overlay And Pad R20-2(10806mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10841mil,5505mil)(10841mil,5645mil) on Top Overlay And Pad R20-2(10806mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12110mil,5645mil)(12110mil,5505mil) on Top Overlay And Pad R19-1(12145mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12180mil,5505mil)(12180mil,5645mil) on Top Overlay And Pad R19-1(12145mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12110mil,5505mil)(12180mil,5505mil) on Top Overlay And Pad R19-1(12145mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12110mil,5645mil)(12110mil,5505mil) on Top Overlay And Pad R19-2(12145mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12180mil,5505mil)(12180mil,5645mil) on Top Overlay And Pad R19-2(12145mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12110mil,5645mil)(12180mil,5645mil) on Top Overlay And Pad R19-2(12145mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11890mil,5645mil)(11890mil,5505mil) on Top Overlay And Pad R18-1(11925mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11890mil,5505mil)(11960mil,5505mil) on Top Overlay And Pad R18-1(11925mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11960mil,5505mil)(11960mil,5645mil) on Top Overlay And Pad R18-1(11925mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11890mil,5645mil)(11890mil,5505mil) on Top Overlay And Pad R18-2(11925mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11890mil,5645mil)(11960mil,5645mil) on Top Overlay And Pad R18-2(11925mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11960mil,5505mil)(11960mil,5645mil) on Top Overlay And Pad R18-2(11925mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11670mil,5645mil)(11670mil,5505mil) on Top Overlay And Pad R17-1(11705mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11740mil,5505mil)(11740mil,5645mil) on Top Overlay And Pad R17-1(11705mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11670mil,5505mil)(11740mil,5505mil) on Top Overlay And Pad R17-1(11705mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11670mil,5645mil)(11670mil,5505mil) on Top Overlay And Pad R17-2(11705mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11740mil,5505mil)(11740mil,5645mil) on Top Overlay And Pad R17-2(11705mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11670mil,5645mil)(11740mil,5645mil) on Top Overlay And Pad R17-2(11705mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12770mil,5645mil)(12770mil,5505mil) on Top Overlay And Pad R16-1(12805mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12840mil,5505mil)(12840mil,5645mil) on Top Overlay And Pad R16-1(12805mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12770mil,5505mil)(12840mil,5505mil) on Top Overlay And Pad R16-1(12805mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12770mil,5645mil)(12770mil,5505mil) on Top Overlay And Pad R16-2(12805mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12840mil,5505mil)(12840mil,5645mil) on Top Overlay And Pad R16-2(12805mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12770mil,5645mil)(12840mil,5645mil) on Top Overlay And Pad R16-2(12805mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12550mil,5645mil)(12550mil,5505mil) on Top Overlay And Pad R15-1(12585mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12620mil,5505mil)(12620mil,5645mil) on Top Overlay And Pad R15-1(12585mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12550mil,5505mil)(12620mil,5505mil) on Top Overlay And Pad R15-1(12585mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12550mil,5645mil)(12550mil,5505mil) on Top Overlay And Pad R15-2(12585mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12620mil,5505mil)(12620mil,5645mil) on Top Overlay And Pad R15-2(12585mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12550mil,5645mil)(12620mil,5645mil) on Top Overlay And Pad R15-2(12585mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12330mil,5645mil)(12330mil,5505mil) on Top Overlay And Pad R14-1(12365mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12400mil,5505mil)(12400mil,5645mil) on Top Overlay And Pad R14-1(12365mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12330mil,5505mil)(12400mil,5505mil) on Top Overlay And Pad R14-1(12365mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12330mil,5645mil)(12330mil,5505mil) on Top Overlay And Pad R14-2(12365mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12400mil,5505mil)(12400mil,5645mil) on Top Overlay And Pad R14-2(12365mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12330mil,5645mil)(12400mil,5645mil) on Top Overlay And Pad R14-2(12365mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13630mil,5645mil)(13630mil,5505mil) on Top Overlay And Pad R13-1(13665mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13700mil,5505mil)(13700mil,5645mil) on Top Overlay And Pad R13-1(13665mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13630mil,5505mil)(13700mil,5505mil) on Top Overlay And Pad R13-1(13665mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13630mil,5645mil)(13630mil,5505mil) on Top Overlay And Pad R13-2(13665mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13700mil,5505mil)(13700mil,5645mil) on Top Overlay And Pad R13-2(13665mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13630mil,5645mil)(13700mil,5645mil) on Top Overlay And Pad R13-2(13665mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13410mil,5645mil)(13410mil,5505mil) on Top Overlay And Pad R12-1(13445mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13480mil,5505mil)(13480mil,5645mil) on Top Overlay And Pad R12-1(13445mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13410mil,5505mil)(13480mil,5505mil) on Top Overlay And Pad R12-1(13445mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13410mil,5645mil)(13410mil,5505mil) on Top Overlay And Pad R12-2(13445mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13480mil,5505mil)(13480mil,5645mil) on Top Overlay And Pad R12-2(13445mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13410mil,5645mil)(13480mil,5645mil) on Top Overlay And Pad R12-2(13445mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13205mil,5565mil)(13205mil,5635mil) on Top Overlay And Pad R11-1(13235mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13205mil,5635mil)(13345mil,5635mil) on Top Overlay And Pad R11-1(13235mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13205mil,5565mil)(13345mil,5565mil) on Top Overlay And Pad R11-1(13235mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13345mil,5565mil)(13345mil,5635mil) on Top Overlay And Pad R11-2(13315mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13205mil,5635mil)(13345mil,5635mil) on Top Overlay And Pad R11-2(13315mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13205mil,5565mil)(13345mil,5565mil) on Top Overlay And Pad R11-2(13315mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12990mil,5645mil)(12990mil,5505mil) on Top Overlay And Pad R10-1(13025mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13060mil,5505mil)(13060mil,5645mil) on Top Overlay And Pad R10-1(13025mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12990mil,5505mil)(13060mil,5505mil) on Top Overlay And Pad R10-1(13025mil,5535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12990mil,5645mil)(12990mil,5505mil) on Top Overlay And Pad R10-2(13025mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13060mil,5505mil)(13060mil,5645mil) on Top Overlay And Pad R10-2(13025mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12990mil,5645mil)(13060mil,5645mil) on Top Overlay And Pad R10-2(13025mil,5615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12501mil,6945mil)(12501mil,6805mil) on Top Overlay And Pad C19-1(12536mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12571mil,6805mil)(12571mil,6945mil) on Top Overlay And Pad C19-1(12536mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12501mil,6805mil)(12571mil,6805mil) on Top Overlay And Pad C19-1(12536mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12501mil,6945mil)(12501mil,6805mil) on Top Overlay And Pad C19-2(12536mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12571mil,6805mil)(12571mil,6945mil) on Top Overlay And Pad C19-2(12536mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12501mil,6945mil)(12571mil,6945mil) on Top Overlay And Pad C19-2(12536mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12351mil,6805mil)(12351mil,6945mil) on Top Overlay And Pad C18-1(12316mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12281mil,6805mil)(12351mil,6805mil) on Top Overlay And Pad C18-1(12316mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12281mil,6945mil)(12281mil,6805mil) on Top Overlay And Pad C18-1(12316mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12351mil,6805mil)(12351mil,6945mil) on Top Overlay And Pad C18-2(12316mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12281mil,6945mil)(12351mil,6945mil) on Top Overlay And Pad C18-2(12316mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12281mil,6945mil)(12281mil,6805mil) on Top Overlay And Pad C18-2(12316mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12061mil,6945mil)(12061mil,6805mil) on Top Overlay And Pad C17-1(12096mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12131mil,6805mil)(12131mil,6945mil) on Top Overlay And Pad C17-1(12096mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12061mil,6805mil)(12131mil,6805mil) on Top Overlay And Pad C17-1(12096mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12061mil,6945mil)(12061mil,6805mil) on Top Overlay And Pad C17-2(12096mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12131mil,6805mil)(12131mil,6945mil) on Top Overlay And Pad C17-2(12096mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12061mil,6945mil)(12131mil,6945mil) on Top Overlay And Pad C17-2(12096mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11841mil,6945mil)(11841mil,6805mil) on Top Overlay And Pad C16-1(11876mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11911mil,6805mil)(11911mil,6945mil) on Top Overlay And Pad C16-1(11876mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11841mil,6805mil)(11911mil,6805mil) on Top Overlay And Pad C16-1(11876mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11841mil,6945mil)(11841mil,6805mil) on Top Overlay And Pad C16-2(11876mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11911mil,6805mil)(11911mil,6945mil) on Top Overlay And Pad C16-2(11876mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11841mil,6945mil)(11911mil,6945mil) on Top Overlay And Pad C16-2(11876mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13291mil,6945mil)(13291mil,6805mil) on Top Overlay And Pad C15-1(13326mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13361mil,6805mil)(13361mil,6945mil) on Top Overlay And Pad C15-1(13326mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13291mil,6805mil)(13361mil,6805mil) on Top Overlay And Pad C15-1(13326mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13291mil,6945mil)(13291mil,6805mil) on Top Overlay And Pad C15-2(13326mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13361mil,6805mil)(13361mil,6945mil) on Top Overlay And Pad C15-2(13326mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13291mil,6945mil)(13361mil,6945mil) on Top Overlay And Pad C15-2(13326mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13071mil,6945mil)(13071mil,6805mil) on Top Overlay And Pad C14-1(13106mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13141mil,6805mil)(13141mil,6945mil) on Top Overlay And Pad C14-1(13106mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13071mil,6805mil)(13141mil,6805mil) on Top Overlay And Pad C14-1(13106mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13071mil,6945mil)(13071mil,6805mil) on Top Overlay And Pad C14-2(13106mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13141mil,6805mil)(13141mil,6945mil) on Top Overlay And Pad C14-2(13106mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13071mil,6945mil)(13141mil,6945mil) on Top Overlay And Pad C14-2(13106mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13511mil,6945mil)(13511mil,6805mil) on Top Overlay And Pad C13-1(13546mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13581mil,6805mil)(13581mil,6945mil) on Top Overlay And Pad C13-1(13546mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13511mil,6805mil)(13581mil,6805mil) on Top Overlay And Pad C13-1(13546mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13511mil,6945mil)(13511mil,6805mil) on Top Overlay And Pad C13-2(13546mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13581mil,6805mil)(13581mil,6945mil) on Top Overlay And Pad C13-2(13546mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13511mil,6945mil)(13581mil,6945mil) on Top Overlay And Pad C13-2(13546mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14701mil,6945mil)(14701mil,6805mil) on Top Overlay And Pad C12-1(14736mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14771mil,6805mil)(14771mil,6945mil) on Top Overlay And Pad C12-1(14736mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14701mil,6805mil)(14771mil,6805mil) on Top Overlay And Pad C12-1(14736mil,6835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14701mil,6945mil)(14701mil,6805mil) on Top Overlay And Pad C12-2(14736mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14771mil,6805mil)(14771mil,6945mil) on Top Overlay And Pad C12-2(14736mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14701mil,6945mil)(14771mil,6945mil) on Top Overlay And Pad C12-2(14736mil,6915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10566mil,5565mil)(10566mil,5635mil) on Top Overlay And Pad C11-1(10596mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10566mil,5635mil)(10706mil,5635mil) on Top Overlay And Pad C11-1(10596mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10566mil,5565mil)(10706mil,5565mil) on Top Overlay And Pad C11-1(10596mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10706mil,5565mil)(10706mil,5635mil) on Top Overlay And Pad C11-2(10676mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10566mil,5635mil)(10706mil,5635mil) on Top Overlay And Pad C11-2(10676mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (10566mil,5565mil)(10706mil,5565mil) on Top Overlay And Pad C11-2(10676mil,5600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14368mil,2128mil)(14368mil,2198mil) on Top Overlay And Pad C1-2(14338mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14228mil,2128mil)(14368mil,2128mil) on Top Overlay And Pad C1-2(14338mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14228mil,2198mil)(14368mil,2198mil) on Top Overlay And Pad C1-2(14338mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14228mil,2128mil)(14228mil,2198mil) on Top Overlay And Pad C1-1(14258mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14228mil,2128mil)(14368mil,2128mil) on Top Overlay And Pad C1-1(14258mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14228mil,2198mil)(14368mil,2198mil) on Top Overlay And Pad C1-1(14258mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14563mil,2128mil)(14563mil,2198mil) on Top Overlay And Pad C2-2(14533mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14423mil,2128mil)(14563mil,2128mil) on Top Overlay And Pad C2-2(14533mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14423mil,2198mil)(14563mil,2198mil) on Top Overlay And Pad C2-2(14533mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14423mil,2128mil)(14423mil,2198mil) on Top Overlay And Pad C2-1(14453mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14423mil,2128mil)(14563mil,2128mil) on Top Overlay And Pad C2-1(14453mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (14423mil,2198mil)(14563mil,2198mil) on Top Overlay And Pad C2-1(14453mil,2163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15918mil,7428mil)(15918mil,7498mil) on Top Overlay And Pad C3-2(15888mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15778mil,7428mil)(15918mil,7428mil) on Top Overlay And Pad C3-2(15888mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15778mil,7498mil)(15918mil,7498mil) on Top Overlay And Pad C3-2(15888mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15778mil,7428mil)(15778mil,7498mil) on Top Overlay And Pad C3-1(15808mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15778mil,7428mil)(15918mil,7428mil) on Top Overlay And Pad C3-1(15808mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15778mil,7498mil)(15918mil,7498mil) on Top Overlay And Pad C3-1(15808mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15193mil,7428mil)(15193mil,7498mil) on Top Overlay And Pad C4-2(15163mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15053mil,7428mil)(15193mil,7428mil) on Top Overlay And Pad C4-2(15163mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15053mil,7498mil)(15193mil,7498mil) on Top Overlay And Pad C4-2(15163mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15053mil,7428mil)(15053mil,7498mil) on Top Overlay And Pad C4-1(15083mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15053mil,7428mil)(15193mil,7428mil) on Top Overlay And Pad C4-1(15083mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15053mil,7498mil)(15193mil,7498mil) on Top Overlay And Pad C4-1(15083mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15998mil,9282mil)(15998mil,9352mil) on Top Overlay And Pad C5-2(15968mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15858mil,9282mil)(15998mil,9282mil) on Top Overlay And Pad C5-2(15968mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15858mil,9352mil)(15998mil,9352mil) on Top Overlay And Pad C5-2(15968mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15858mil,9282mil)(15858mil,9352mil) on Top Overlay And Pad C5-1(15888mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15858mil,9282mil)(15998mil,9282mil) on Top Overlay And Pad C5-1(15888mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15858mil,9352mil)(15998mil,9352mil) on Top Overlay And Pad C5-1(15888mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16193mil,9282mil)(16193mil,9352mil) on Top Overlay And Pad C6-2(16163mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16053mil,9282mil)(16193mil,9282mil) on Top Overlay And Pad C6-2(16163mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16053mil,9352mil)(16193mil,9352mil) on Top Overlay And Pad C6-2(16163mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16053mil,9282mil)(16053mil,9352mil) on Top Overlay And Pad C6-1(16083mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16053mil,9282mil)(16193mil,9282mil) on Top Overlay And Pad C6-1(16083mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16053mil,9352mil)(16193mil,9352mil) on Top Overlay And Pad C6-1(16083mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15608mil,9282mil)(15608mil,9352mil) on Top Overlay And Pad C7-2(15578mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15468mil,9282mil)(15608mil,9282mil) on Top Overlay And Pad C7-2(15578mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15468mil,9352mil)(15608mil,9352mil) on Top Overlay And Pad C7-2(15578mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15468mil,9282mil)(15468mil,9352mil) on Top Overlay And Pad C7-1(15498mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15468mil,9282mil)(15608mil,9282mil) on Top Overlay And Pad C7-1(15498mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15468mil,9352mil)(15608mil,9352mil) on Top Overlay And Pad C7-1(15498mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15803mil,9282mil)(15803mil,9352mil) on Top Overlay And Pad C8-2(15773mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15663mil,9282mil)(15803mil,9282mil) on Top Overlay And Pad C8-2(15773mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15663mil,9352mil)(15803mil,9352mil) on Top Overlay And Pad C8-2(15773mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15663mil,9282mil)(15663mil,9352mil) on Top Overlay And Pad C8-1(15693mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15663mil,9282mil)(15803mil,9282mil) on Top Overlay And Pad C8-1(15693mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15663mil,9352mil)(15803mil,9352mil) on Top Overlay And Pad C8-1(15693mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15193mil,9282mil)(15193mil,9352mil) on Top Overlay And Pad C9-2(15163mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15053mil,9282mil)(15193mil,9282mil) on Top Overlay And Pad C9-2(15163mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15053mil,9352mil)(15193mil,9352mil) on Top Overlay And Pad C9-2(15163mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15053mil,9282mil)(15053mil,9352mil) on Top Overlay And Pad C9-1(15083mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15053mil,9282mil)(15193mil,9282mil) on Top Overlay And Pad C9-1(15083mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15053mil,9352mil)(15193mil,9352mil) on Top Overlay And Pad C9-1(15083mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15388mil,9282mil)(15388mil,9352mil) on Top Overlay And Pad C10-2(15358mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15248mil,9282mil)(15388mil,9282mil) on Top Overlay And Pad C10-2(15358mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15248mil,9352mil)(15388mil,9352mil) on Top Overlay And Pad C10-2(15358mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15248mil,9282mil)(15248mil,9352mil) on Top Overlay And Pad C10-1(15278mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15248mil,9282mil)(15388mil,9282mil) on Top Overlay And Pad C10-1(15278mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15248mil,9352mil)(15388mil,9352mil) on Top Overlay And Pad C10-1(15278mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16422mil,3678mil)(16422mil,3538mil) on Top Overlay And Pad C20-2(16457mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16492mil,3538mil)(16492mil,3678mil) on Top Overlay And Pad C20-2(16457mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16422mil,3678mil)(16492mil,3678mil) on Top Overlay And Pad C20-2(16457mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16422mil,3678mil)(16422mil,3538mil) on Top Overlay And Pad C20-1(16457mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16492mil,3538mil)(16492mil,3678mil) on Top Overlay And Pad C20-1(16457mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16422mil,3538mil)(16492mil,3538mil) on Top Overlay And Pad C20-1(16457mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16122mil,3608mil)(16122mil,3678mil) on Top Overlay And Pad C21-2(16092mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15982mil,3608mil)(16122mil,3608mil) on Top Overlay And Pad C21-2(16092mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15982mil,3678mil)(16122mil,3678mil) on Top Overlay And Pad C21-2(16092mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15982mil,3608mil)(15982mil,3678mil) on Top Overlay And Pad C21-1(16012mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15982mil,3608mil)(16122mil,3608mil) on Top Overlay And Pad C21-1(16012mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15982mil,3678mil)(16122mil,3678mil) on Top Overlay And Pad C21-1(16012mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16192mil,3678mil)(16192mil,3538mil) on Top Overlay And Pad C22-2(16227mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16262mil,3538mil)(16262mil,3678mil) on Top Overlay And Pad C22-2(16227mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16192mil,3678mil)(16262mil,3678mil) on Top Overlay And Pad C22-2(16227mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16192mil,3678mil)(16192mil,3538mil) on Top Overlay And Pad C22-1(16227mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16262mil,3538mil)(16262mil,3678mil) on Top Overlay And Pad C22-1(16227mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16192mil,3538mil)(16262mil,3538mil) on Top Overlay And Pad C22-1(16227mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13191mil,3678mil)(13191mil,3538mil) on Top Overlay And Pad C23-2(13226mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13261mil,3538mil)(13261mil,3678mil) on Top Overlay And Pad C23-2(13226mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13191mil,3678mil)(13261mil,3678mil) on Top Overlay And Pad C23-2(13226mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13191mil,3678mil)(13191mil,3538mil) on Top Overlay And Pad C23-1(13226mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13261mil,3538mil)(13261mil,3678mil) on Top Overlay And Pad C23-1(13226mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13191mil,3538mil)(13261mil,3538mil) on Top Overlay And Pad C23-1(13226mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12731mil,3678mil)(12731mil,3538mil) on Top Overlay And Pad C24-2(12766mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12801mil,3538mil)(12801mil,3678mil) on Top Overlay And Pad C24-2(12766mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12731mil,3678mil)(12801mil,3678mil) on Top Overlay And Pad C24-2(12766mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12731mil,3678mil)(12731mil,3538mil) on Top Overlay And Pad C24-1(12766mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12801mil,3538mil)(12801mil,3678mil) on Top Overlay And Pad C24-1(12766mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12731mil,3538mil)(12801mil,3538mil) on Top Overlay And Pad C24-1(12766mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12961mil,3678mil)(12961mil,3538mil) on Top Overlay And Pad C25-2(12996mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13031mil,3538mil)(13031mil,3678mil) on Top Overlay And Pad C25-2(12996mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12961mil,3678mil)(13031mil,3678mil) on Top Overlay And Pad C25-2(12996mil,3648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12961mil,3678mil)(12961mil,3538mil) on Top Overlay And Pad C25-1(12996mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (13031mil,3538mil)(13031mil,3678mil) on Top Overlay And Pad C25-1(12996mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12961mil,3538mil)(13031mil,3538mil) on Top Overlay And Pad C25-1(12996mil,3568mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18503mil,7428mil)(18503mil,7498mil) on Top Overlay And Pad R1-2(18473mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18363mil,7428mil)(18503mil,7428mil) on Top Overlay And Pad R1-2(18473mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18363mil,7498mil)(18503mil,7498mil) on Top Overlay And Pad R1-2(18473mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18363mil,7428mil)(18363mil,7498mil) on Top Overlay And Pad R1-1(18393mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18363mil,7428mil)(18503mil,7428mil) on Top Overlay And Pad R1-1(18393mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18363mil,7498mil)(18503mil,7498mil) on Top Overlay And Pad R1-1(18393mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18308mil,7428mil)(18308mil,7498mil) on Top Overlay And Pad R2-2(18278mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18168mil,7428mil)(18308mil,7428mil) on Top Overlay And Pad R2-2(18278mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18168mil,7498mil)(18308mil,7498mil) on Top Overlay And Pad R2-2(18278mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18168mil,7428mil)(18168mil,7498mil) on Top Overlay And Pad R2-1(18198mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18168mil,7428mil)(18308mil,7428mil) on Top Overlay And Pad R2-1(18198mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (18168mil,7498mil)(18308mil,7498mil) on Top Overlay And Pad R2-1(18198mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (16113mil,7428mil)(16113mil,7498mil) on Top Overlay And Pad R3-2(16083mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15973mil,7428mil)(16113mil,7428mil) on Top Overlay And Pad R3-2(16083mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15973mil,7498mil)(16113mil,7498mil) on Top Overlay And Pad R3-2(16083mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15973mil,7428mil)(15973mil,7498mil) on Top Overlay And Pad R3-1(16003mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15973mil,7428mil)(16113mil,7428mil) on Top Overlay And Pad R3-1(16003mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (15973mil,7498mil)(16113mil,7498mil) on Top Overlay And Pad R3-1(16003mil,7463mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12327mil,3608mil)(12327mil,3678mil) on Top Overlay And Pad R4-2(12297mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12187mil,3608mil)(12327mil,3608mil) on Top Overlay And Pad R4-2(12297mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12187mil,3678mil)(12327mil,3678mil) on Top Overlay And Pad R4-2(12297mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12187mil,3608mil)(12187mil,3678mil) on Top Overlay And Pad R4-1(12217mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12187mil,3608mil)(12327mil,3608mil) on Top Overlay And Pad R4-1(12217mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (12187mil,3678mil)(12327mil,3678mil) on Top Overlay And Pad R4-1(12217mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11672mil,3608mil)(11672mil,3678mil) on Top Overlay And Pad R5-2(11642mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11532mil,3608mil)(11672mil,3608mil) on Top Overlay And Pad R5-2(11642mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11532mil,3678mil)(11672mil,3678mil) on Top Overlay And Pad R5-2(11642mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11532mil,3608mil)(11532mil,3678mil) on Top Overlay And Pad R5-1(11562mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11532mil,3608mil)(11672mil,3608mil) on Top Overlay And Pad R5-1(11562mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (11532mil,3678mil)(11672mil,3678mil) on Top Overlay And Pad R5-1(11562mil,3643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (19622mil,9282mil)(19622mil,9352mil) on Top Overlay And Pad R6-2(19592mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (19482mil,9282mil)(19622mil,9282mil) on Top Overlay And Pad R6-2(19592mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (19482mil,9352mil)(19622mil,9352mil) on Top Overlay And Pad R6-2(19592mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (19482mil,9282mil)(19482mil,9352mil) on Top Overlay And Pad R6-1(19512mil,9317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
Rule Violations :374

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01