// Seed: 481197240
module module_0 (
    input wor id_0,
    output uwire id_1,
    output supply0 id_2,
    output wire id_3,
    input wire id_4
);
  always @(posedge 1'b0) release id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wire id_2,
    input wand id_3,
    input wor id_4,
    output wor id_5
    , id_18,
    input supply1 id_6,
    output tri id_7,
    inout uwire id_8,
    input tri1 id_9,
    output wor id_10,
    output logic id_11,
    input uwire id_12,
    input tri1 id_13,
    input supply0 id_14,
    input wire id_15,
    output uwire id_16
);
  always @(posedge 1 == id_13) id_11 = id_6;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_0,
      id_16,
      id_2
  );
endmodule
