
---------- Begin Simulation Statistics ----------
final_tick                                   57129000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137245                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709464                       # Number of bytes of host memory used
host_op_rate                                   153434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                              507245304                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       15426                       # Number of instructions simulated
sim_ops                                         17266                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000057                       # Number of seconds simulated
sim_ticks                                    57129000                       # Number of ticks simulated
system.cpu.committedInsts                       15426                       # Number of instructions committed
system.cpu.committedOps                         17266                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.703423                       # CPI: cycles per instruction
system.cpu.discardedOps                          2814                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           31685                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.270020                       # IPC: instructions per cycle
system.cpu.numCycles                            57129                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   12030     69.67%     69.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                    125      0.72%     70.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 2      0.01%     70.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.03%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                   3011     17.44%     87.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2092     12.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    17266                       # Class of committed instruction
system.cpu.tickCycles                           25444                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           246                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           95                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          359                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    4846                       # Number of BP lookups
system.cpu.branchPred.condPredicted              3143                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               851                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2583                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1076                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             41.656988                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     403                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             156                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              143                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         5198                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5198                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5269                       # number of overall hits
system.cpu.dcache.overall_hits::total            5269                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           99                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             99                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          104                       # number of overall misses
system.cpu.dcache.overall_misses::total           104                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12963000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12963000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12963000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12963000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5297                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5297                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5373                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5373                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018690                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018690                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019356                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019356                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 130939.393939                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 130939.393939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 124644.230769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 124644.230769                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           18                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           81                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           84                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10440000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10440000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015292                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015292                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015634                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015634                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 122629.629630                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 122629.629630                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 124285.714286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 124285.714286                       # average overall mshr miss latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7508000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7508000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 113757.575758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 113757.575758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           61                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6747000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6747000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 110606.557377                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 110606.557377                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           33                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5455000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5455000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2014                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2014                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 165303.030303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 165303.030303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           20                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       159300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       159300                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           71                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            71                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.065789                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.065789                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.039474                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.039474                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       169000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       169000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            46.988850                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5393                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                84                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.202381                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            315000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    46.988850                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.367100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.367100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21736                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21736                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               15836                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               4294                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1730                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         4952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4952                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4952                       # number of overall hits
system.cpu.icache.overall_hits::total            4952                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          195                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            195                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          195                       # number of overall misses
system.cpu.icache.overall_misses::total           195                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27351000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27351000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27351000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27351000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5147                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5147                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5147                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5147                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037886                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037886                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037886                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037886                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 140261.538462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 140261.538462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 140261.538462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 140261.538462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           73                       # number of writebacks
system.cpu.icache.writebacks::total                73                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          195                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          195                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26961000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26961000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037886                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037886                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037886                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037886                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 138261.538462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 138261.538462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 138261.538462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 138261.538462                       # average overall mshr miss latency
system.cpu.icache.replacements                     73                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4952                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          195                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           195                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27351000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27351000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 140261.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 140261.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26961000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26961000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 138261.538462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 138261.538462                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            83.840800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               195                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.394872                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    83.840800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.655006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.655006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             20783                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            20783                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     57129000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                    15426                       # Number of Instructions committed
system.cpu.thread_0.numOps                      17266                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   21                       # number of demand (read+write) hits
system.l2.demand_hits::total                       29                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                  21                       # number of overall hits
system.l2.overall_hits::total                      29                       # number of overall hits
system.l2.demand_misses::.cpu.inst                187                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 63                       # number of demand (read+write) misses
system.l2.demand_misses::total                    250                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               187                       # number of overall misses
system.l2.overall_misses::.cpu.data                63                       # number of overall misses
system.l2.overall_misses::total                   250                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      9674000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         35430000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25756000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      9674000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        35430000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              195                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data               84                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  279                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             195                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data              84                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 279                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.958974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.896057                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.958974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.896057                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 137732.620321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 153555.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total       141720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 137732.620321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 153555.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total       141720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               246                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              246                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22016000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      8009000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     30025000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22016000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      8009000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     30025000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.958974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.702381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.881720                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.958974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.702381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.881720                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 117732.620321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 135745.762712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 122052.845528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 117732.620321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 135745.762712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 122052.845528                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           61                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               61                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           61                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           61                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      3116000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3116000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data       155800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       155800                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      2716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       135800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       135800                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.958974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.958974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 137732.620321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 137732.620321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22016000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22016000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.958974                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.958974                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 117732.620321                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 117732.620321                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6558000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6558000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            64                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.671875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.671875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 152511.627907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 152511.627907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5293000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5293000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.609375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.609375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 135717.948718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 135717.948718                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   133.174659                       # Cycle average of tags in use
system.l2.tags.total_refs                         342                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       246                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.390244                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        98.476205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        34.698455                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.096168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.033885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.130053                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.240234                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1630                       # Number of tag accesses
system.l2.tags.data_accesses                     1630                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000677500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2213                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         246                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1968                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1968                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  125952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2204.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      56984000                       # Total gap between requests
system.mem_ctrls.avgGap                     231642.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        95744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        30208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1675926412.154947519302                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 528768226.294876515865                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1496                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          472                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     71650000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     29784000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     47894.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     63101.69                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        95744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        30208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        125952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        95744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        95744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          187                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data           59                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            246                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst   1675926412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    528768226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2204694638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst   1675926412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total   1675926412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst   1675926412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    528768226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2204694638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1968                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                64534000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               9840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          101434000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32791.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51541.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1810                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          156                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   800.820513                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   750.845004                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   261.665028                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255            1      0.64%      0.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            1      0.64%      1.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            1      0.64%      1.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           63     40.38%     42.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.64%     42.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           89     57.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          156                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                125952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2204.694638                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   17.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          564060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          299805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        6854400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     21075180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      4190400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      37286325                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   652.668960                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     10606750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     44702250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          564060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          292215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        7197120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     21481590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      3848160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      37685625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   659.658405                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      9662500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     45646500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                226                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          492                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    492                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       125952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  125952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               246                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     246    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 246                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              246000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8220250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               259                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           73                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              20                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           195                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           64                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          463                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          175                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   638                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       137216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 180736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              279                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.100358                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.301017                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    251     89.96%     89.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     28     10.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                279                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     57129000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            1543000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3315000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1431996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
