Analysis & Synthesis report for rc4
Mon Jun 17 13:25:34 2024
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator
 18. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
 19. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control
 20. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1
 21. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator
 22. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator
 23. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
 24. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control
 25. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1
 26. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator
 27. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator
 28. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
 29. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control
 30. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1
 31. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator
 32. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator
 33. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
 34. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control
 35. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1
 36. Source assignments for parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator
 37. Source assignments for encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|altsyncram_j503:altsyncram1
 38. Source assignments for HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk
 39. Source assignments for de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|altsyncram_22p2:altsyncram1
 40. Source assignments for sld_signaltap:DE_Writer
 41. Source assignments for sld_signaltap:HEXS
 42. Source assignments for sld_signaltap:MEM1
 43. Source assignments for sld_signaltap:MEM2
 44. Source assignments for sld_signaltap:MEM3
 45. Source assignments for sld_signaltap:MEM4
 46. Source assignments for sld_signaltap:ROM_memory
 47. Source assignments for sld_signaltap:ksa
 48. Source assignments for sld_signaltap:switches
 49. Parameter Settings for User Entity Instance: parallel_cores:cores_4
 50. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69
 51. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator
 52. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control
 54. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|read_rom_mem:s_data_reader
 55. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1
 56. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator
 57. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70
 58. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator
 59. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control
 61. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|read_rom_mem:s_data_reader
 62. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1
 63. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator
 64. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71
 65. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator
 66. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control
 68. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|read_rom_mem:s_data_reader
 69. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1
 70. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator
 71. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72
 72. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator
 73. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control
 75. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|read_rom_mem:s_data_reader
 76. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1
 77. Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator
 78. Parameter Settings for User Entity Instance: encrypted_data_memory:rom_memory|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: read_rom_mem:rom_d
 80. Parameter Settings for User Entity Instance: de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component
 81. Parameter Settings for Inferred Entity Instance: sld_signaltap:DE_Writer
 82. Parameter Settings for Inferred Entity Instance: sld_signaltap:HEXS
 83. Parameter Settings for Inferred Entity Instance: sld_signaltap:MEM1
 84. Parameter Settings for Inferred Entity Instance: sld_signaltap:MEM2
 85. Parameter Settings for Inferred Entity Instance: sld_signaltap:MEM3
 86. Parameter Settings for Inferred Entity Instance: sld_signaltap:MEM4
 87. Parameter Settings for Inferred Entity Instance: sld_signaltap:ROM_memory
 88. Parameter Settings for Inferred Entity Instance: sld_signaltap:ksa
 89. Parameter Settings for Inferred Entity Instance: sld_signaltap:switches
 90. Parameter Settings for Inferred Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0
 91. Parameter Settings for Inferred Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0
 92. Parameter Settings for Inferred Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0
 93. Parameter Settings for Inferred Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0
 94. altsyncram Parameter Settings by Entity Instance
 95. Port Connectivity Checks: "de_data_writer:de_writer|decrypted_data_memory:de_memory_controller"
 96. Port Connectivity Checks: "de_data_writer:de_writer"
 97. Port Connectivity Checks: "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk"
 98. Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5"
 99. Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4"
100. Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3"
101. Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2"
102. Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1"
103. Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0"
104. Port Connectivity Checks: "read_rom_mem:rom_d"
105. Port Connectivity Checks: "encrypted_data_memory:rom_memory"
106. Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1"
107. Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator"
108. Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1"
109. Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator"
110. Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1"
111. Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator"
112. Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1"
113. Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control"
114. Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|time_machine:time_controller"
115. Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1"
116. Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator"
117. SignalTap II Logic Analyzer Settings
118. In-System Memory Content Editor Settings
119. Post-Synthesis Netlist Statistics for Top Partition
120. Post-Synthesis Netlist Statistics for Partition sld_signaltap:MEM1
121. Post-Synthesis Netlist Statistics for Partition sld_signaltap:MEM2
122. Post-Synthesis Netlist Statistics for Partition sld_signaltap:MEM3
123. Post-Synthesis Netlist Statistics for Partition sld_signaltap:MEM4
124. Post-Synthesis Netlist Statistics for Partition sld_signaltap:ROM_memory
125. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
126. Elapsed Time Per Partition
127. Connections to In-System Debugging Instance "DE_Writer"
128. Connections to In-System Debugging Instance "MEM4"
129. Connections to In-System Debugging Instance "MEM3"
130. Connections to In-System Debugging Instance "MEM2"
131. Connections to In-System Debugging Instance "MEM1"
132. Connections to In-System Debugging Instance "ROM_memory"
133. Connections to In-System Debugging Instance "HEXS"
134. Connections to In-System Debugging Instance "ksa"
135. Connections to In-System Debugging Instance "switches"
136. Analysis & Synthesis Messages
137. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 17 13:25:34 2024       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 22855                                       ;
; Total pins                      ; 64                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 105,216                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; RESTRUCTURE                              ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.73        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.6%      ;
;     Processor 3            ;  14.6%      ;
;     Processor 4            ;  14.6%      ;
;     Processor 5            ;  14.5%      ;
;     Processor 6            ;  14.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; Task 3/LFSR_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/LFSR_Controller.sv                                          ;             ;
; Task 3/determine_valid_message.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv                                  ;             ;
; Task2/decryptor_fsm.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv                                             ;             ;
; s_memory.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd                                                       ;             ;
; ksa.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv                                                             ;             ;
; encrypted_data_memory.v                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v                                            ;             ;
; Task2/read_rom_mem.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv                                              ;             ;
; time_machine.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/time_machine.sv                                                    ;             ;
; Task 3/decryption_core.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv                                          ;             ;
; Task2/de_data_writer.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv                                            ;             ;
; decrypted_data_memory.v                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/decrypted_data_memory.v                                            ;             ;
; Task4/parallel_cores.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv                                            ;             ;
; Task 3/HEX_Control.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv                                              ;             ;
; Task4/full_decryption_core.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv                                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_m5b4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf                                             ;             ;
; db/altsyncram_kq83.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_kq83.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; populate_s_mem_by_index.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv                                   ;             ;
; shuffle_fsm.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv                                               ;             ;
; db/altsyncram_6gu1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_6gu1.tdf                                             ;             ;
; db/altsyncram_j503.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_j503.tdf                                             ;             ;
; ./secret_messages/msg_7_for_task3/message.mif                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/secret_messages/msg_7_for_task3/message.mif                        ;             ;
; sevensegmentdisplaydecoder.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/sevensegmentdisplaydecoder.v                                       ;             ;
; generate_arbitrary_divided_clk32.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v                                 ;             ;
; db/altsyncram_8n22.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf                                             ;             ;
; db/altsyncram_22p2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_22p2.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                   ;             ;
; db/altsyncram_bsh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_bsh4.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                  ;             ;
; db/cntr_tai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_tai.tdf                                                    ;             ;
; db/cmpr_h9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_h9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_99c.tdf                                                    ;             ;
; db/altsyncram_roh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_roh4.tdf                                             ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_e9c.tdf                                                    ;             ;
; db/altsyncram_voh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_voh4.tdf                                             ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_49i.tdf                                                    ;             ;
; db/altsyncram_1sh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_1sh4.tdf                                             ;             ;
; db/cntr_oai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_oai.tdf                                                    ;             ;
; db/altsyncram_soh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_soh4.tdf                                             ;             ;
; db/cntr_39i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_39i.tdf                                                    ;             ;
; db/altsyncram_loh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_loh4.tdf                                             ;             ;
; db/cntr_t8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_t8i.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld73f98f60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                           ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                          ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                      ;             ;
; db/lpm_divide_62m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/lpm_divide_62m.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_ose.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/alt_u_div_ose.tdf                                               ;             ;
; db/altsyncram_hoh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; db/altsyncram_hoh4.tdf                                                                                                          ;             ;
; db/cntr_r8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; db/cntr_r8i.tdf                                                                                                                 ;             ;
; db/altsyncram_dsh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; db/altsyncram_dsh4.tdf                                                                                                          ;             ;
; db/cntr_uai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; db/cntr_uai.tdf                                                                                                                 ;             ;
; db/cntr_59i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; db/cntr_59i.tdf                                                                                                                 ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; db/cmpr_f9c.tdf                                                                                                                 ;             ;
; db/altsyncram_9sh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; db/altsyncram_9sh4.tdf                                                                                                          ;             ;
; db/cntr_rai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; db/cntr_rai.tdf                                                                                                                 ;             ;
; db/altsyncram_3ph4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; db/altsyncram_3ph4.tdf                                                                                                          ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; db/cntr_69i.tdf                                                                                                                 ;             ;
; db/altsyncram_bvh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; db/altsyncram_bvh4.tdf                                                                                                          ;             ;
; db/cntr_mdi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; db/cntr_mdi.tdf                                                                                                                 ;             ;
; db/altsyncram_jlh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; db/altsyncram_jlh4.tdf                                                                                                          ;             ;
; db/altsyncram_joh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; db/altsyncram_joh4.tdf                                                                                                          ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; db/cntr_u8i.tdf                                                                                                                 ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; db/cmpr_d9c.tdf                                                                                                                 ;             ;
; db/altsyncram_7ph4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; db/altsyncram_7ph4.tdf                                                                                                          ;             ;
; db/cntr_99i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; db/cntr_99i.tdf                                                                                                                 ;             ;
; db/altsyncram_1ph4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; db/altsyncram_1ph4.tdf                                                                                                          ;             ;
; db/cntr_89i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; db/cntr_89i.tdf                                                                                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 17387          ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 15810          ;
;     -- 7 input functions                    ; 28             ;
;     -- 6 input functions                    ; 10892          ;
;     -- 5 input functions                    ; 2286           ;
;     -- 4 input functions                    ; 636            ;
;     -- <=3 input functions                  ; 1968           ;
;                                             ;                ;
; Dedicated logic registers                   ; 22855          ;
;                                             ;                ;
; I/O pins                                    ; 64             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 105216         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 18200          ;
; Total fan-out                               ; 169293         ;
; Average fan-out                             ; 4.27           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ksa                                                                                                                                    ; 15810 (46)          ; 22855 (256)               ; 105216            ; 0          ; 64   ; 0            ; |ksa                                                                                                                                                                                                                                                                                                                                            ; sld_signaltap                     ; work         ;
;    |HEX_Control:Hex_Control_inst|                                                                                                       ; 135 (0)             ; 74 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|HEX_Control:Hex_Control_inst                                                                                                                                                                                                                                                                                                               ; HEX_Control                       ; work         ;
;       |Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|                                                                                  ; 97 (97)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk                                                                                                                                                                                                                                                                ; Generate_Arbitrary_Divided_Clk32  ; work         ;
;       |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0|                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0                                                                                                                                                                                                                                                   ; SevenSegmentDisplayDecoder        ; work         ;
;       |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1|                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1                                                                                                                                                                                                                                                   ; SevenSegmentDisplayDecoder        ; work         ;
;       |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2|                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2                                                                                                                                                                                                                                                   ; SevenSegmentDisplayDecoder        ; work         ;
;       |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3|                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3                                                                                                                                                                                                                                                   ; SevenSegmentDisplayDecoder        ; work         ;
;       |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4                                                                                                                                                                                                                                                   ; SevenSegmentDisplayDecoder        ; work         ;
;       |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5                                                                                                                                                                                                                                                   ; SevenSegmentDisplayDecoder        ; work         ;
;    |de_data_writer:de_writer|                                                                                                           ; 142 (106)           ; 53 (21)                   ; 256               ; 0          ; 0    ; 0            ; |ksa|de_data_writer:de_writer                                                                                                                                                                                                                                                                                                                   ; de_data_writer                    ; work         ;
;       |decrypted_data_memory:de_memory_controller|                                                                                      ; 36 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller                                                                                                                                                                                                                                                                        ; decrypted_data_memory             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 36 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_8n22:auto_generated|                                                                                            ; 36 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated                                                                                                                                                                                                         ; altsyncram_8n22                   ; work         ;
;                |altsyncram_22p2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|altsyncram_22p2:altsyncram1                                                                                                                                                                             ; altsyncram_22p2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 36 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                            ; sld_rom_sr                        ; work         ;
;    |encrypted_data_memory:rom_memory|                                                                                                   ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory                                                                                                                                                                                                                                                                                                           ; encrypted_data_memory             ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;          |altsyncram_6gu1:auto_generated|                                                                                               ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_6gu1                   ; work         ;
;             |altsyncram_j503:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|altsyncram_j503:altsyncram1                                                                                                                                                                                                                ; altsyncram_j503                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;    |parallel_cores:cores_4|                                                                                                             ; 12342 (312)         ; 10529 (285)               ; 8192              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4                                                                                                                                                                                                                                                                                                                     ; parallel_cores                    ; work         ;
;       |full_decryption_core:comb_69|                                                                                                    ; 3017 (22)           ; 2561 (32)                 ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69                                                                                                                                                                                                                                                                                        ; full_decryption_core              ; work         ;
;          |LFSR_Controller:key_generator|                                                                                                ; 48 (48)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator                                                                                                                                                                                                                                                          ; LFSR_Controller                   ; work         ;
;          |decryption_core:decryption_core1|                                                                                             ; 2803 (407)          ; 2454 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1                                                                                                                                                                                                                                                       ; decryption_core                   ; work         ;
;             |decryptor_fsm:decryptor_1|                                                                                                 ; 2222 (2222)         ; 311 (311)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1                                                                                                                                                                                                                             ; decryptor_fsm                     ; work         ;
;             |populate_s_mem_by_index:task1|                                                                                             ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|populate_s_mem_by_index:task1                                                                                                                                                                                                                         ; populate_s_mem_by_index           ; work         ;
;             |read_rom_mem:s_data_reader|                                                                                                ; 21 (21)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|read_rom_mem:s_data_reader                                                                                                                                                                                                                            ; read_rom_mem                      ; work         ;
;             |shuffle_fsm:shuffle_control|                                                                                               ; 95 (56)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control                                                                                                                                                                                                                           ; shuffle_fsm                       ; work         ;
;                |lpm_divide:Mod0|                                                                                                        ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                   |lpm_divide_62m:auto_generated|                                                                                       ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                             ; lpm_divide_62m                    ; work         ;
;                      |sign_div_unsign_9kh:divider|                                                                                      ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                 ; sign_div_unsign_9kh               ; work         ;
;                         |alt_u_div_ose:divider|                                                                                         ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                           ; alt_u_div_ose                     ; work         ;
;             |time_machine:time_controller|                                                                                              ; 41 (41)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|time_machine:time_controller                                                                                                                                                                                                                          ; time_machine                      ; work         ;
;          |determine_valid_message:validator|                                                                                            ; 103 (103)           ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator                                                                                                                                                                                                                                                      ; determine_valid_message           ; work         ;
;          |s_memory:s_memory_controller|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller                                                                                                                                                                                                                                                           ; s_memory                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_m5b4:auto_generated|                                                                                         ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                                                                                                                                            ; altsyncram_m5b4                   ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                ; altsyncram_kq83                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                               ; sld_rom_sr                        ; work         ;
;       |full_decryption_core:comb_70|                                                                                                    ; 3018 (24)           ; 2561 (32)                 ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70                                                                                                                                                                                                                                                                                        ; full_decryption_core              ; work         ;
;          |LFSR_Controller:key_generator|                                                                                                ; 47 (47)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator                                                                                                                                                                                                                                                          ; LFSR_Controller                   ; work         ;
;          |decryption_core:decryption_core1|                                                                                             ; 2803 (407)          ; 2454 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1                                                                                                                                                                                                                                                       ; decryption_core                   ; work         ;
;             |decryptor_fsm:decryptor_1|                                                                                                 ; 2222 (2222)         ; 311 (311)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1                                                                                                                                                                                                                             ; decryptor_fsm                     ; work         ;
;             |populate_s_mem_by_index:task1|                                                                                             ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|populate_s_mem_by_index:task1                                                                                                                                                                                                                         ; populate_s_mem_by_index           ; work         ;
;             |read_rom_mem:s_data_reader|                                                                                                ; 21 (21)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|read_rom_mem:s_data_reader                                                                                                                                                                                                                            ; read_rom_mem                      ; work         ;
;             |shuffle_fsm:shuffle_control|                                                                                               ; 95 (56)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control                                                                                                                                                                                                                           ; shuffle_fsm                       ; work         ;
;                |lpm_divide:Mod0|                                                                                                        ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                   |lpm_divide_62m:auto_generated|                                                                                       ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                             ; lpm_divide_62m                    ; work         ;
;                      |sign_div_unsign_9kh:divider|                                                                                      ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                 ; sign_div_unsign_9kh               ; work         ;
;                         |alt_u_div_ose:divider|                                                                                         ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                           ; alt_u_div_ose                     ; work         ;
;             |time_machine:time_controller|                                                                                              ; 41 (41)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|time_machine:time_controller                                                                                                                                                                                                                          ; time_machine                      ; work         ;
;          |determine_valid_message:validator|                                                                                            ; 103 (103)           ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator                                                                                                                                                                                                                                                      ; determine_valid_message           ; work         ;
;          |s_memory:s_memory_controller|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller                                                                                                                                                                                                                                                           ; s_memory                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_m5b4:auto_generated|                                                                                         ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                                                                                                                                            ; altsyncram_m5b4                   ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                ; altsyncram_kq83                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                               ; sld_rom_sr                        ; work         ;
;       |full_decryption_core:comb_71|                                                                                                    ; 2995 (24)           ; 2561 (32)                 ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71                                                                                                                                                                                                                                                                                        ; full_decryption_core              ; work         ;
;          |LFSR_Controller:key_generator|                                                                                                ; 24 (24)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator                                                                                                                                                                                                                                                          ; LFSR_Controller                   ; work         ;
;          |decryption_core:decryption_core1|                                                                                             ; 2803 (407)          ; 2454 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1                                                                                                                                                                                                                                                       ; decryption_core                   ; work         ;
;             |decryptor_fsm:decryptor_1|                                                                                                 ; 2222 (2222)         ; 311 (311)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1                                                                                                                                                                                                                             ; decryptor_fsm                     ; work         ;
;             |populate_s_mem_by_index:task1|                                                                                             ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1                                                                                                                                                                                                                         ; populate_s_mem_by_index           ; work         ;
;             |read_rom_mem:s_data_reader|                                                                                                ; 21 (21)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|read_rom_mem:s_data_reader                                                                                                                                                                                                                            ; read_rom_mem                      ; work         ;
;             |shuffle_fsm:shuffle_control|                                                                                               ; 95 (56)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control                                                                                                                                                                                                                           ; shuffle_fsm                       ; work         ;
;                |lpm_divide:Mod0|                                                                                                        ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                   |lpm_divide_62m:auto_generated|                                                                                       ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                             ; lpm_divide_62m                    ; work         ;
;                      |sign_div_unsign_9kh:divider|                                                                                      ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                 ; sign_div_unsign_9kh               ; work         ;
;                         |alt_u_div_ose:divider|                                                                                         ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                           ; alt_u_div_ose                     ; work         ;
;             |time_machine:time_controller|                                                                                              ; 41 (41)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|time_machine:time_controller                                                                                                                                                                                                                          ; time_machine                      ; work         ;
;          |determine_valid_message:validator|                                                                                            ; 103 (103)           ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator                                                                                                                                                                                                                                                      ; determine_valid_message           ; work         ;
;          |s_memory:s_memory_controller|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller                                                                                                                                                                                                                                                           ; s_memory                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_m5b4:auto_generated|                                                                                         ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                                                                                                                                            ; altsyncram_m5b4                   ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                ; altsyncram_kq83                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                               ; sld_rom_sr                        ; work         ;
;       |full_decryption_core:comb_72|                                                                                                    ; 3000 (21)           ; 2561 (32)                 ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72                                                                                                                                                                                                                                                                                        ; full_decryption_core              ; work         ;
;          |LFSR_Controller:key_generator|                                                                                                ; 33 (33)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator                                                                                                                                                                                                                                                          ; LFSR_Controller                   ; work         ;
;          |decryption_core:decryption_core1|                                                                                             ; 2802 (407)          ; 2454 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1                                                                                                                                                                                                                                                       ; decryption_core                   ; work         ;
;             |decryptor_fsm:decryptor_1|                                                                                                 ; 2222 (2222)         ; 311 (311)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1                                                                                                                                                                                                                             ; decryptor_fsm                     ; work         ;
;             |populate_s_mem_by_index:task1|                                                                                             ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|populate_s_mem_by_index:task1                                                                                                                                                                                                                         ; populate_s_mem_by_index           ; work         ;
;             |read_rom_mem:s_data_reader|                                                                                                ; 21 (21)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|read_rom_mem:s_data_reader                                                                                                                                                                                                                            ; read_rom_mem                      ; work         ;
;             |shuffle_fsm:shuffle_control|                                                                                               ; 95 (56)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control                                                                                                                                                                                                                           ; shuffle_fsm                       ; work         ;
;                |lpm_divide:Mod0|                                                                                                        ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                   |lpm_divide_62m:auto_generated|                                                                                       ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                             ; lpm_divide_62m                    ; work         ;
;                      |sign_div_unsign_9kh:divider|                                                                                      ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                 ; sign_div_unsign_9kh               ; work         ;
;                         |alt_u_div_ose:divider|                                                                                         ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                           ; alt_u_div_ose                     ; work         ;
;             |time_machine:time_controller|                                                                                              ; 40 (40)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|time_machine:time_controller                                                                                                                                                                                                                          ; time_machine                      ; work         ;
;          |determine_valid_message:validator|                                                                                            ; 103 (103)           ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator                                                                                                                                                                                                                                                      ; determine_valid_message           ; work         ;
;          |s_memory:s_memory_controller|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller                                                                                                                                                                                                                                                           ; s_memory                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_m5b4:auto_generated|                                                                                         ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                                                                                                                                            ; altsyncram_m5b4                   ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                ; altsyncram_kq83                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                               ; sld_rom_sr                        ; work         ;
;    |read_rom_mem:rom_d|                                                                                                                 ; 18 (18)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|read_rom_mem:rom_d                                                                                                                                                                                                                                                                                                                         ; read_rom_mem                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 292 (1)             ; 380 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 291 (0)             ; 380 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 291 (0)             ; 380 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 291 (1)             ; 380 (19)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 290 (0)             ; 361 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 290 (241)           ; 361 (330)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 30 (30)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:DE_Writer|                                                                                                            ; 535 (2)             ; 3468 (532)                ; 34048             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer                                                                                                                                                                                                                                                                                                                    ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 533 (0)             ; 2936 (0)                  ; 34048             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                              ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 533 (67)            ; 2936 (1138)               ; 34048             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                       ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                        ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                    ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                          ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 34048             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                       ; altsyncram                        ; work         ;
;                |altsyncram_bsh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 34048             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bsh4:auto_generated                                                                                                                                                        ; altsyncram_bsh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                               ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                            ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 324 (1)             ; 1346 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                           ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 266 (0)             ; 1330 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                    ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 798 (798)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                         ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 266 (0)             ; 532 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                     ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1               ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 57 (57)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                             ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                     ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (12)             ; 317 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                      ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                            ; lpm_counter                       ; work         ;
;                   |cntr_tai:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tai:auto_generated                                                                    ; cntr_tai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                             ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                           ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                   ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                      ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                     ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 266 (266)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                      ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:HEXS|                                                                                                                 ; 260 (2)             ; 777 (84)                  ; 5376              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 258 (0)             ; 693 (0)                   ; 5376              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 258 (67)            ; 693 (242)                 ; 5376              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                            ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                             ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                         ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                               ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_roh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_roh4:auto_generated                                                                                                                                                             ; altsyncram_roh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                             ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                    ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                 ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 53 (1)              ; 226 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 42 (0)              ; 210 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                         ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                              ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 42 (0)              ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                          ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                    ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 10 (10)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                  ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                           ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_29i:auto_generated                                                                         ; cntr_29i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                  ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                        ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                   ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                           ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                           ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                        ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:MEM1|                                                                                                                 ; 251 (2)             ; 693 (70)                  ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 249 (0)             ; 623 (0)                   ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 249 (67)            ; 623 (214)                 ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                            ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                             ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                         ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                               ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_voh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_voh4:auto_generated                                                                                                                                                             ; altsyncram_voh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                             ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                    ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                 ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 44 (1)              ; 191 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 35 (0)              ; 175 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                         ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                              ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 35 (0)              ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                          ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                    ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                  ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                           ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_49i:auto_generated                                                                         ; cntr_49i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                  ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                        ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                   ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                           ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                           ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                        ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:MEM2|                                                                                                                 ; 251 (2)             ; 693 (70)                  ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 249 (0)             ; 623 (0)                   ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 249 (67)            ; 623 (214)                 ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                            ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                             ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                         ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                               ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_voh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_voh4:auto_generated                                                                                                                                                             ; altsyncram_voh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                             ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                    ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                 ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 44 (1)              ; 191 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 35 (0)              ; 175 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                         ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                              ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 35 (0)              ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                          ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                    ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                  ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                           ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_49i:auto_generated                                                                         ; cntr_49i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                  ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                        ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                   ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                           ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                           ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                        ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:MEM3|                                                                                                                 ; 251 (2)             ; 693 (70)                  ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 249 (0)             ; 623 (0)                   ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 249 (67)            ; 623 (214)                 ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                            ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                             ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                         ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                               ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_voh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_voh4:auto_generated                                                                                                                                                             ; altsyncram_voh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                             ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                    ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                 ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 44 (1)              ; 191 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 35 (0)              ; 175 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                         ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                              ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 35 (0)              ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                          ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                    ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                  ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                           ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_49i:auto_generated                                                                         ; cntr_49i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                  ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                        ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                   ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                           ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                           ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                        ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:MEM4|                                                                                                                 ; 251 (2)             ; 693 (70)                  ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 249 (0)             ; 623 (0)                   ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 249 (67)            ; 623 (214)                 ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                            ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                             ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                         ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                               ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_voh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_voh4:auto_generated                                                                                                                                                             ; altsyncram_voh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                             ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                    ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                 ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 44 (1)              ; 191 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 35 (0)              ; 175 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                         ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                              ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 35 (0)              ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                          ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                    ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                  ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                           ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_49i:auto_generated                                                                         ; cntr_49i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                  ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                        ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                   ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                           ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                           ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                        ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:ROM_memory|                                                                                                           ; 529 (2)             ; 3408 (522)                ; 33408             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory                                                                                                                                                                                                                                                                                                                   ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 527 (0)             ; 2886 (0)                  ; 33408             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                             ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 527 (67)            ; 2886 (1118)               ; 33408             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                      ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                       ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                   ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                         ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 33408             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                |altsyncram_1sh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 33408             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1sh4:auto_generated                                                                                                                                                       ; altsyncram_1sh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                         ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                              ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                           ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 318 (1)             ; 1321 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                          ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 261 (0)             ; 1305 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                   ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 783 (783)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                        ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 261 (0)             ; 522 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                    ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1              ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1              ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 56 (56)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                            ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                    ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (12)             ; 312 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                     ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                           ; lpm_counter                       ; work         ;
;                   |cntr_oai:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_oai:auto_generated                                                                   ; cntr_oai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                            ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                  ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                             ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                     ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 261 (261)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                     ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                  ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:ksa|                                                                                                                  ; 249 (2)             ; 669 (66)                  ; 4224              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa                                                                                                                                                                                                                                                                                                                          ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 247 (0)             ; 603 (0)                   ; 4224              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                    ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 247 (67)            ; 603 (206)                 ; 4224              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                             ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                              ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                          ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4224              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                             ; altsyncram                        ; work         ;
;                |altsyncram_soh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4224              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_soh4:auto_generated                                                                                                                                                              ; altsyncram_soh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                              ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                     ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                  ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 42 (1)              ; 181 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                 ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                         ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 33 (0)              ; 165 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                          ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                               ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 33 (0)              ; 66 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                           ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                     ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                     ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                     ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                     ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                     ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                     ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                     ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                     ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                     ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                     ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                   ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                           ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                            ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                  ; lpm_counter                       ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated                                                                          ; cntr_39i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                           ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                   ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                         ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                            ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                           ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                         ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:switches|                                                                                                             ; 221 (2)             ; 415 (24)                  ; 1536              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 219 (0)             ; 391 (0)                   ; 1536              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 219 (67)            ; 391 (122)                 ; 1536              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                        ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                         ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                     ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                           ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                |altsyncram_loh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_loh4:auto_generated                                                                                                                                                         ; altsyncram_loh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                         ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                           ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                             ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 16 (1)              ; 76 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                            ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 12 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                     ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                          ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 12 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                      ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                              ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                      ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (11)             ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                       ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                             ; lpm_counter                       ; work         ;
;                   |cntr_t8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_t8i:auto_generated                                                                     ; cntr_t8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                      ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                              ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                            ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                    ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                               ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                       ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                      ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                    ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                  ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Name                                                                                                                                                                                            ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|altsyncram_22p2:altsyncram1|ALTSYNCRAM                       ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; None                                          ;
; encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|altsyncram_j503:altsyncram1|ALTSYNCRAM                                                          ; AUTO       ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; ./secret_messages/msg_7_for_task3/message.mif ;
; parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM          ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                          ;
; parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM          ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                          ;
; parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM          ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                          ;
; parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM          ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                          ;
; sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bsh4:auto_generated|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 266          ; 128          ; 266          ; 34048 ; None                                          ;
; sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_roh4:auto_generated|ALTSYNCRAM       ; AUTO       ; Simple Dual Port ; 128          ; 42           ; 128          ; 42           ; 5376  ; None                                          ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_voh4:auto_generated|ALTSYNCRAM       ; AUTO       ; Simple Dual Port ; 128          ; 35           ; 128          ; 35           ; 4480  ; None                                          ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_voh4:auto_generated|ALTSYNCRAM       ; AUTO       ; Simple Dual Port ; 128          ; 35           ; 128          ; 35           ; 4480  ; None                                          ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_voh4:auto_generated|ALTSYNCRAM       ; AUTO       ; Simple Dual Port ; 128          ; 35           ; 128          ; 35           ; 4480  ; None                                          ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_voh4:auto_generated|ALTSYNCRAM       ; AUTO       ; Simple Dual Port ; 128          ; 35           ; 128          ; 35           ; 4480  ; None                                          ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1sh4:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 261          ; 128          ; 261          ; 33408 ; None                                          ;
; sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_soh4:auto_generated|ALTSYNCRAM        ; AUTO       ; Simple Dual Port ; 128          ; 33           ; 128          ; 33           ; 4224  ; None                                          ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_loh4:auto_generated|ALTSYNCRAM   ; AUTO       ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536  ; None                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller                                                                                                                                                                                    ; s_memory.vhd            ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller                                                                                                                                                                                    ; s_memory.vhd            ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller                                                                                                                                                                                    ; s_memory.vhd            ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller                                                                                                                                                                                    ; s_memory.vhd            ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller                                                                                                                                                                                                 ; decrypted_data_memory.v ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|encrypted_data_memory:rom_memory                                                                                                                                                                                                                                    ; encrypted_data_memory.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[0]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[1]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[2]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[3]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator|state[1]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator|state[0]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[0]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[7]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[6]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[5]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[4]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[3]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[2]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[1]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator|index[4]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator|index[3]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator|index[2]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator|index[1]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator|index[0]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[0]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[1]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[2]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[3]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[4]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[5]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[6]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[7]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[5] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[5] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[6] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[6] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[7] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[7] ; yes                                                              ; yes                                        ;
; HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|outclk                                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator|current_state[3]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator|current_state[4]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator|current_state[4]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator|current_state[3]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator|current_state[0]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator|current_state[1]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator|current_state[2]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[0]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[1]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[2]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[3]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator|current_state[0]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator|current_state[1]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator|current_state[2]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator|state[1]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator|state[0]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[4]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[5]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[6]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[7]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[3]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[2]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[1]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[0]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator|index[4]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator|index[3]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator|index[2]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator|index[1]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator|index[0]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[0]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[1]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[2]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[3]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[4]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[5]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[6]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[7]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[5] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[5] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[6] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[6] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[7] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[7] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator|current_state[4]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator|current_state[3]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[0]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[1]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[2]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[3]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator|current_state[0]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator|current_state[1]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator|current_state[2]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator|state[1]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator|state[0]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[4]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[5]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[6]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[7]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[0]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[2]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[3]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[1]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator|index[4]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator|index[3]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator|index[2]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator|index[1]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator|index[0]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[0]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[1]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[2]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[3]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[4]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[5]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[6]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[7]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[5] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[5] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[6] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[6] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[7] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[7] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator|current_state[4]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator|current_state[3]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|current_state[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[0]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[1]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[2]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|state[3]       ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator|current_state[0]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator|current_state[1]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator|current_state[2]                              ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator|state[1]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator|state[0]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[2]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[7]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[6]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[5]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[0]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[4]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[3]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[1]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator|index[4]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator|index[3]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator|index[2]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator|index[1]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator|index[0]                                  ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[0] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[0]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[1]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[2]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[3]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[4]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[5]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[6]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[7]   ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[2] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[1] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[3] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[4] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[5] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[5] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[6] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[6] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_j[7] ; yes                                                              ; yes                                        ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|s_data_at_i[7] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 213                                                                                      ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; de_data_writer:de_writer|current_state[3..7]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|LEDR_BAD                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|current_state[3,4]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|populate_s_mem_by_index:task1|current_state[3..7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|time_machine:time_controller|current_state[7]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1|current_state[3..7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|time_machine:time_controller|current_state[7]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|populate_s_mem_by_index:task1|current_state[3..7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|time_machine:time_controller|current_state[7]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|populate_s_mem_by_index:task1|current_state[3..7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|time_machine:time_controller|current_state[7]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; de_data_writer:de_writer|done                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[22,23]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[22,23]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[22,23]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[22,23]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|activated_secret_key_found[23]                                                                                                                                                    ; Merged with parallel_cores:cores_4|activated_secret_key_found[22]                                                                                                                            ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[5]                                                                                                                                     ; Merged with parallel_cores:cores_4|full_decryption_core:comb_69|current_state[4]                                                                                                             ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[4,5]                                                                                                                                   ; Merged with parallel_cores:cores_4|full_decryption_core:comb_69|current_state[4]                                                                                                             ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[4,5]                                                                                                                                   ; Merged with parallel_cores:cores_4|full_decryption_core:comb_69|current_state[4]                                                                                                             ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[4,5]                                                                                                                                   ; Merged with parallel_cores:cores_4|full_decryption_core:comb_69|current_state[4]                                                                                                             ;
; parallel_cores:cores_4|activated_secret_key_found[22]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; HEX_Control:Hex_Control_inst|HEX5[1]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[4]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]              ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; Total Number of Removed Registers = 58                                                                                                                                                                   ;                                                                                                                                                                                              ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                    ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                      ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                               ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                               ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                               ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                               ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                               ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                               ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                               ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                  ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                  ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                  ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                  ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                  ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                  ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                ; Merged with sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                  ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; Total Number of Removed Registers = 18                                                                                                                                                                   ;                                                                                                                                                                                              ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                    ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                      ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                               ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                               ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                               ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                               ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                               ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                               ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                               ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                  ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                  ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                  ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                  ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                  ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                  ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                ; Merged with sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                  ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; Total Number of Removed Registers = 18                                                                                                                                                                   ;                                                                                                                                                                                              ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                    ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                      ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                               ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                               ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                               ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                               ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                               ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                               ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                               ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                  ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                  ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                  ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                  ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                  ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                  ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                ; Merged with sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                  ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; Total Number of Removed Registers = 18                                                                                                                                                                   ;                                                                                                                                                                                              ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                    ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                      ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                               ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                               ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                               ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                               ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                               ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                               ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                               ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                  ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                  ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                  ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                  ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                  ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                  ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                ; Merged with sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                  ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; Total Number of Removed Registers = 18                                                                                                                                                                   ;                                                                                                                                                                                              ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                              ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                         ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                         ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                         ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                         ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                         ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                         ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                         ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                          ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                          ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                          ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                          ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                          ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                          ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                          ; Merged with sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; Total Number of Removed Registers = 18                                                                                                                                                                   ;                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; de_data_writer:de_writer|current_state[3]                                                                                                              ; Stuck at GND              ; de_data_writer:de_writer|done                                                                                                                           ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[22]                                                                                     ; Stuck at GND              ; parallel_cores:cores_4|activated_secret_key_found[22]                                                                                                   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[22]                                                                                     ; Stuck at GND              ; HEX_Control:Hex_Control_inst|HEX5[1]                                                                                                                    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]       ; Stuck at GND              ; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],       ;
;                                                                                                                                                        ; due to stuck port data_in ; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]        ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]       ; Stuck at GND              ; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],       ;
;                                                                                                                                                        ; due to stuck port data_in ; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]        ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]       ; Stuck at GND              ; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],       ;
;                                                                                                                                                        ; due to stuck port data_in ; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]        ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]       ; Stuck at GND              ; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],       ;
;                                                                                                                                                        ; due to stuck port data_in ; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]        ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                        ; due to stuck port data_in ; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 22855 ;
; Number of registers using Synchronous Clear  ; 1137  ;
; Number of registers using Synchronous Load   ; 2156  ;
; Number of registers using Asynchronous Clear ; 4342  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 15083 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator|key_valid_internal                                                                                                                                                                                                                        ; 4       ;
; parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator|key_valid_internal                                                                                                                                                                                                                        ; 4       ;
; HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|counter[0]                                                                                                                                                                                                                                          ; 2       ;
; parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator|key_valid_internal                                                                                                                                                                                                                        ; 4       ;
; parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator|key_valid_internal                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                          ; 1       ;
; sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                          ; 1       ;
; sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                          ; 1       ;
; sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                          ; 1       ;
; sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                          ; 1       ;
; sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                          ; 1       ;
; sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                          ; 1       ;
; sld_signaltap:DE_Writer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                          ; 1       ;
; sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                               ; 1       ;
; sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                               ; 1       ;
; sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                               ; 1       ;
; sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                               ; 1       ;
; sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                               ; 1       ;
; sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                               ; 1       ;
; sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                               ; 1       ;
; sld_signaltap:HEXS|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                               ; 1       ;
; sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                               ; 1       ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                         ; 1       ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                         ; 1       ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                         ; 1       ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                         ; 1       ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                         ; 1       ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                         ; 1       ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                         ; 1       ;
; sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                         ; 1       ;
; sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                ; 1       ;
; sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                ; 1       ;
; sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                ; 1       ;
; sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                ; 1       ;
; sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                ; 1       ;
; sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                ; 1       ;
; sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                ; 1       ;
; sld_signaltap:ksa|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                           ; 1       ;
; Total number of inverted registers = 79                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|populate_s_mem_by_index:task1|address[5]                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator|state[0]                                                                                                                                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator|index[1]                                                                                                                                                                                                                                                           ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|activated_secret_key_found[21]                                                                                                                                                                                                                                                                                                    ;
; 9:1                ; 9 bits    ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|read_rom_mem:s_data_reader|current_index[2]                                                                                                                                                                                                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|data_for_s_write[7]                                                                                                                                                                                                                     ;
; 17:1               ; 8 bits    ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|index_j[0]                                                                                                                                                                                                                                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|data_out[7]                                                                                                                                                                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_out[3]                                                                                                                                                                                                                          ;
; 18:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|index_i[1]                                                                                                                                                                                                                                ;
; 18:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|address_out[7]                                                                                                                                                                                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[0]                                                                                                                                                                                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[0]                                                                                                                                                                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                  ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|f[6]                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mux0                                                                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mux5                                                                                                                                                                                                                                    ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux28                                                                                                                                                                                                                                     ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator|Mux6                                                                                                                                                                                                                                                               ;
; 129:1              ; 8 bits    ; 688 LEs       ; 96 LEs               ; 592 LEs                ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|s_memory_address_in[6]                                                                                                                                                                                                                                              ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux10                                                                                                                                                                                                                                     ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux12                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|populate_s_mem_by_index:task1|address[8]                                                                                                                                                                                                                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator|counter[21]                                                                                                                                                                                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator|counter[20]                                                                                                                                                                                                                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator|counter[15]                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator|state[0]                                                                                                                                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator|index[1]                                                                                                                                                                                                                                                           ;
; 9:1                ; 9 bits    ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|read_rom_mem:s_data_reader|current_index[0]                                                                                                                                                                                                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|data_for_s_write[1]                                                                                                                                                                                                                     ;
; 32:1               ; 2 bits    ; 42 LEs        ; 18 LEs               ; 24 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator|current_state[4]                                                                                                                                                                                                                                                       ;
; 17:1               ; 8 bits    ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|index_j[7]                                                                                                                                                                                                                                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|data_out[7]                                                                                                                                                                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_out[0]                                                                                                                                                                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 18 LEs               ; 24 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator|current_state[1]                                                                                                                                                                                                                                                       ;
; 33:1               ; 2 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator|current_state[3]                                                                                                                                                                                                                                                       ;
; 18:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|index_i[2]                                                                                                                                                                                                                                ;
; 18:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|address_out[0]                                                                                                                                                                                                                            ;
; 33:1               ; 2 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator|current_state[0]                                                                                                                                                                                                                                                       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[4]                                                                                                                                                                                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[7]                                                                                                                                                                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                  ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|f[2]                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mux0                                                                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mux3                                                                                                                                                                                                                                    ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux34                                                                                                                                                                                                                                     ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator|Mux4                                                                                                                                                                                                                                                               ;
; 129:1              ; 8 bits    ; 688 LEs       ; 96 LEs               ; 592 LEs                ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|s_memory_address_in[6]                                                                                                                                                                                                                                              ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux9                                                                                                                                                                                                                                      ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux12                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|populate_s_mem_by_index:task1|address[6]                                                                                                                                                                                                                            ;
; 8:1                ; 9 bits    ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |ksa|read_rom_mem:rom_d|current_index[4]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator|counter[12]                                                                                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator|counter[6]                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator|state[0]                                                                                                                                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator|index[4]                                                                                                                                                                                                                                                           ;
; 9:1                ; 9 bits    ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|read_rom_mem:s_data_reader|current_index[4]                                                                                                                                                                                                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|data_for_s_write[2]                                                                                                                                                                                                                     ;
; 17:1               ; 8 bits    ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|index_j[4]                                                                                                                                                                                                                                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|data_out[7]                                                                                                                                                                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_out[6]                                                                                                                                                                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 18 LEs               ; 24 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator|current_state[4]                                                                                                                                                                                                                                                       ;
; 18:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|index_i[0]                                                                                                                                                                                                                                ;
; 18:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|address_out[1]                                                                                                                                                                                                                            ;
; 33:1               ; 2 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator|current_state[3]                                                                                                                                                                                                                                                       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[4]                                                                                                                                                                                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[1]                                                                                                                                                                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                  ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|f[6]                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mux0                                                                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mux4                                                                                                                                                                                                                                    ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux28                                                                                                                                                                                                                                     ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator|Mux7                                                                                                                                                                                                                                                               ;
; 129:1              ; 8 bits    ; 688 LEs       ; 96 LEs               ; 592 LEs                ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|s_memory_address_in[4]                                                                                                                                                                                                                                              ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux9                                                                                                                                                                                                                                      ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux18                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|populate_s_mem_by_index:task1|address[7]                                                                                                                                                                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator|counter[4]                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator|counter[15]                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator|state[0]                                                                                                                                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator|index[1]                                                                                                                                                                                                                                                           ;
; 9:1                ; 9 bits    ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|read_rom_mem:s_data_reader|current_index[2]                                                                                                                                                                                                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|data_for_s_write[7]                                                                                                                                                                                                                     ;
; 17:1               ; 8 bits    ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|index_j[4]                                                                                                                                                                                                                                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|data_out[7]                                                                                                                                                                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_out[5]                                                                                                                                                                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 18 LEs               ; 24 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator|current_state[4]                                                                                                                                                                                                                                                       ;
; 18:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|index_i[0]                                                                                                                                                                                                                                ;
; 18:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|address_out[1]                                                                                                                                                                                                                            ;
; 33:1               ; 2 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator|current_state[0]                                                                                                                                                                                                                                                       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_i[2]                                                                                                                                                                                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|address_j[1]                                                                                                                                                                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                  ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; Yes        ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|f[4]                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mux0                                                                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mux7                                                                                                                                                                                                                                    ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux27                                                                                                                                                                                                                                     ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator|Mux3                                                                                                                                                                                                                                                               ;
; 129:1              ; 8 bits    ; 688 LEs       ; 96 LEs               ; 592 LEs                ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|s_memory_address_in[0]                                                                                                                                                                                                                                              ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux10                                                                                                                                                                                                                                     ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |ksa|parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1|Mux13                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                          ;
; 5:1                ; 256 bits  ; 768 LEs       ; 512 LEs              ; 256 LEs                ; Yes        ; |ksa|parallel_cores:cores_4|activated_decrypted_data[11][6]                                                                                                                                                                                                                                                                                                   ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |ksa|de_data_writer:de_writer|data[1]                                                                                                                                                                                                                                                                                                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ksa|sld_signaltap:MEM1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ksa|sld_signaltap:MEM2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ksa|sld_signaltap:MEM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ksa|sld_signaltap:MEM4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                              ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ksa|sld_signaltap:ROM_memory|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][7]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][2]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][5]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][8]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][0]                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[11][9]                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][0]                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[13][0]                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[14][1]                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[15][4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][9]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][0]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][5]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][9]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[13][8]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[14][1]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[15][7]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 32:1               ; 8 bits    ; 168 LEs       ; 80 LEs               ; 88 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 132:1              ; 4 bits    ; 352 LEs       ; 172 LEs              ; 180 LEs                ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; current_state[4]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[3]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[2]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[0]                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; address_i[7]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[6]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[5]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[4]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[3]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[2]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[7]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[6]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[5]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[4]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[3]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[2]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[7]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[6]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[5]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[4]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[3]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[2]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[0]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[7]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[6]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[5]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[4]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[3]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[2]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[0]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; state[3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; current_state[4]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[3]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[2]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[1]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[0]                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; state[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[4]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[3]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[2]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[0]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; current_state[4]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[3]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[2]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[0]                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; address_i[7]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[6]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[5]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[4]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[3]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[2]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[7]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[6]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[5]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[4]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[3]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[2]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[7]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[6]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[5]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[4]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[3]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[2]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[0]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[7]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[6]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[5]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[4]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[3]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[2]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[0]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; state[3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; current_state[4]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[3]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[2]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[1]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[0]                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; state[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[4]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[3]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[2]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[0]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; current_state[4]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[3]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[2]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[0]                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; address_i[7]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[6]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[5]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[4]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[3]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[2]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[7]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[6]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[5]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[4]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[3]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[2]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[7]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[6]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[5]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[4]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[3]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[2]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[0]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[7]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[6]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[5]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[4]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[3]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[2]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[0]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; state[3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; current_state[4]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[3]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[2]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[1]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[0]                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; state[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[4]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[3]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[2]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[0]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; current_state[4]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[3]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[2]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[0]                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; address_i[7]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[6]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[5]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[4]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[3]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[2]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[7]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[6]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[5]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[4]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[3]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[2]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[7]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[6]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[5]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[4]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[3]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[2]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[0]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[7]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[6]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[5]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[4]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[3]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[2]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[0]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; state[3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; current_state[4]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[3]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[2]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[1]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[0]                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; state[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[4]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[3]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[2]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; index[0]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|altsyncram_j503:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk ;
+------------------------------+-------+------+------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                   ;
+------------------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; outclk~reg0                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; outclk_not~buf0                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; outclk_not~buf0                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; inclk~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; inclk~buf0                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[31]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[31]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[30]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[30]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[29]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[29]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[28]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[28]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[27]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[27]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[26]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[26]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[25]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[25]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[24]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[24]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[23]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[23]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[22]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[22]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[21]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[21]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[20]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[20]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[19]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[19]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[18]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[18]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[17]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[17]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[16]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[16]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[15]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[15]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[14]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[14]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[13]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[13]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[12]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[12]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[11]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[11]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[10]~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[10]~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[9]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[9]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[8]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[8]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[7]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[7]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[6]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[6]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[5]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[5]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[4]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[4]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[3]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[3]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[2]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[2]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[1]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[1]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; div_clk_count[0]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; div_clk_count[0]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Reset~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Reset~buf0                                           ;
+------------------------------+-------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|altsyncram_22p2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Source assignments for sld_signaltap:DE_Writer ;
+-----------------+-------+------+---------------+
; Assignment      ; Value ; From ; To            ;
+-----------------+-------+------+---------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -             ;
+-----------------+-------+------+---------------+


+-------------------------------------------+
; Source assignments for sld_signaltap:HEXS ;
+-----------------+-------+------+----------+
; Assignment      ; Value ; From ; To       ;
+-----------------+-------+------+----------+
; MESSAGE_DISABLE ; 13410 ; -    ; -        ;
+-----------------+-------+------+----------+


+-------------------------------------------+
; Source assignments for sld_signaltap:MEM1 ;
+-----------------+-------+------+----------+
; Assignment      ; Value ; From ; To       ;
+-----------------+-------+------+----------+
; MESSAGE_DISABLE ; 13410 ; -    ; -        ;
+-----------------+-------+------+----------+


+-------------------------------------------+
; Source assignments for sld_signaltap:MEM2 ;
+-----------------+-------+------+----------+
; Assignment      ; Value ; From ; To       ;
+-----------------+-------+------+----------+
; MESSAGE_DISABLE ; 13410 ; -    ; -        ;
+-----------------+-------+------+----------+


+-------------------------------------------+
; Source assignments for sld_signaltap:MEM3 ;
+-----------------+-------+------+----------+
; Assignment      ; Value ; From ; To       ;
+-----------------+-------+------+----------+
; MESSAGE_DISABLE ; 13410 ; -    ; -        ;
+-----------------+-------+------+----------+


+-------------------------------------------+
; Source assignments for sld_signaltap:MEM4 ;
+-----------------+-------+------+----------+
; Assignment      ; Value ; From ; To       ;
+-----------------+-------+------+----------+
; MESSAGE_DISABLE ; 13410 ; -    ; -        ;
+-----------------+-------+------+----------+


+-------------------------------------------------+
; Source assignments for sld_signaltap:ROM_memory ;
+-----------------+-------+------+----------------+
; Assignment      ; Value ; From ; To             ;
+-----------------+-------+------+----------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -              ;
+-----------------+-------+------+----------------+


+------------------------------------------+
; Source assignments for sld_signaltap:ksa ;
+-----------------+-------+------+---------+
; Assignment      ; Value ; From ; To      ;
+-----------------+-------+------+---------+
; MESSAGE_DISABLE ; 13410 ; -    ; -       ;
+-----------------+-------+------+---------+


+-----------------------------------------------+
; Source assignments for sld_signaltap:switches ;
+-----------------+-------+------+--------------+
; Assignment      ; Value ; From ; To           ;
+-----------------+-------+------+--------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -            ;
+-----------------+-------+------+--------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; CORES          ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69 ;
+----------------+------------------------+--------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                   ;
+----------------+------------------------+--------------------------------------------------------+
; SEED           ; 1111111111111111111111 ; Unsigned Binary                                        ;
+----------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                                                 ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
; OP_MODE        ; 0                      ; Signed Integer                                                                       ;
; SEED           ; 1111111111111111111111 ; Unsigned Binary                                                                      ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; KEY_LENGTH     ; 3     ; Signed Integer                                                                                                                       ;
; START_INDEX    ; 0     ; Signed Integer                                                                                                                       ;
; END_INDEX      ; 255   ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|read_rom_mem:s_data_reader ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DEP            ; 256   ; Signed Integer                                                                                                                      ;
; WID            ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; MSG_DEP        ; 32    ; Signed Integer                                                                                                                     ;
; S_DEP          ; 256   ; Signed Integer                                                                                                                     ;
; MSG_WIDTH      ; 8     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; LOW_THRESHOLD  ; 97    ; Signed Integer                                                                                            ;
; HIGH_THRESHOLD ; 122   ; Signed Integer                                                                                            ;
; SPECIAL        ; 32    ; Signed Integer                                                                                            ;
; END_INDEX      ; 31    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70 ;
+----------------+------------------------+--------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                   ;
+----------------+------------------------+--------------------------------------------------------+
; SEED           ; 1111110000011111111111 ; Unsigned Binary                                        ;
+----------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                                                 ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
; OP_MODE        ; 0                      ; Signed Integer                                                                       ;
; SEED           ; 1111110000011111111111 ; Unsigned Binary                                                                      ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; KEY_LENGTH     ; 3     ; Signed Integer                                                                                                                       ;
; START_INDEX    ; 0     ; Signed Integer                                                                                                                       ;
; END_INDEX      ; 255   ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|read_rom_mem:s_data_reader ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DEP            ; 256   ; Signed Integer                                                                                                                      ;
; WID            ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|decryptor_fsm:decryptor_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; MSG_DEP        ; 32    ; Signed Integer                                                                                                                     ;
; S_DEP          ; 256   ; Signed Integer                                                                                                                     ;
; MSG_WIDTH      ; 8     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|determine_valid_message:validator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; LOW_THRESHOLD  ; 97    ; Signed Integer                                                                                            ;
; HIGH_THRESHOLD ; 122   ; Signed Integer                                                                                            ;
; SPECIAL        ; 32    ; Signed Integer                                                                                            ;
; END_INDEX      ; 31    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71 ;
+----------------+------------------------+--------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                   ;
+----------------+------------------------+--------------------------------------------------------+
; SEED           ; 1111111111100000000000 ; Unsigned Binary                                        ;
+----------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                                                 ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
; OP_MODE        ; 0                      ; Signed Integer                                                                       ;
; SEED           ; 1111111111100000000000 ; Unsigned Binary                                                                      ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; KEY_LENGTH     ; 3     ; Signed Integer                                                                                                                       ;
; START_INDEX    ; 0     ; Signed Integer                                                                                                                       ;
; END_INDEX      ; 255   ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|read_rom_mem:s_data_reader ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DEP            ; 256   ; Signed Integer                                                                                                                      ;
; WID            ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|decryptor_fsm:decryptor_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; MSG_DEP        ; 32    ; Signed Integer                                                                                                                     ;
; S_DEP          ; 256   ; Signed Integer                                                                                                                     ;
; MSG_WIDTH      ; 8     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|determine_valid_message:validator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; LOW_THRESHOLD  ; 97    ; Signed Integer                                                                                            ;
; HIGH_THRESHOLD ; 122   ; Signed Integer                                                                                            ;
; SPECIAL        ; 32    ; Signed Integer                                                                                            ;
; END_INDEX      ; 31    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72 ;
+----------------+------------------------+--------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                   ;
+----------------+------------------------+--------------------------------------------------------+
; SEED           ; 0111110000000000011111 ; Unsigned Binary                                        ;
+----------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                                                 ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
; OP_MODE        ; 0                      ; Signed Integer                                                                       ;
; SEED           ; 0111110000000000011111 ; Unsigned Binary                                                                      ;
+----------------+------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; KEY_LENGTH     ; 3     ; Signed Integer                                                                                                                       ;
; START_INDEX    ; 0     ; Signed Integer                                                                                                                       ;
; END_INDEX      ; 255   ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|read_rom_mem:s_data_reader ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DEP            ; 256   ; Signed Integer                                                                                                                      ;
; WID            ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|decryptor_fsm:decryptor_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; MSG_DEP        ; 32    ; Signed Integer                                                                                                                     ;
; S_DEP          ; 256   ; Signed Integer                                                                                                                     ;
; MSG_WIDTH      ; 8     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|determine_valid_message:validator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; LOW_THRESHOLD  ; 97    ; Signed Integer                                                                                            ;
; HIGH_THRESHOLD ; 122   ; Signed Integer                                                                                            ;
; SPECIAL        ; 32    ; Signed Integer                                                                                            ;
; END_INDEX      ; 31    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: encrypted_data_memory:rom_memory|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                         ; Type                     ;
+------------------------------------+-----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                  ;
; WIDTH_A                            ; 8                                             ; Signed Integer           ;
; WIDTHAD_A                          ; 5                                             ; Signed Integer           ;
; NUMWORDS_A                         ; 32                                            ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WIDTH_B                            ; 1                                             ; Untyped                  ;
; WIDTHAD_B                          ; 1                                             ; Untyped                  ;
; NUMWORDS_B                         ; 1                                             ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; INIT_FILE                          ; ./secret_messages/msg_7_for_task3/message.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_6gu1                               ; Untyped                  ;
+------------------------------------+-----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: read_rom_mem:rom_d ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DEP            ; 32    ; Signed Integer                         ;
; WID            ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_8n22      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:DE_Writer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334538                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 266                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 266                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 819                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 266                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:HEXS                                                                                                                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334536                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 42                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 42                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 147                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 42                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:MEM1                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334539                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 35                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 35                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 126                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 35                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:MEM2                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334540                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 35                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 35                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 126                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 35                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:MEM3                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334541                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 35                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 35                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 126                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 35                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:MEM4                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334542                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 35                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 35                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 126                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 35                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:ROM_memory                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334529                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 261                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 261                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 804                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 261                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:ksa                                                                                                                          ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                            ; String         ;
; sld_node_info                                   ; 805334535                                                                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 33                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 33                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 120                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 33                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:switches                                                      ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                             ; String         ;
; sld_node_info                                   ; 805334528                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                         ; Signed Integer ;
; sld_data_bits                                   ; 12                                                        ; Untyped        ;
; sld_trigger_bits                                ; 12                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                         ; Untyped        ;
; sld_sample_depth                                ; 128                                                       ; Untyped        ;
; sld_segment_size                                ; 128                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                      ; String         ;
; sld_inversion_mask_length                       ; 57                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 12                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                                                 ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                                                 ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                                                 ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                                                 ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                ;
; Entity Instance                           ; parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; encrypted_data_memory:rom_memory|altsyncram:altsyncram_component                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de_data_writer:de_writer|decrypted_data_memory:de_memory_controller"                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (9 bits) is wider than the input port (5 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de_data_writer:de_writer"                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk"                                                       ;
+-----------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type    ; Severity         ; Details                                                                                                  ;
+-----------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; outclk_Not            ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; div_clk_count[18..17] ; Input   ; Info             ; Stuck at VCC                                                                                             ;
; div_clk_count[8..7]   ; Input   ; Info             ; Stuck at VCC                                                                                             ;
; div_clk_count[31..22] ; Input   ; Info             ; Stuck at GND                                                                                             ;
; div_clk_count[20..19] ; Input   ; Info             ; Stuck at GND                                                                                             ;
; div_clk_count[16..14] ; Input   ; Info             ; Stuck at GND                                                                                             ;
; div_clk_count[12..11] ; Input   ; Info             ; Stuck at GND                                                                                             ;
; div_clk_count[4..0]   ; Input   ; Info             ; Stuck at GND                                                                                             ;
; div_clk_count[21]     ; Input   ; Info             ; Stuck at VCC                                                                                             ;
; div_clk_count[13]     ; Input   ; Info             ; Stuck at VCC                                                                                             ;
; div_clk_count[10]     ; Input   ; Info             ; Stuck at VCC                                                                                             ;
; div_clk_count[9]      ; Input   ; Info             ; Stuck at GND                                                                                             ;
; div_clk_count[6]      ; Input   ; Info             ; Stuck at GND                                                                                             ;
; div_clk_count[5]      ; Input   ; Info             ; Stuck at VCC                                                                                             ;
; Reset                 ; Input   ; Info             ; Stuck at VCC                                                                                             ;
; outclk_not            ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5"                                                                              ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4"                                                                              ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3"                                                                              ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2"                                                                              ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1"                                                                              ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0"                                                                              ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "read_rom_mem:rom_d"                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; reset   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; start   ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; address ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (6 bits) it drives; bit(s) "address[7..6]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "encrypted_data_memory:rom_memory"                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                         ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+
; stop                        ; Input ; Info     ; Stuck at GND                                                    ;
; key_from_switches_changed   ; Input ; Info     ; Stuck at GND                                                    ;
; key_from_switches_available ; Input ; Info     ; Stuck at GND                                                    ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator" ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                         ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+
; stop                        ; Input ; Info     ; Stuck at GND                                                    ;
; key_from_switches_changed   ; Input ; Info     ; Stuck at GND                                                    ;
; key_from_switches_available ; Input ; Info     ; Stuck at GND                                                    ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator" ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                         ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+
; stop                        ; Input ; Info     ; Stuck at GND                                                    ;
; key_from_switches_changed   ; Input ; Info     ; Stuck at GND                                                    ;
; key_from_switches_available ; Input ; Info     ; Stuck at GND                                                    ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator" ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1"                                    ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s_q_data_in ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                      ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; sij_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|time_machine:time_controller"                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sec_shuffle_done  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; start_sec_shuffle ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                         ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+
; stop                        ; Input ; Info     ; Stuck at GND                                                    ;
; key_from_switches_changed   ; Input ; Info     ; Stuck at GND                                                    ;
; key_from_switches_available ; Input ; Info     ; Stuck at GND                                                    ;
+-----------------------------+-------+----------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator" ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; switches      ; 12                  ; 12               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 1              ; ROM_memory    ; 261                 ; 261              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 7              ; ksa           ; 33                  ; 33               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 8              ; HEXS          ; 42                  ; 42               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 10             ; DE_Writer     ; 266                 ; 266              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 11             ; MEM1          ; 35                  ; 35               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 12             ; MEM2          ; 35                  ; 35               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 13             ; MEM3          ; 35                  ; 35               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 14             ; MEM4          ; 35                  ; 35               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                                    ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                              ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated ;
; 1              ; S           ; 8     ; 256   ; Read/Write ; parallel_cores:cores_4|full_decryption_core:comb_70|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated ;
; 2              ; S           ; 8     ; 256   ; Read/Write ; parallel_cores:cores_4|full_decryption_core:comb_71|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated ;
; 3              ; S           ; 8     ; 256   ; Read/Write ; parallel_cores:cores_4|full_decryption_core:comb_72|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated ;
; 4              ; D           ; 8     ; 32    ; Read/Write ; encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated                                                 ;
; 5              ; DE          ; 8     ; 32    ; Read/Write ; de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated              ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 10966                       ;
;     CLR               ; 72                          ;
;     CLR SCLR          ; 31                          ;
;     ENA               ; 10128                       ;
;     ENA CLR           ; 48                          ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 234                         ;
;     ENA SLD           ; 187                         ;
;     SCLR              ; 25                          ;
;     SLD               ; 9                           ;
;     plain             ; 200                         ;
; arriav_lcell_comb     ; 12719                       ;
;     arith             ; 489                         ;
;         0 data inputs ; 32                          ;
;         1 data inputs ; 275                         ;
;         2 data inputs ; 126                         ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 20                          ;
;         5 data inputs ; 8                           ;
;     extend            ; 24                          ;
;         7 data inputs ; 24                          ;
;     normal            ; 12206                       ;
;         0 data inputs ; 39                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 249                         ;
;         3 data inputs ; 182                         ;
;         4 data inputs ; 371                         ;
;         5 data inputs ; 1222                        ;
;         6 data inputs ; 10142                       ;
; boundary_port         ; 893                         ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 13.10                       ;
; Average LUT depth     ; 7.53                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:MEM1 ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; arriav_ff             ; 693                                        ;
;     CLR               ; 6                                          ;
;     CLR SLD           ; 63                                         ;
;     ENA               ; 59                                         ;
;     ENA CLR           ; 140                                        ;
;     ENA CLR SCLR      ; 22                                         ;
;     ENA SCLR          ; 27                                         ;
;     ENA SCLR SLD      ; 33                                         ;
;     ENA SLD           ; 28                                         ;
;     SCLR SLD          ; 10                                         ;
;     plain             ; 305                                        ;
; arriav_lcell_comb     ; 251                                        ;
;     arith             ; 75                                         ;
;         0 data inputs ; 4                                          ;
;         1 data inputs ; 70                                         ;
;         2 data inputs ; 1                                          ;
;     normal            ; 176                                        ;
;         0 data inputs ; 2                                          ;
;         1 data inputs ; 8                                          ;
;         2 data inputs ; 9                                          ;
;         3 data inputs ; 10                                         ;
;         4 data inputs ; 22                                         ;
;         5 data inputs ; 61                                         ;
;         6 data inputs ; 64                                         ;
; boundary_port         ; 259                                        ;
; stratixv_ram_block    ; 35                                         ;
;                       ;                                            ;
; Max LUT depth         ; 4.10                                       ;
; Average LUT depth     ; 1.18                                       ;
+-----------------------+--------------------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:MEM2 ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; arriav_ff             ; 693                                        ;
;     CLR               ; 6                                          ;
;     CLR SLD           ; 63                                         ;
;     ENA               ; 59                                         ;
;     ENA CLR           ; 140                                        ;
;     ENA CLR SCLR      ; 22                                         ;
;     ENA SCLR          ; 27                                         ;
;     ENA SCLR SLD      ; 33                                         ;
;     ENA SLD           ; 28                                         ;
;     SCLR SLD          ; 10                                         ;
;     plain             ; 305                                        ;
; arriav_lcell_comb     ; 251                                        ;
;     arith             ; 75                                         ;
;         0 data inputs ; 4                                          ;
;         1 data inputs ; 70                                         ;
;         2 data inputs ; 1                                          ;
;     normal            ; 176                                        ;
;         0 data inputs ; 2                                          ;
;         1 data inputs ; 8                                          ;
;         2 data inputs ; 9                                          ;
;         3 data inputs ; 10                                         ;
;         4 data inputs ; 22                                         ;
;         5 data inputs ; 61                                         ;
;         6 data inputs ; 64                                         ;
; boundary_port         ; 259                                        ;
; stratixv_ram_block    ; 35                                         ;
;                       ;                                            ;
; Max LUT depth         ; 4.10                                       ;
; Average LUT depth     ; 1.18                                       ;
+-----------------------+--------------------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:MEM3 ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; arriav_ff             ; 693                                        ;
;     CLR               ; 6                                          ;
;     CLR SLD           ; 63                                         ;
;     ENA               ; 59                                         ;
;     ENA CLR           ; 140                                        ;
;     ENA CLR SCLR      ; 22                                         ;
;     ENA SCLR          ; 27                                         ;
;     ENA SCLR SLD      ; 33                                         ;
;     ENA SLD           ; 28                                         ;
;     SCLR SLD          ; 10                                         ;
;     plain             ; 305                                        ;
; arriav_lcell_comb     ; 251                                        ;
;     arith             ; 75                                         ;
;         0 data inputs ; 4                                          ;
;         1 data inputs ; 70                                         ;
;         2 data inputs ; 1                                          ;
;     normal            ; 176                                        ;
;         0 data inputs ; 2                                          ;
;         1 data inputs ; 8                                          ;
;         2 data inputs ; 9                                          ;
;         3 data inputs ; 10                                         ;
;         4 data inputs ; 22                                         ;
;         5 data inputs ; 61                                         ;
;         6 data inputs ; 64                                         ;
; boundary_port         ; 259                                        ;
; stratixv_ram_block    ; 35                                         ;
;                       ;                                            ;
; Max LUT depth         ; 4.10                                       ;
; Average LUT depth     ; 1.18                                       ;
+-----------------------+--------------------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:MEM4 ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; arriav_ff             ; 693                                        ;
;     CLR               ; 6                                          ;
;     CLR SLD           ; 63                                         ;
;     ENA               ; 59                                         ;
;     ENA CLR           ; 140                                        ;
;     ENA CLR SCLR      ; 22                                         ;
;     ENA SCLR          ; 27                                         ;
;     ENA SCLR SLD      ; 33                                         ;
;     ENA SLD           ; 28                                         ;
;     SCLR SLD          ; 10                                         ;
;     plain             ; 305                                        ;
; arriav_lcell_comb     ; 251                                        ;
;     arith             ; 75                                         ;
;         0 data inputs ; 4                                          ;
;         1 data inputs ; 70                                         ;
;         2 data inputs ; 1                                          ;
;     normal            ; 176                                        ;
;         0 data inputs ; 2                                          ;
;         1 data inputs ; 8                                          ;
;         2 data inputs ; 9                                          ;
;         3 data inputs ; 10                                         ;
;         4 data inputs ; 22                                         ;
;         5 data inputs ; 61                                         ;
;         6 data inputs ; 64                                         ;
; boundary_port         ; 259                                        ;
; stratixv_ram_block    ; 35                                         ;
;                       ;                                            ;
; Max LUT depth         ; 4.10                                       ;
; Average LUT depth     ; 1.18                                       ;
+-----------------------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:ROM_memory ;
+-----------------------+--------------------------------------------------+
; Type                  ; Count                                            ;
+-----------------------+--------------------------------------------------+
; arriav_ff             ; 3408                                             ;
;     CLR               ; 6                                                ;
;     CLR SLD           ; 289                                              ;
;     ENA               ; 59                                               ;
;     ENA CLR           ; 818                                              ;
;     ENA CLR SCLR      ; 22                                               ;
;     ENA SCLR          ; 27                                               ;
;     ENA SCLR SLD      ; 33                                               ;
;     ENA SLD           ; 28                                               ;
;     SCLR SLD          ; 13                                               ;
;     plain             ; 2113                                             ;
; arriav_lcell_comb     ; 529                                              ;
;     arith             ; 78                                               ;
;         0 data inputs ; 4                                                ;
;         1 data inputs ; 73                                               ;
;         2 data inputs ; 1                                                ;
;     normal            ; 451                                              ;
;         0 data inputs ; 2                                                ;
;         1 data inputs ; 8                                                ;
;         2 data inputs ; 8                                                ;
;         3 data inputs ; 13                                               ;
;         4 data inputs ; 25                                               ;
;         5 data inputs ; 295                                              ;
;         6 data inputs ; 100                                              ;
; boundary_port         ; 1389                                             ;
; stratixv_ram_block    ; 261                                              ;
;                       ;                                                  ;
; Max LUT depth         ; 4.10                                             ;
; Average LUT depth     ; 0.78                                             ;
+-----------------------+--------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 380                                      ;
;     CLR               ; 2                                        ;
;     ENA               ; 26                                       ;
;     ENA CLR           ; 44                                       ;
;     ENA CLR SLD       ; 278                                      ;
;     ENA SCLR          ; 8                                        ;
;     SCLR              ; 7                                        ;
;     SLD               ; 1                                        ;
;     plain             ; 14                                       ;
; arriav_lcell_comb     ; 292                                      ;
;     arith             ; 8                                        ;
;         1 data inputs ; 8                                        ;
;     extend            ; 4                                        ;
;         7 data inputs ; 4                                        ;
;     normal            ; 280                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 34                                       ;
;         3 data inputs ; 44                                       ;
;         4 data inputs ; 36                                       ;
;         5 data inputs ; 55                                       ;
;         6 data inputs ; 106                                      ;
; boundary_port         ; 1031                                     ;
;                       ;                                          ;
; Max LUT depth         ; 5.00                                     ;
; Average LUT depth     ; 1.70                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------+
; Elapsed Time Per Partition              ;
+--------------------------+--------------+
; Partition Name           ; Elapsed Time ;
+--------------------------+--------------+
; Top                      ; 00:00:16     ;
; sld_signaltap:ROM_memory ; 00:00:02     ;
; sld_hub:auto_hub         ; 00:00:01     ;
; sld_signaltap:MEM1       ; 00:00:00     ;
; sld_signaltap:MEM2       ; 00:00:00     ;
; sld_signaltap:MEM3       ; 00:00:00     ;
; sld_signaltap:MEM4       ; 00:00:00     ;
+--------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "DE_Writer"                                                                                                                                     ;
+------------------------------------------------+---------------+-----------+-------------------------+-------------------+--------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name          ; Netlist Type Used ; Actual Connection                                      ; Details ;
+------------------------------------------------+---------------+-----------+-------------------------+-------------------+--------------------------------------------------------+---------+
; CLOCK_50                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CLOCK_50                                               ; N/A     ;
; de_data_writer:de_writer|current_state[0]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; de_data_writer:de_writer|current_state[0]              ; N/A     ;
; de_data_writer:de_writer|current_state[0]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; de_data_writer:de_writer|current_state[0]              ; N/A     ;
; de_data_writer:de_writer|current_state[1]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; de_data_writer:de_writer|current_state[1]              ; N/A     ;
; de_data_writer:de_writer|current_state[1]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; de_data_writer:de_writer|current_state[1]              ; N/A     ;
; de_data_writer:de_writer|current_state[2]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; de_data_writer:de_writer|current_state[2]              ; N/A     ;
; de_data_writer:de_writer|current_state[2]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; de_data_writer:de_writer|current_state[2]              ; N/A     ;
; de_data_writer:de_writer|current_state[3]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                    ; N/A     ;
; de_data_writer:de_writer|current_state[3]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                    ; N/A     ;
; de_data_writer:de_writer|current_state[4]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                    ; N/A     ;
; de_data_writer:de_writer|current_state[4]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                    ; N/A     ;
; de_data_writer:de_writer|current_state[5]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                    ; N/A     ;
; de_data_writer:de_writer|current_state[5]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                    ; N/A     ;
; de_data_writer:de_writer|current_state[6]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                    ; N/A     ;
; de_data_writer:de_writer|current_state[6]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                    ; N/A     ;
; de_data_writer:de_writer|current_state[7]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                    ; N/A     ;
; de_data_writer:de_writer|current_state[7]      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                    ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[0][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[0][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[10][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[10][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[11][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[11][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[12][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[12][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[13][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[13][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[14][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[14][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[15][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[15][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[16][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[16][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[17][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[17][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[18][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[18][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[19][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[19][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[1][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[1][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[20][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[20][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[21][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[21][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[22][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[22][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[23][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[23][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[24][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[24][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[25][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[25][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[26][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[26][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[27][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[27][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[28][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[28][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[29][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[29][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[2][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[2][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[30][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[30][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][0] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][0] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][1] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][1] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][2] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][2] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][3] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][3] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][4] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][4] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][5] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][5] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][6] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][6] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[31][7] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[31][7] ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[3][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[3][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[4][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[4][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[5][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[5][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[6][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[6][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[7][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[7][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[8][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[8][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][0]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][1]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][2]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][3]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][4]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][5]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][6]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][7]  ; N/A     ;
; de_data_writer:de_writer|decrypted_data[9][7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|activated_decrypted_data[9][7]  ; N/A     ;
; de_data_writer:de_writer|done                  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; VCC                                                    ; N/A     ;
; de_data_writer:de_writer|done                  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; VCC                                                    ; N/A     ;
; de_data_writer:de_writer|start                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|write_to_DE                     ; N/A     ;
; de_data_writer:de_writer|start                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; parallel_cores:cores_4|write_to_DE                     ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|gnd                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~GND                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
; DE_Writer|vcc                                  ; post-fitting  ; connected ; sld_signaltap:DE_Writer ; post-synthesis    ; sld_signaltap:DE_Writer|~VCC                           ; N/A     ;
+------------------------------------------------+---------------+-----------+-------------------------+-------------------+--------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "MEM4"                                                                                                                                                                         ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+
; Name                                                                 ; Type          ; Status    ; Partition Name     ; Netlist Type Used ; Actual Connection                                                    ; Details ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+
; CLOCK_50                                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; CLOCK_50                                                             ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|core_done        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|core_done        ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|core_done        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|core_done        ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[0] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[0] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[1] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[1] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[2] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[2] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[3] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[3] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|current_state[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|found            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|found            ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|found            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|found            ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|reset_state      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|reset_state      ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|reset_state      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|reset_state      ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[0]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[0]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[0]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[0]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[10]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[10]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[10]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[10]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[11]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[11]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[11]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[11]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[12]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[12]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[12]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[12]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[13]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[13]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[13]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[13]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[14]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[14]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[14]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[14]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[15]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[15]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[15]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[15]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[16]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[16]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[16]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[16]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[17]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[17]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[17]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[17]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[18]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[18]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[18]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[18]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[19]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[19]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[19]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[19]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[1]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[1]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[1]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[1]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[20]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[20]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[20]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[20]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[21]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[21]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[21]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[21]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[22]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[22]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[23]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[23]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[2]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[2]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[2]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[2]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[3]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[3]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[3]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[3]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[4]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[4]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[4]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[4]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[5]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[5]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[5]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[5]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[6]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[6]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[6]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[6]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[7]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[7]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[7]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[7]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[8]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[8]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[8]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[8]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[9]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[9]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[9]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_72|secret_key[9]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|start_core       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|start_cores                                   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|start_core       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|start_cores                                   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|stop_core        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|stop_cores                                    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_72|stop_core        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|stop_cores                                    ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~GND                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
; MEM4|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM4 ; post-synthesis    ; sld_signaltap:MEM4|~VCC                                              ; N/A     ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "MEM3"                                                                                                                                                                         ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+
; Name                                                                 ; Type          ; Status    ; Partition Name     ; Netlist Type Used ; Actual Connection                                                    ; Details ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+
; CLOCK_50                                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; CLOCK_50                                                             ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|core_done        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|core_done        ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|core_done        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|core_done        ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[0] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[0] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[1] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[1] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[2] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[2] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[3] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[3] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|current_state[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|found            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|found            ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|found            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|found            ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|reset_state      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|reset_state      ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|reset_state      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|reset_state      ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[0]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[0]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[0]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[0]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[10]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[10]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[10]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[10]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[11]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[11]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[11]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[11]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[12]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[12]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[12]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[12]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[13]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[13]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[13]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[13]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[14]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[14]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[14]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[14]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[15]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[15]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[15]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[15]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[16]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[16]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[16]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[16]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[17]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[17]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[17]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[17]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[18]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[18]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[18]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[18]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[19]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[19]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[19]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[19]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[1]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[1]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[1]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[1]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[20]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[20]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[20]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[20]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[21]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[21]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[21]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[21]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[22]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[22]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[23]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[23]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[2]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[2]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[2]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[2]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[3]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[3]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[3]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[3]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[4]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[4]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[4]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[4]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[5]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[5]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[5]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[5]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[6]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[6]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[6]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[6]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[7]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[7]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[7]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[7]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[8]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[8]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[8]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[8]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[9]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[9]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[9]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_71|secret_key[9]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|start_core       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|start_cores                                   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|start_core       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|start_cores                                   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|stop_core        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|stop_cores                                    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_71|stop_core        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|stop_cores                                    ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~GND                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
; MEM3|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM3 ; post-synthesis    ; sld_signaltap:MEM3|~VCC                                              ; N/A     ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "MEM2"                                                                                                                                                                         ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+
; Name                                                                 ; Type          ; Status    ; Partition Name     ; Netlist Type Used ; Actual Connection                                                    ; Details ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+
; CLOCK_50                                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; CLOCK_50                                                             ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|core_done        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|core_done        ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|core_done        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|core_done        ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[0] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[0] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[1] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[1] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[2] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[2] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[3] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[3] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|current_state[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|found            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|found            ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|found            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|found            ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|reset_state      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|reset_state      ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|reset_state      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|reset_state      ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[0]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[0]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[0]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[0]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[10]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[10]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[10]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[10]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[11]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[11]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[11]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[11]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[12]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[12]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[12]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[12]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[13]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[13]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[13]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[13]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[14]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[14]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[14]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[14]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[15]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[15]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[15]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[15]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[16]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[16]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[16]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[16]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[17]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[17]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[17]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[17]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[18]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[18]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[18]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[18]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[19]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[19]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[19]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[19]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[1]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[1]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[1]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[1]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[20]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[20]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[20]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[20]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[21]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[21]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[21]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[21]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[22]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[22]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[23]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[23]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[2]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[2]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[2]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[2]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[3]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[3]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[3]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[3]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[4]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[4]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[4]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[4]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[5]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[5]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[5]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[5]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[6]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[6]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[6]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[6]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[7]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[7]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[7]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[7]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[8]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[8]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[8]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[8]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[9]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[9]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[9]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_70|secret_key[9]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|start_core       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|start_cores                                   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|start_core       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|start_cores                                   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|stop_core        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|stop_cores                                    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_70|stop_core        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|stop_cores                                    ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~GND                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
; MEM2|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM2 ; post-synthesis    ; sld_signaltap:MEM2|~VCC                                              ; N/A     ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "MEM1"                                                                                                                                                                         ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+
; Name                                                                 ; Type          ; Status    ; Partition Name     ; Netlist Type Used ; Actual Connection                                                    ; Details ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+
; CLOCK_50                                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; CLOCK_50                                                             ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|core_done        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|core_done        ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|core_done        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|core_done        ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[0] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[0] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[1] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[1] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[2] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[2] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[3] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[3] ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|current_state[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|found            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|found            ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|found            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|found            ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|reset_state      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|reset_state      ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|reset_state      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|reset_state      ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[0]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[0]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[0]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[0]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[10]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[10]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[10]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[10]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[11]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[11]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[11]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[11]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[12]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[12]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[12]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[12]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[13]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[13]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[13]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[13]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[14]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[14]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[14]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[14]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[15]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[15]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[15]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[15]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[16]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[16]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[16]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[16]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[17]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[17]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[17]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[17]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[18]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[18]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[18]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[18]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[19]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[19]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[19]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[19]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[1]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[1]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[1]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[1]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[20]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[20]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[20]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[20]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[21]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[21]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[21]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[21]   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[22]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[22]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[23]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[23]   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                  ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[2]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[2]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[2]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[2]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[3]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[3]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[3]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[3]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[4]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[4]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[4]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[4]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[5]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[5]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[5]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[5]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[6]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[6]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[6]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[6]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[7]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[7]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[7]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[7]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[8]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[8]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[8]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[8]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[9]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[9]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[9]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|full_decryption_core:comb_69|secret_key[9]    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|start_core       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|start_cores                                   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|start_core       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|start_cores                                   ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|stop_core        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|stop_cores                                    ; N/A     ;
; parallel_cores:cores_4|full_decryption_core:comb_69|stop_core        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; parallel_cores:cores_4|stop_cores                                    ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~GND                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
; MEM1|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:MEM1 ; post-synthesis    ; sld_signaltap:MEM1|~VCC                                              ; N/A     ;
+----------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "ROM_memory"                                                                                         ;
+-----------------------------+---------------+-----------+--------------------------+-------------------+-------------------------------+---------+
; Name                        ; Type          ; Status    ; Partition Name           ; Netlist Type Used ; Actual Connection             ; Details ;
+-----------------------------+---------------+-----------+--------------------------+-------------------+-------------------------------+---------+
; CLOCK_50                    ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; CLOCK_50                      ; N/A     ;
; read_rom_mem:rom_d|done     ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; read_rom_mem:rom_d|done       ; N/A     ;
; read_rom_mem:rom_d|done     ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; read_rom_mem:rom_d|done       ; N/A     ;
; read_rom_mem:rom_d|start    ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; VCC                           ; N/A     ;
; read_rom_mem:rom_d|start    ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; VCC                           ; N/A     ;
; read_rom_mem:rom_d|state[0] ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; read_rom_mem:rom_d|state[0]   ; N/A     ;
; read_rom_mem:rom_d|state[0] ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; read_rom_mem:rom_d|state[0]   ; N/A     ;
; read_rom_mem:rom_d|state[1] ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; read_rom_mem:rom_d|state[1]   ; N/A     ;
; read_rom_mem:rom_d|state[1] ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; read_rom_mem:rom_d|state[1]   ; N/A     ;
; read_rom_mem:rom_d|state[2] ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; read_rom_mem:rom_d|state[2]   ; N/A     ;
; read_rom_mem:rom_d|state[2] ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; read_rom_mem:rom_d|state[2]   ; N/A     ;
; rom_data_d[0][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][0]              ; N/A     ;
; rom_data_d[0][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][0]              ; N/A     ;
; rom_data_d[0][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][1]              ; N/A     ;
; rom_data_d[0][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][1]              ; N/A     ;
; rom_data_d[0][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][2]              ; N/A     ;
; rom_data_d[0][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][2]              ; N/A     ;
; rom_data_d[0][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][3]              ; N/A     ;
; rom_data_d[0][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][3]              ; N/A     ;
; rom_data_d[0][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][4]              ; N/A     ;
; rom_data_d[0][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][4]              ; N/A     ;
; rom_data_d[0][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][5]              ; N/A     ;
; rom_data_d[0][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][5]              ; N/A     ;
; rom_data_d[0][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][6]              ; N/A     ;
; rom_data_d[0][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][6]              ; N/A     ;
; rom_data_d[0][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][7]              ; N/A     ;
; rom_data_d[0][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[0][7]              ; N/A     ;
; rom_data_d[10][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][0]             ; N/A     ;
; rom_data_d[10][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][0]             ; N/A     ;
; rom_data_d[10][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][1]             ; N/A     ;
; rom_data_d[10][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][1]             ; N/A     ;
; rom_data_d[10][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][2]             ; N/A     ;
; rom_data_d[10][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][2]             ; N/A     ;
; rom_data_d[10][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][3]             ; N/A     ;
; rom_data_d[10][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][3]             ; N/A     ;
; rom_data_d[10][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][4]             ; N/A     ;
; rom_data_d[10][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][4]             ; N/A     ;
; rom_data_d[10][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][5]             ; N/A     ;
; rom_data_d[10][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][5]             ; N/A     ;
; rom_data_d[10][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][6]             ; N/A     ;
; rom_data_d[10][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][6]             ; N/A     ;
; rom_data_d[10][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][7]             ; N/A     ;
; rom_data_d[10][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[10][7]             ; N/A     ;
; rom_data_d[11][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][0]             ; N/A     ;
; rom_data_d[11][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][0]             ; N/A     ;
; rom_data_d[11][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][1]             ; N/A     ;
; rom_data_d[11][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][1]             ; N/A     ;
; rom_data_d[11][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][2]             ; N/A     ;
; rom_data_d[11][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][2]             ; N/A     ;
; rom_data_d[11][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][3]             ; N/A     ;
; rom_data_d[11][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][3]             ; N/A     ;
; rom_data_d[11][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][4]             ; N/A     ;
; rom_data_d[11][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][4]             ; N/A     ;
; rom_data_d[11][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][5]             ; N/A     ;
; rom_data_d[11][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][5]             ; N/A     ;
; rom_data_d[11][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][6]             ; N/A     ;
; rom_data_d[11][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][6]             ; N/A     ;
; rom_data_d[11][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][7]             ; N/A     ;
; rom_data_d[11][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[11][7]             ; N/A     ;
; rom_data_d[12][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][0]             ; N/A     ;
; rom_data_d[12][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][0]             ; N/A     ;
; rom_data_d[12][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][1]             ; N/A     ;
; rom_data_d[12][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][1]             ; N/A     ;
; rom_data_d[12][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][2]             ; N/A     ;
; rom_data_d[12][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][2]             ; N/A     ;
; rom_data_d[12][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][3]             ; N/A     ;
; rom_data_d[12][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][3]             ; N/A     ;
; rom_data_d[12][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][4]             ; N/A     ;
; rom_data_d[12][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][4]             ; N/A     ;
; rom_data_d[12][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][5]             ; N/A     ;
; rom_data_d[12][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][5]             ; N/A     ;
; rom_data_d[12][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][6]             ; N/A     ;
; rom_data_d[12][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][6]             ; N/A     ;
; rom_data_d[12][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][7]             ; N/A     ;
; rom_data_d[12][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[12][7]             ; N/A     ;
; rom_data_d[13][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][0]             ; N/A     ;
; rom_data_d[13][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][0]             ; N/A     ;
; rom_data_d[13][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][1]             ; N/A     ;
; rom_data_d[13][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][1]             ; N/A     ;
; rom_data_d[13][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][2]             ; N/A     ;
; rom_data_d[13][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][2]             ; N/A     ;
; rom_data_d[13][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][3]             ; N/A     ;
; rom_data_d[13][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][3]             ; N/A     ;
; rom_data_d[13][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][4]             ; N/A     ;
; rom_data_d[13][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][4]             ; N/A     ;
; rom_data_d[13][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][5]             ; N/A     ;
; rom_data_d[13][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][5]             ; N/A     ;
; rom_data_d[13][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][6]             ; N/A     ;
; rom_data_d[13][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][6]             ; N/A     ;
; rom_data_d[13][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][7]             ; N/A     ;
; rom_data_d[13][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[13][7]             ; N/A     ;
; rom_data_d[14][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][0]             ; N/A     ;
; rom_data_d[14][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][0]             ; N/A     ;
; rom_data_d[14][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][1]             ; N/A     ;
; rom_data_d[14][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][1]             ; N/A     ;
; rom_data_d[14][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][2]             ; N/A     ;
; rom_data_d[14][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][2]             ; N/A     ;
; rom_data_d[14][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][3]             ; N/A     ;
; rom_data_d[14][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][3]             ; N/A     ;
; rom_data_d[14][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][4]             ; N/A     ;
; rom_data_d[14][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][4]             ; N/A     ;
; rom_data_d[14][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][5]             ; N/A     ;
; rom_data_d[14][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][5]             ; N/A     ;
; rom_data_d[14][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][6]             ; N/A     ;
; rom_data_d[14][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][6]             ; N/A     ;
; rom_data_d[14][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][7]             ; N/A     ;
; rom_data_d[14][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[14][7]             ; N/A     ;
; rom_data_d[15][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][0]             ; N/A     ;
; rom_data_d[15][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][0]             ; N/A     ;
; rom_data_d[15][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][1]             ; N/A     ;
; rom_data_d[15][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][1]             ; N/A     ;
; rom_data_d[15][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][2]             ; N/A     ;
; rom_data_d[15][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][2]             ; N/A     ;
; rom_data_d[15][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][3]             ; N/A     ;
; rom_data_d[15][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][3]             ; N/A     ;
; rom_data_d[15][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][4]             ; N/A     ;
; rom_data_d[15][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][4]             ; N/A     ;
; rom_data_d[15][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][5]             ; N/A     ;
; rom_data_d[15][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][5]             ; N/A     ;
; rom_data_d[15][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][6]             ; N/A     ;
; rom_data_d[15][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][6]             ; N/A     ;
; rom_data_d[15][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][7]             ; N/A     ;
; rom_data_d[15][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[15][7]             ; N/A     ;
; rom_data_d[16][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][0]             ; N/A     ;
; rom_data_d[16][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][0]             ; N/A     ;
; rom_data_d[16][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][1]             ; N/A     ;
; rom_data_d[16][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][1]             ; N/A     ;
; rom_data_d[16][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][2]             ; N/A     ;
; rom_data_d[16][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][2]             ; N/A     ;
; rom_data_d[16][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][3]             ; N/A     ;
; rom_data_d[16][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][3]             ; N/A     ;
; rom_data_d[16][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][4]             ; N/A     ;
; rom_data_d[16][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][4]             ; N/A     ;
; rom_data_d[16][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][5]             ; N/A     ;
; rom_data_d[16][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][5]             ; N/A     ;
; rom_data_d[16][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][6]             ; N/A     ;
; rom_data_d[16][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][6]             ; N/A     ;
; rom_data_d[16][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][7]             ; N/A     ;
; rom_data_d[16][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[16][7]             ; N/A     ;
; rom_data_d[17][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][0]             ; N/A     ;
; rom_data_d[17][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][0]             ; N/A     ;
; rom_data_d[17][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][1]             ; N/A     ;
; rom_data_d[17][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][1]             ; N/A     ;
; rom_data_d[17][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][2]             ; N/A     ;
; rom_data_d[17][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][2]             ; N/A     ;
; rom_data_d[17][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][3]             ; N/A     ;
; rom_data_d[17][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][3]             ; N/A     ;
; rom_data_d[17][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][4]             ; N/A     ;
; rom_data_d[17][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][4]             ; N/A     ;
; rom_data_d[17][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][5]             ; N/A     ;
; rom_data_d[17][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][5]             ; N/A     ;
; rom_data_d[17][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][6]             ; N/A     ;
; rom_data_d[17][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][6]             ; N/A     ;
; rom_data_d[17][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][7]             ; N/A     ;
; rom_data_d[17][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[17][7]             ; N/A     ;
; rom_data_d[18][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][0]             ; N/A     ;
; rom_data_d[18][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][0]             ; N/A     ;
; rom_data_d[18][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][1]             ; N/A     ;
; rom_data_d[18][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][1]             ; N/A     ;
; rom_data_d[18][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][2]             ; N/A     ;
; rom_data_d[18][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][2]             ; N/A     ;
; rom_data_d[18][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][3]             ; N/A     ;
; rom_data_d[18][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][3]             ; N/A     ;
; rom_data_d[18][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][4]             ; N/A     ;
; rom_data_d[18][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][4]             ; N/A     ;
; rom_data_d[18][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][5]             ; N/A     ;
; rom_data_d[18][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][5]             ; N/A     ;
; rom_data_d[18][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][6]             ; N/A     ;
; rom_data_d[18][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][6]             ; N/A     ;
; rom_data_d[18][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][7]             ; N/A     ;
; rom_data_d[18][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[18][7]             ; N/A     ;
; rom_data_d[19][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][0]             ; N/A     ;
; rom_data_d[19][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][0]             ; N/A     ;
; rom_data_d[19][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][1]             ; N/A     ;
; rom_data_d[19][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][1]             ; N/A     ;
; rom_data_d[19][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][2]             ; N/A     ;
; rom_data_d[19][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][2]             ; N/A     ;
; rom_data_d[19][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][3]             ; N/A     ;
; rom_data_d[19][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][3]             ; N/A     ;
; rom_data_d[19][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][4]             ; N/A     ;
; rom_data_d[19][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][4]             ; N/A     ;
; rom_data_d[19][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][5]             ; N/A     ;
; rom_data_d[19][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][5]             ; N/A     ;
; rom_data_d[19][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][6]             ; N/A     ;
; rom_data_d[19][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][6]             ; N/A     ;
; rom_data_d[19][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][7]             ; N/A     ;
; rom_data_d[19][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[19][7]             ; N/A     ;
; rom_data_d[1][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][0]              ; N/A     ;
; rom_data_d[1][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][0]              ; N/A     ;
; rom_data_d[1][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][1]              ; N/A     ;
; rom_data_d[1][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][1]              ; N/A     ;
; rom_data_d[1][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][2]              ; N/A     ;
; rom_data_d[1][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][2]              ; N/A     ;
; rom_data_d[1][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][3]              ; N/A     ;
; rom_data_d[1][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][3]              ; N/A     ;
; rom_data_d[1][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][4]              ; N/A     ;
; rom_data_d[1][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][4]              ; N/A     ;
; rom_data_d[1][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][5]              ; N/A     ;
; rom_data_d[1][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][5]              ; N/A     ;
; rom_data_d[1][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][6]              ; N/A     ;
; rom_data_d[1][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][6]              ; N/A     ;
; rom_data_d[1][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][7]              ; N/A     ;
; rom_data_d[1][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[1][7]              ; N/A     ;
; rom_data_d[20][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][0]             ; N/A     ;
; rom_data_d[20][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][0]             ; N/A     ;
; rom_data_d[20][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][1]             ; N/A     ;
; rom_data_d[20][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][1]             ; N/A     ;
; rom_data_d[20][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][2]             ; N/A     ;
; rom_data_d[20][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][2]             ; N/A     ;
; rom_data_d[20][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][3]             ; N/A     ;
; rom_data_d[20][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][3]             ; N/A     ;
; rom_data_d[20][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][4]             ; N/A     ;
; rom_data_d[20][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][4]             ; N/A     ;
; rom_data_d[20][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][5]             ; N/A     ;
; rom_data_d[20][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][5]             ; N/A     ;
; rom_data_d[20][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][6]             ; N/A     ;
; rom_data_d[20][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][6]             ; N/A     ;
; rom_data_d[20][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][7]             ; N/A     ;
; rom_data_d[20][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[20][7]             ; N/A     ;
; rom_data_d[21][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][0]             ; N/A     ;
; rom_data_d[21][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][0]             ; N/A     ;
; rom_data_d[21][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][1]             ; N/A     ;
; rom_data_d[21][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][1]             ; N/A     ;
; rom_data_d[21][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][2]             ; N/A     ;
; rom_data_d[21][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][2]             ; N/A     ;
; rom_data_d[21][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][3]             ; N/A     ;
; rom_data_d[21][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][3]             ; N/A     ;
; rom_data_d[21][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][4]             ; N/A     ;
; rom_data_d[21][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][4]             ; N/A     ;
; rom_data_d[21][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][5]             ; N/A     ;
; rom_data_d[21][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][5]             ; N/A     ;
; rom_data_d[21][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][6]             ; N/A     ;
; rom_data_d[21][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][6]             ; N/A     ;
; rom_data_d[21][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][7]             ; N/A     ;
; rom_data_d[21][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[21][7]             ; N/A     ;
; rom_data_d[22][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][0]             ; N/A     ;
; rom_data_d[22][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][0]             ; N/A     ;
; rom_data_d[22][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][1]             ; N/A     ;
; rom_data_d[22][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][1]             ; N/A     ;
; rom_data_d[22][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][2]             ; N/A     ;
; rom_data_d[22][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][2]             ; N/A     ;
; rom_data_d[22][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][3]             ; N/A     ;
; rom_data_d[22][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][3]             ; N/A     ;
; rom_data_d[22][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][4]             ; N/A     ;
; rom_data_d[22][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][4]             ; N/A     ;
; rom_data_d[22][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][5]             ; N/A     ;
; rom_data_d[22][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][5]             ; N/A     ;
; rom_data_d[22][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][6]             ; N/A     ;
; rom_data_d[22][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][6]             ; N/A     ;
; rom_data_d[22][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][7]             ; N/A     ;
; rom_data_d[22][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[22][7]             ; N/A     ;
; rom_data_d[23][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][0]             ; N/A     ;
; rom_data_d[23][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][0]             ; N/A     ;
; rom_data_d[23][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][1]             ; N/A     ;
; rom_data_d[23][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][1]             ; N/A     ;
; rom_data_d[23][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][2]             ; N/A     ;
; rom_data_d[23][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][2]             ; N/A     ;
; rom_data_d[23][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][3]             ; N/A     ;
; rom_data_d[23][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][3]             ; N/A     ;
; rom_data_d[23][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][4]             ; N/A     ;
; rom_data_d[23][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][4]             ; N/A     ;
; rom_data_d[23][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][5]             ; N/A     ;
; rom_data_d[23][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][5]             ; N/A     ;
; rom_data_d[23][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][6]             ; N/A     ;
; rom_data_d[23][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][6]             ; N/A     ;
; rom_data_d[23][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][7]             ; N/A     ;
; rom_data_d[23][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[23][7]             ; N/A     ;
; rom_data_d[24][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][0]             ; N/A     ;
; rom_data_d[24][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][0]             ; N/A     ;
; rom_data_d[24][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][1]             ; N/A     ;
; rom_data_d[24][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][1]             ; N/A     ;
; rom_data_d[24][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][2]             ; N/A     ;
; rom_data_d[24][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][2]             ; N/A     ;
; rom_data_d[24][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][3]             ; N/A     ;
; rom_data_d[24][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][3]             ; N/A     ;
; rom_data_d[24][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][4]             ; N/A     ;
; rom_data_d[24][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][4]             ; N/A     ;
; rom_data_d[24][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][5]             ; N/A     ;
; rom_data_d[24][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][5]             ; N/A     ;
; rom_data_d[24][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][6]             ; N/A     ;
; rom_data_d[24][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][6]             ; N/A     ;
; rom_data_d[24][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][7]             ; N/A     ;
; rom_data_d[24][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[24][7]             ; N/A     ;
; rom_data_d[25][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][0]             ; N/A     ;
; rom_data_d[25][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][0]             ; N/A     ;
; rom_data_d[25][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][1]             ; N/A     ;
; rom_data_d[25][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][1]             ; N/A     ;
; rom_data_d[25][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][2]             ; N/A     ;
; rom_data_d[25][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][2]             ; N/A     ;
; rom_data_d[25][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][3]             ; N/A     ;
; rom_data_d[25][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][3]             ; N/A     ;
; rom_data_d[25][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][4]             ; N/A     ;
; rom_data_d[25][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][4]             ; N/A     ;
; rom_data_d[25][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][5]             ; N/A     ;
; rom_data_d[25][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][5]             ; N/A     ;
; rom_data_d[25][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][6]             ; N/A     ;
; rom_data_d[25][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][6]             ; N/A     ;
; rom_data_d[25][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][7]             ; N/A     ;
; rom_data_d[25][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[25][7]             ; N/A     ;
; rom_data_d[26][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][0]             ; N/A     ;
; rom_data_d[26][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][0]             ; N/A     ;
; rom_data_d[26][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][1]             ; N/A     ;
; rom_data_d[26][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][1]             ; N/A     ;
; rom_data_d[26][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][2]             ; N/A     ;
; rom_data_d[26][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][2]             ; N/A     ;
; rom_data_d[26][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][3]             ; N/A     ;
; rom_data_d[26][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][3]             ; N/A     ;
; rom_data_d[26][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][4]             ; N/A     ;
; rom_data_d[26][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][4]             ; N/A     ;
; rom_data_d[26][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][5]             ; N/A     ;
; rom_data_d[26][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][5]             ; N/A     ;
; rom_data_d[26][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][6]             ; N/A     ;
; rom_data_d[26][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][6]             ; N/A     ;
; rom_data_d[26][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][7]             ; N/A     ;
; rom_data_d[26][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[26][7]             ; N/A     ;
; rom_data_d[27][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][0]             ; N/A     ;
; rom_data_d[27][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][0]             ; N/A     ;
; rom_data_d[27][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][1]             ; N/A     ;
; rom_data_d[27][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][1]             ; N/A     ;
; rom_data_d[27][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][2]             ; N/A     ;
; rom_data_d[27][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][2]             ; N/A     ;
; rom_data_d[27][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][3]             ; N/A     ;
; rom_data_d[27][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][3]             ; N/A     ;
; rom_data_d[27][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][4]             ; N/A     ;
; rom_data_d[27][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][4]             ; N/A     ;
; rom_data_d[27][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][5]             ; N/A     ;
; rom_data_d[27][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][5]             ; N/A     ;
; rom_data_d[27][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][6]             ; N/A     ;
; rom_data_d[27][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][6]             ; N/A     ;
; rom_data_d[27][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][7]             ; N/A     ;
; rom_data_d[27][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[27][7]             ; N/A     ;
; rom_data_d[28][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][0]             ; N/A     ;
; rom_data_d[28][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][0]             ; N/A     ;
; rom_data_d[28][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][1]             ; N/A     ;
; rom_data_d[28][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][1]             ; N/A     ;
; rom_data_d[28][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][2]             ; N/A     ;
; rom_data_d[28][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][2]             ; N/A     ;
; rom_data_d[28][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][3]             ; N/A     ;
; rom_data_d[28][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][3]             ; N/A     ;
; rom_data_d[28][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][4]             ; N/A     ;
; rom_data_d[28][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][4]             ; N/A     ;
; rom_data_d[28][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][5]             ; N/A     ;
; rom_data_d[28][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][5]             ; N/A     ;
; rom_data_d[28][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][6]             ; N/A     ;
; rom_data_d[28][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][6]             ; N/A     ;
; rom_data_d[28][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][7]             ; N/A     ;
; rom_data_d[28][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[28][7]             ; N/A     ;
; rom_data_d[29][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][0]             ; N/A     ;
; rom_data_d[29][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][0]             ; N/A     ;
; rom_data_d[29][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][1]             ; N/A     ;
; rom_data_d[29][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][1]             ; N/A     ;
; rom_data_d[29][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][2]             ; N/A     ;
; rom_data_d[29][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][2]             ; N/A     ;
; rom_data_d[29][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][3]             ; N/A     ;
; rom_data_d[29][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][3]             ; N/A     ;
; rom_data_d[29][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][4]             ; N/A     ;
; rom_data_d[29][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][4]             ; N/A     ;
; rom_data_d[29][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][5]             ; N/A     ;
; rom_data_d[29][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][5]             ; N/A     ;
; rom_data_d[29][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][6]             ; N/A     ;
; rom_data_d[29][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][6]             ; N/A     ;
; rom_data_d[29][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][7]             ; N/A     ;
; rom_data_d[29][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[29][7]             ; N/A     ;
; rom_data_d[2][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][0]              ; N/A     ;
; rom_data_d[2][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][0]              ; N/A     ;
; rom_data_d[2][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][1]              ; N/A     ;
; rom_data_d[2][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][1]              ; N/A     ;
; rom_data_d[2][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][2]              ; N/A     ;
; rom_data_d[2][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][2]              ; N/A     ;
; rom_data_d[2][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][3]              ; N/A     ;
; rom_data_d[2][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][3]              ; N/A     ;
; rom_data_d[2][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][4]              ; N/A     ;
; rom_data_d[2][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][4]              ; N/A     ;
; rom_data_d[2][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][5]              ; N/A     ;
; rom_data_d[2][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][5]              ; N/A     ;
; rom_data_d[2][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][6]              ; N/A     ;
; rom_data_d[2][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][6]              ; N/A     ;
; rom_data_d[2][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][7]              ; N/A     ;
; rom_data_d[2][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[2][7]              ; N/A     ;
; rom_data_d[30][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][0]             ; N/A     ;
; rom_data_d[30][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][0]             ; N/A     ;
; rom_data_d[30][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][1]             ; N/A     ;
; rom_data_d[30][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][1]             ; N/A     ;
; rom_data_d[30][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][2]             ; N/A     ;
; rom_data_d[30][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][2]             ; N/A     ;
; rom_data_d[30][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][3]             ; N/A     ;
; rom_data_d[30][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][3]             ; N/A     ;
; rom_data_d[30][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][4]             ; N/A     ;
; rom_data_d[30][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][4]             ; N/A     ;
; rom_data_d[30][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][5]             ; N/A     ;
; rom_data_d[30][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][5]             ; N/A     ;
; rom_data_d[30][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][6]             ; N/A     ;
; rom_data_d[30][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][6]             ; N/A     ;
; rom_data_d[30][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][7]             ; N/A     ;
; rom_data_d[30][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[30][7]             ; N/A     ;
; rom_data_d[31][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][0]             ; N/A     ;
; rom_data_d[31][0]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][0]             ; N/A     ;
; rom_data_d[31][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][1]             ; N/A     ;
; rom_data_d[31][1]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][1]             ; N/A     ;
; rom_data_d[31][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][2]             ; N/A     ;
; rom_data_d[31][2]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][2]             ; N/A     ;
; rom_data_d[31][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][3]             ; N/A     ;
; rom_data_d[31][3]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][3]             ; N/A     ;
; rom_data_d[31][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][4]             ; N/A     ;
; rom_data_d[31][4]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][4]             ; N/A     ;
; rom_data_d[31][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][5]             ; N/A     ;
; rom_data_d[31][5]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][5]             ; N/A     ;
; rom_data_d[31][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][6]             ; N/A     ;
; rom_data_d[31][6]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][6]             ; N/A     ;
; rom_data_d[31][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][7]             ; N/A     ;
; rom_data_d[31][7]           ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[31][7]             ; N/A     ;
; rom_data_d[3][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][0]              ; N/A     ;
; rom_data_d[3][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][0]              ; N/A     ;
; rom_data_d[3][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][1]              ; N/A     ;
; rom_data_d[3][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][1]              ; N/A     ;
; rom_data_d[3][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][2]              ; N/A     ;
; rom_data_d[3][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][2]              ; N/A     ;
; rom_data_d[3][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][3]              ; N/A     ;
; rom_data_d[3][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][3]              ; N/A     ;
; rom_data_d[3][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][4]              ; N/A     ;
; rom_data_d[3][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][4]              ; N/A     ;
; rom_data_d[3][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][5]              ; N/A     ;
; rom_data_d[3][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][5]              ; N/A     ;
; rom_data_d[3][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][6]              ; N/A     ;
; rom_data_d[3][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][6]              ; N/A     ;
; rom_data_d[3][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][7]              ; N/A     ;
; rom_data_d[3][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[3][7]              ; N/A     ;
; rom_data_d[4][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][0]              ; N/A     ;
; rom_data_d[4][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][0]              ; N/A     ;
; rom_data_d[4][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][1]              ; N/A     ;
; rom_data_d[4][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][1]              ; N/A     ;
; rom_data_d[4][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][2]              ; N/A     ;
; rom_data_d[4][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][2]              ; N/A     ;
; rom_data_d[4][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][3]              ; N/A     ;
; rom_data_d[4][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][3]              ; N/A     ;
; rom_data_d[4][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][4]              ; N/A     ;
; rom_data_d[4][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][4]              ; N/A     ;
; rom_data_d[4][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][5]              ; N/A     ;
; rom_data_d[4][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][5]              ; N/A     ;
; rom_data_d[4][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][6]              ; N/A     ;
; rom_data_d[4][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][6]              ; N/A     ;
; rom_data_d[4][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][7]              ; N/A     ;
; rom_data_d[4][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[4][7]              ; N/A     ;
; rom_data_d[5][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][0]              ; N/A     ;
; rom_data_d[5][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][0]              ; N/A     ;
; rom_data_d[5][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][1]              ; N/A     ;
; rom_data_d[5][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][1]              ; N/A     ;
; rom_data_d[5][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][2]              ; N/A     ;
; rom_data_d[5][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][2]              ; N/A     ;
; rom_data_d[5][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][3]              ; N/A     ;
; rom_data_d[5][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][3]              ; N/A     ;
; rom_data_d[5][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][4]              ; N/A     ;
; rom_data_d[5][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][4]              ; N/A     ;
; rom_data_d[5][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][5]              ; N/A     ;
; rom_data_d[5][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][5]              ; N/A     ;
; rom_data_d[5][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][6]              ; N/A     ;
; rom_data_d[5][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][6]              ; N/A     ;
; rom_data_d[5][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][7]              ; N/A     ;
; rom_data_d[5][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[5][7]              ; N/A     ;
; rom_data_d[6][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][0]              ; N/A     ;
; rom_data_d[6][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][0]              ; N/A     ;
; rom_data_d[6][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][1]              ; N/A     ;
; rom_data_d[6][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][1]              ; N/A     ;
; rom_data_d[6][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][2]              ; N/A     ;
; rom_data_d[6][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][2]              ; N/A     ;
; rom_data_d[6][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][3]              ; N/A     ;
; rom_data_d[6][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][3]              ; N/A     ;
; rom_data_d[6][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][4]              ; N/A     ;
; rom_data_d[6][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][4]              ; N/A     ;
; rom_data_d[6][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][5]              ; N/A     ;
; rom_data_d[6][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][5]              ; N/A     ;
; rom_data_d[6][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][6]              ; N/A     ;
; rom_data_d[6][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][6]              ; N/A     ;
; rom_data_d[6][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][7]              ; N/A     ;
; rom_data_d[6][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[6][7]              ; N/A     ;
; rom_data_d[7][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][0]              ; N/A     ;
; rom_data_d[7][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][0]              ; N/A     ;
; rom_data_d[7][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][1]              ; N/A     ;
; rom_data_d[7][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][1]              ; N/A     ;
; rom_data_d[7][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][2]              ; N/A     ;
; rom_data_d[7][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][2]              ; N/A     ;
; rom_data_d[7][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][3]              ; N/A     ;
; rom_data_d[7][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][3]              ; N/A     ;
; rom_data_d[7][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][4]              ; N/A     ;
; rom_data_d[7][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][4]              ; N/A     ;
; rom_data_d[7][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][5]              ; N/A     ;
; rom_data_d[7][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][5]              ; N/A     ;
; rom_data_d[7][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][6]              ; N/A     ;
; rom_data_d[7][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][6]              ; N/A     ;
; rom_data_d[7][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][7]              ; N/A     ;
; rom_data_d[7][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[7][7]              ; N/A     ;
; rom_data_d[8][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][0]              ; N/A     ;
; rom_data_d[8][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][0]              ; N/A     ;
; rom_data_d[8][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][1]              ; N/A     ;
; rom_data_d[8][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][1]              ; N/A     ;
; rom_data_d[8][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][2]              ; N/A     ;
; rom_data_d[8][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][2]              ; N/A     ;
; rom_data_d[8][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][3]              ; N/A     ;
; rom_data_d[8][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][3]              ; N/A     ;
; rom_data_d[8][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][4]              ; N/A     ;
; rom_data_d[8][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][4]              ; N/A     ;
; rom_data_d[8][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][5]              ; N/A     ;
; rom_data_d[8][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][5]              ; N/A     ;
; rom_data_d[8][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][6]              ; N/A     ;
; rom_data_d[8][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][6]              ; N/A     ;
; rom_data_d[8][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][7]              ; N/A     ;
; rom_data_d[8][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[8][7]              ; N/A     ;
; rom_data_d[9][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][0]              ; N/A     ;
; rom_data_d[9][0]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][0]              ; N/A     ;
; rom_data_d[9][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][1]              ; N/A     ;
; rom_data_d[9][1]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][1]              ; N/A     ;
; rom_data_d[9][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][2]              ; N/A     ;
; rom_data_d[9][2]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][2]              ; N/A     ;
; rom_data_d[9][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][3]              ; N/A     ;
; rom_data_d[9][3]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][3]              ; N/A     ;
; rom_data_d[9][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][4]              ; N/A     ;
; rom_data_d[9][4]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][4]              ; N/A     ;
; rom_data_d[9][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][5]              ; N/A     ;
; rom_data_d[9][5]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][5]              ; N/A     ;
; rom_data_d[9][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][6]              ; N/A     ;
; rom_data_d[9][6]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][6]              ; N/A     ;
; rom_data_d[9][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][7]              ; N/A     ;
; rom_data_d[9][7]            ; pre-synthesis ; connected ; Top                      ; post-synthesis    ; rom_data_d[9][7]              ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|gnd              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~GND ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
; ROM_memory|vcc              ; post-fitting  ; connected ; sld_signaltap:ROM_memory ; post-synthesis    ; sld_signaltap:ROM_memory|~VCC ; N/A     ;
+-----------------------------+---------------+-----------+--------------------------+-------------------+-------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "HEXS"                                                                             ;
+----------+---------------+-----------+--------------------+-------------------+--------------------------------------+---------+
; Name     ; Type          ; Status    ; Partition Name     ; Netlist Type Used ; Actual Connection                    ; Details ;
+----------+---------------+-----------+--------------------+-------------------+--------------------------------------+---------+
; CLOCK_50 ; pre-synthesis ; connected ; Top                ; post-synthesis    ; CLOCK_50                             ; N/A     ;
; HEX0[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[0] ; N/A     ;
; HEX0[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[0] ; N/A     ;
; HEX0[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[1] ; N/A     ;
; HEX0[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[1] ; N/A     ;
; HEX0[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[2] ; N/A     ;
; HEX0[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[2] ; N/A     ;
; HEX0[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[3] ; N/A     ;
; HEX0[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[3] ; N/A     ;
; HEX0[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[4] ; N/A     ;
; HEX0[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[4] ; N/A     ;
; HEX0[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[5] ; N/A     ;
; HEX0[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[5] ; N/A     ;
; HEX0[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[6] ; N/A     ;
; HEX0[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX0[6] ; N/A     ;
; HEX1[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[0] ; N/A     ;
; HEX1[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[0] ; N/A     ;
; HEX1[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[1] ; N/A     ;
; HEX1[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[1] ; N/A     ;
; HEX1[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[2] ; N/A     ;
; HEX1[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[2] ; N/A     ;
; HEX1[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[3] ; N/A     ;
; HEX1[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[3] ; N/A     ;
; HEX1[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[4] ; N/A     ;
; HEX1[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[4] ; N/A     ;
; HEX1[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[5] ; N/A     ;
; HEX1[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[5] ; N/A     ;
; HEX1[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[6] ; N/A     ;
; HEX1[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX1[6] ; N/A     ;
; HEX2[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[0] ; N/A     ;
; HEX2[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[0] ; N/A     ;
; HEX2[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[1] ; N/A     ;
; HEX2[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[1] ; N/A     ;
; HEX2[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[2] ; N/A     ;
; HEX2[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[2] ; N/A     ;
; HEX2[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[3] ; N/A     ;
; HEX2[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[3] ; N/A     ;
; HEX2[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[4] ; N/A     ;
; HEX2[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[4] ; N/A     ;
; HEX2[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[5] ; N/A     ;
; HEX2[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[5] ; N/A     ;
; HEX2[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[6] ; N/A     ;
; HEX2[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX2[6] ; N/A     ;
; HEX3[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[0] ; N/A     ;
; HEX3[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[0] ; N/A     ;
; HEX3[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[1] ; N/A     ;
; HEX3[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[1] ; N/A     ;
; HEX3[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[2] ; N/A     ;
; HEX3[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[2] ; N/A     ;
; HEX3[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[3] ; N/A     ;
; HEX3[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[3] ; N/A     ;
; HEX3[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[4] ; N/A     ;
; HEX3[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[4] ; N/A     ;
; HEX3[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[5] ; N/A     ;
; HEX3[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[5] ; N/A     ;
; HEX3[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[6] ; N/A     ;
; HEX3[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX3[6] ; N/A     ;
; HEX4[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[0] ; N/A     ;
; HEX4[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[0] ; N/A     ;
; HEX4[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[1] ; N/A     ;
; HEX4[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[1] ; N/A     ;
; HEX4[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[2] ; N/A     ;
; HEX4[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[2] ; N/A     ;
; HEX4[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[3] ; N/A     ;
; HEX4[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[3] ; N/A     ;
; HEX4[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[4] ; N/A     ;
; HEX4[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[4] ; N/A     ;
; HEX4[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[5] ; N/A     ;
; HEX4[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[5] ; N/A     ;
; HEX4[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[6] ; N/A     ;
; HEX4[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX4[6] ; N/A     ;
; HEX5[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[0] ; N/A     ;
; HEX5[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[0] ; N/A     ;
; HEX5[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; ~GND                                 ; N/A     ;
; HEX5[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; ~GND                                 ; N/A     ;
; HEX5[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[2] ; N/A     ;
; HEX5[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[2] ; N/A     ;
; HEX5[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[3] ; N/A     ;
; HEX5[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[3] ; N/A     ;
; HEX5[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[4] ; N/A     ;
; HEX5[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[4] ; N/A     ;
; HEX5[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[5] ; N/A     ;
; HEX5[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[5] ; N/A     ;
; HEX5[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[6] ; N/A     ;
; HEX5[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; HEX_Control:Hex_Control_inst|HEX5[6] ; N/A     ;
; HEXS|gnd ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~GND              ; N/A     ;
; HEXS|gnd ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~GND              ; N/A     ;
; HEXS|gnd ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~GND              ; N/A     ;
; HEXS|gnd ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~GND              ; N/A     ;
; HEXS|gnd ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~GND              ; N/A     ;
; HEXS|gnd ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~GND              ; N/A     ;
; HEXS|gnd ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~GND              ; N/A     ;
; HEXS|gnd ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~GND              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
; HEXS|vcc ; post-fitting  ; connected ; sld_signaltap:HEXS ; post-synthesis    ; sld_signaltap:HEXS|~VCC              ; N/A     ;
+----------+---------------+-----------+--------------------+-------------------+--------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "ksa"                                                                                                                                                                                                                                      ;
+--------------------------+---------------+-----------+-------------------+-------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                     ; Type          ; Status    ; Partition Name    ; Netlist Type Used ; Actual Connection      ; Details                                                                                                                                                        ;
+--------------------------+---------------+-----------+-------------------+-------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; CLOCK_50               ; N/A                                                                                                                                                            ;
; activated_secret_key[0]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[0]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[10] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[10] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[11] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[11] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[12] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[12] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[13] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[13] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[14] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[14] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[15] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[15] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[16] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[16] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[17] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[17] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[18] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[18] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[19] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[19] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[1]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[1]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[20] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[20] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[21] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[21] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[22] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[22] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[23] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[23] ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[2]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[2]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[3]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[3]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[4]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[4]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[5]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[5]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[6]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[6]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[7]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[7]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[8]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[8]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[9]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; activated_secret_key[9]  ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; current_state[0]         ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; current_state[0]         ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; current_state[1]         ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; current_state[1]         ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; current_state[2]         ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; current_state[2]         ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; current_state[3]         ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; current_state[3]         ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; current_state[4]         ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; current_state[4]         ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_rom_start           ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_rom_start           ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; start_cores              ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; start_cores              ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; stop_cores               ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; stop_cores               ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; write_to_DE              ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; write_to_DE              ; pre-synthesis ; missing   ; Top               ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|gnd                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~GND ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
; ksa|vcc                  ; post-fitting  ; connected ; sld_signaltap:ksa ; post-synthesis    ; sld_signaltap:ksa|~VCC ; N/A                                                                                                                                                            ;
+--------------------------+---------------+-----------+-------------------+-------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "switches"                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+---------------+-----------+------------------------+-------------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                            ; Type          ; Status    ; Partition Name         ; Netlist Type Used ; Actual Connection           ; Details                                                                                                                                                        ;
+-------------------------------------------------+---------------+-----------+------------------------+-------------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switches_fsm:key_switches_control|CLOCK_50      ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|key_available ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|key_available ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|key_changed   ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|key_changed   ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[0] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[0] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[1] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[1] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[2] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[2] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[3] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[3] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[4] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[4] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[5] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[5] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[6] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[6] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[7] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[7] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[8] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[8] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[9] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches_fsm:key_switches_control|secret_key[9] ; pre-synthesis ; missing   ; Top                    ; post-synthesis    ; GND                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC ; N/A                                                                                                                                                            ;
+-------------------------------------------------+---------------+-----------+------------------------+-------------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Mon Jun 17 13:24:38 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file task 3/lfsr_controller.sv
    Info (12023): Found entity 1: LFSR_Controller File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/LFSR_Controller.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file task 3/determine_valid_message.sv
    Info (12023): Found entity 1: determine_valid_message File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file task2/decryptor_fsm.sv
    Info (12023): Found entity 1: decryptor_fsm File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file s_memory.vhd
    Info (12022): Found design unit 1: s_memory-SYN File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd Line: 55
    Info (12023): Found entity 1: s_memory File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd Line: 43
Warning (10275): Verilog HDL Module Instantiation warning at ksa.sv(69): ignored dangling comma in List of Port Connections File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 6
Warning (12019): Can't analyze file -- file Task1/rc4.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file encrypted_data_memory.v
    Info (12023): Found entity 1: encrypted_data_memory File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file task2/read_rom_mem.sv
    Info (12023): Found entity 1: read_rom_mem File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file time_machine.sv
    Info (12023): Found entity 1: time_machine File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/time_machine.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file task 3/decryption_core.sv
    Info (12023): Found entity 1: decryption_core File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file task2/de_data_writer.sv
    Info (12023): Found entity 1: de_data_writer File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decrypted_data_memory.v
    Info (12023): Found entity 1: decrypted_data_memory File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/decrypted_data_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file task4/parallel_cores.sv
    Info (12023): Found entity 1: parallel_cores File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file task 3/hex_control.sv
    Info (12023): Found entity 1: HEX_Control File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv Line: 1
Warning (12019): Can't analyze file -- file Task4/parallel_cores_beta.sv is missing
Warning (12019): Can't analyze file -- file Task4/LFSR_Controller_Bonus.sv is missing
Warning (12019): Can't analyze file -- file Task4/ksa_bonus.sv is missing
Warning (10275): Verilog HDL Module Instantiation warning at full_decryption_core.sv(221): ignored dangling comma in List of Port Connections File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 221
Info (12021): Found 1 design units, including 1 entities, in source file task4/full_decryption_core.sv
    Info (12023): Found entity 1: full_decryption_core File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 14
Critical Warning (10846): Verilog HDL Instantiation warning at parallel_cores.sv(121): instance has no name File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 121
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Warning (10034): Output port "LEDR[8..1]" at ksa.sv(20) has no driver File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 20
Info (12128): Elaborating entity "parallel_cores" for hierarchy "parallel_cores:cores_4" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 36
Warning (10230): Verilog HDL assignment warning at parallel_cores.sv(39): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 39
Warning (10230): Verilog HDL assignment warning at parallel_cores.sv(43): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 43
Warning (10230): Verilog HDL assignment warning at parallel_cores.sv(44): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 44
Warning (10230): Verilog HDL assignment warning at parallel_cores.sv(47): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 47
Warning (10230): Verilog HDL assignment warning at parallel_cores.sv(50): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 50
Warning (10230): Verilog HDL assignment warning at parallel_cores.sv(51): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 51
Warning (10230): Verilog HDL assignment warning at parallel_cores.sv(52): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 52
Warning (10230): Verilog HDL assignment warning at parallel_cores.sv(54): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 54
Warning (10230): Verilog HDL assignment warning at parallel_cores.sv(55): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 55
Warning (10230): Verilog HDL assignment warning at parallel_cores.sv(56): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 56
Warning (10230): Verilog HDL assignment warning at parallel_cores.sv(57): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 57
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "decrypted_data" into its bus
Info (12128): Elaborating entity "full_decryption_core" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 121
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(49): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 49
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(55): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 55
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(56): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 56
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(59): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 59
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(60): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 60
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(62): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 62
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(64): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 64
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(65): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 65
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(69): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 69
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(70): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 70
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(71): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 71
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(73): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 73
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(76): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 76
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(77): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 77
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(79): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 79
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(81): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 81
Info (12128): Elaborating entity "LFSR_Controller" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|LFSR_Controller:key_generator" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 149
Info (12128): Elaborating entity "s_memory" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 167
Info (12128): Elaborating entity "altsyncram" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd Line: 62
Info (12133): Instantiated megafunction "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5b4.tdf
    Info (12023): Found entity 1: altsyncram_m5b4 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m5b4" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kq83.tdf
    Info (12023): Found entity 1: altsyncram_kq83 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_kq83.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kq83" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf Line: 38
Info (12133): Instantiated megafunction "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "decryption_core" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 202
Info (12128): Elaborating entity "time_machine" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|time_machine:time_controller" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv Line: 97
Warning (10034): Output port "start_sec_shuffle" at time_machine.sv(33) has no driver File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/time_machine.sv Line: 33
Warning (12125): Using design file task1/populate_s_mem_by_index.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: populate_s_mem_by_index File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 8
Info (12128): Elaborating entity "populate_s_mem_by_index" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|populate_s_mem_by_index:task1" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv Line: 160
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(34): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 34
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(39): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 39
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(40): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 40
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(43): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 43
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(47): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 47
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(49): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 49
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(52): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 52
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(55): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 55
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(58): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 58
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(60): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 60
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(79): truncated value with size 32 to match size of target (9) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 79
Warning (12125): Using design file task2/shuffle_fsm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shuffle_fsm File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 22
Info (12128): Elaborating entity "shuffle_fsm" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv Line: 185
Warning (10230): Verilog HDL assignment warning at shuffle_fsm.sv(81): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 81
Warning (10230): Verilog HDL assignment warning at shuffle_fsm.sv(89): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 89
Info (12128): Elaborating entity "read_rom_mem" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|read_rom_mem:s_data_reader" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv Line: 225
Warning (10230): Verilog HDL assignment warning at read_rom_mem.sv(31): truncated value with size 9 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv Line: 31
Warning (10230): Verilog HDL assignment warning at read_rom_mem.sv(61): truncated value with size 32 to match size of target (9) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv Line: 61
Info (12128): Elaborating entity "decryptor_fsm" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|decryptor_fsm:decryptor_1" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv Line: 250
Warning (10230): Verilog HDL assignment warning at decryptor_fsm.sv(139): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv Line: 139
Warning (10230): Verilog HDL assignment warning at decryptor_fsm.sv(161): truncated value with size 9 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv Line: 161
Info (12128): Elaborating entity "determine_valid_message" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_69|determine_valid_message:validator" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 221
Warning (10036): Verilog HDL or VHDL warning at determine_valid_message.sv(32): object "out_data" assigned a value but never read File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv Line: 32
Warning (10230): Verilog HDL assignment warning at determine_valid_message.sv(69): truncated value with size 32 to match size of target (5) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv Line: 69
Info (12128): Elaborating entity "full_decryption_core" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_70" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 121
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(49): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 49
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(55): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 55
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(56): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 56
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(59): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 59
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(60): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 60
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(62): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 62
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(64): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 64
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(65): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 65
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(69): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 69
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(70): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 70
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(71): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 71
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(73): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 73
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(76): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 76
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(77): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 77
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(79): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 79
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(81): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 81
Info (12128): Elaborating entity "LFSR_Controller" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_70|LFSR_Controller:key_generator" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 149
Info (12128): Elaborating entity "full_decryption_core" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_71" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 121
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(49): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 49
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(55): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 55
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(56): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 56
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(59): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 59
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(60): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 60
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(62): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 62
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(64): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 64
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(65): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 65
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(69): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 69
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(70): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 70
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(71): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 71
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(73): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 73
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(76): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 76
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(77): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 77
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(79): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 79
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(81): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 81
Info (12128): Elaborating entity "LFSR_Controller" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_71|LFSR_Controller:key_generator" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 149
Info (12128): Elaborating entity "full_decryption_core" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_72" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv Line: 121
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(49): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 49
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(55): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 55
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(56): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 56
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(59): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 59
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(60): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 60
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(62): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 62
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(64): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 64
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(65): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 65
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(69): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 69
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(70): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 70
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(71): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 71
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(73): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 73
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(76): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 76
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(77): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 77
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(79): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 79
Warning (10230): Verilog HDL assignment warning at full_decryption_core.sv(81): truncated value with size 32 to match size of target (6) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 81
Info (12128): Elaborating entity "LFSR_Controller" for hierarchy "parallel_cores:cores_4|full_decryption_core:comb_72|LFSR_Controller:key_generator" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/full_decryption_core.sv Line: 149
Info (12128): Elaborating entity "encrypted_data_memory" for hierarchy "encrypted_data_memory:rom_memory" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v Line: 82
Info (12130): Elaborated megafunction instantiation "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v Line: 82
Info (12133): Instantiated megafunction "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./secret_messages/msg_7_for_task3/message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6gu1.tdf
    Info (12023): Found entity 1: altsyncram_6gu1 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_6gu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6gu1" for hierarchy "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j503.tdf
    Info (12023): Found entity 1: altsyncram_j503 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_j503.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j503" for hierarchy "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|altsyncram_j503:altsyncram1" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_6gu1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_6gu1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_6gu1.tdf Line: 36
Info (12133): Instantiated megafunction "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_6gu1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_6gu1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1140850688"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "read_rom_mem" for hierarchy "read_rom_mem:rom_d" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 69
Warning (10230): Verilog HDL assignment warning at read_rom_mem.sv(31): truncated value with size 9 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv Line: 31
Warning (10230): Verilog HDL assignment warning at read_rom_mem.sv(61): truncated value with size 32 to match size of target (9) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv Line: 61
Info (12128): Elaborating entity "HEX_Control" for hierarchy "HEX_Control:Hex_Control_inst" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 84
Warning (10230): Verilog HDL assignment warning at HEX_Control.sv(37): truncated value with size 8 to match size of target (7) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv Line: 37
Warning (10230): Verilog HDL assignment warning at HEX_Control.sv(38): truncated value with size 8 to match size of target (7) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv Line: 38
Warning (10230): Verilog HDL assignment warning at HEX_Control.sv(39): truncated value with size 8 to match size of target (7) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv Line: 39
Warning (10230): Verilog HDL assignment warning at HEX_Control.sv(40): truncated value with size 8 to match size of target (7) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv Line: 40
Warning (10230): Verilog HDL assignment warning at HEX_Control.sv(41): truncated value with size 8 to match size of target (7) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv Line: 41
Warning (10230): Verilog HDL assignment warning at HEX_Control.sv(42): truncated value with size 8 to match size of target (7) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv Line: 42
Warning (12125): Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/sevensegmentdisplaydecoder.v Line: 1
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "HEX_Control:Hex_Control_inst|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv Line: 17
Warning (12125): Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Generate_Arbitrary_Divided_Clk32 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 2
Info (12128): Elaborating entity "Generate_Arbitrary_Divided_Clk32" for hierarchy "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/HEX_Control.sv Line: 32
Info (12128): Elaborating entity "de_data_writer" for hierarchy "de_data_writer:de_writer" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 99
Warning (10230): Verilog HDL assignment warning at de_data_writer.sv(35): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 35
Warning (10230): Verilog HDL assignment warning at de_data_writer.sv(40): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 40
Warning (10230): Verilog HDL assignment warning at de_data_writer.sv(41): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 41
Warning (10230): Verilog HDL assignment warning at de_data_writer.sv(44): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 44
Warning (10230): Verilog HDL assignment warning at de_data_writer.sv(47): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 47
Warning (10230): Verilog HDL assignment warning at de_data_writer.sv(48): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 48
Warning (10230): Verilog HDL assignment warning at de_data_writer.sv(51): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 51
Warning (10230): Verilog HDL assignment warning at de_data_writer.sv(54): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 54
Warning (10230): Verilog HDL assignment warning at de_data_writer.sv(57): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 57
Warning (10230): Verilog HDL assignment warning at de_data_writer.sv(59): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 59
Warning (10230): Verilog HDL assignment warning at de_data_writer.sv(77): truncated value with size 32 to match size of target (9) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 77
Info (12128): Elaborating entity "decrypted_data_memory" for hierarchy "de_data_writer:de_writer|decrypted_data_memory:de_memory_controller" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/decrypted_data_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/decrypted_data_memory.v Line: 86
Info (12133): Instantiated megafunction "de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/decrypted_data_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8n22.tdf
    Info (12023): Found entity 1: altsyncram_8n22 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8n22" for hierarchy "de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_22p2.tdf
    Info (12023): Found entity 1: altsyncram_22p2 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_22p2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_22p2" for hierarchy "de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|altsyncram_22p2:altsyncram1" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf Line: 38
Info (12133): Instantiated megafunction "de_data_writer:de_writer|decrypted_data_memory:de_memory_controller|altsyncram:altsyncram_component|altsyncram_8n22:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145372672"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bsh4.tdf
    Info (12023): Found entity 1: altsyncram_bsh4 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_bsh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tai.tdf
    Info (12023): Found entity 1: cntr_tai File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_tai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_99c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_roh4.tdf
    Info (12023): Found entity 1: altsyncram_roh4 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_roh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_29i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voh4.tdf
    Info (12023): Found entity 1: altsyncram_voh4 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_voh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sh4.tdf
    Info (12023): Found entity 1: altsyncram_1sh4 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_1sh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oai.tdf
    Info (12023): Found entity 1: cntr_oai File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_oai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_soh4.tdf
    Info (12023): Found entity 1: altsyncram_soh4 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_soh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_39i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_loh4.tdf
    Info (12023): Found entity 1: altsyncram_loh4 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_loh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf
    Info (12023): Found entity 1: cntr_t8i File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_t8i.tdf Line: 28
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "DE_Writer"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "HEXS"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "MEM1"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "MEM2"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "MEM3"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "MEM4"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "ROM_memory"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "ksa"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "switches"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.06.17.13:24:56 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 662
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mod0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 107
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "parallel_cores:cores_4|full_decryption_core:comb_69|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mod0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 107
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "parallel_cores:cores_4|full_decryption_core:comb_71|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mod0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 107
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "parallel_cores:cores_4|full_decryption_core:comb_70|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|Mod0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 107
Info (12130): Elaborated megafunction instantiation "parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 107
Info (12133): Instantiated megafunction "parallel_cores:cores_4|full_decryption_core:comb_72|decryption_core:decryption_core1|shuffle_fsm:shuffle_control|lpm_divide:Mod0" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 107
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/lpm_divide_62m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/alt_u_div_ose.tdf Line: 23
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 17
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 20
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 20
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 20
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 20
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 20
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 20
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 20
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 20
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 20
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[31]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[30]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[29]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[28]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[21]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[14]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[7]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[6]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[3]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[2]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[1]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[0]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[5]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[4]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[9]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[8]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[11]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[10]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[13]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[12]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[16]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[15]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[18]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[17]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[20]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[19]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[23]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[22]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[25]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[24]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[27]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|div_clk_count[26]~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 7
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|inclk~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 3
    Info (17048): Logic cell "HEX_Control:Hex_Control_inst|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk|Reset~buf0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v Line: 4
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:MEM1"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:MEM2"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:MEM3"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:MEM4"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:ROM_memory"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/output_files/rc4.map.smsg
Info (35024): Successfully connected in-system debug instance "DE_Writer" to all 565 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "MEM4" to all 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "MEM3" to all 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "MEM2" to all 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "MEM1" to all 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "ROM_memory" to all 555 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "HEXS" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Critical Warning (35025): Partially connected in-system debug instance "ksa" to 33 of its 99 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 66 missing sources or connections.
Critical Warning (35025): Partially connected in-system debug instance "switches" to 32 of its 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 25 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 10
Info (21057): Implemented 36698 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 54 output pins
    Info (21061): Implemented 35827 logic cells
    Info (21064): Implemented 802 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 164 warnings
    Info: Peak virtual memory: 5200 megabytes
    Info: Processing ended: Mon Jun 17 13:25:34 2024
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:01:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/output_files/rc4.map.smsg.


