###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       187187   # Number of WRITE/WRITEP commands
num_reads_done                 =      1623525   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1304529   # Number of read row buffer hits
num_read_cmds                  =      1623521   # Number of READ/READP commands
num_writes_done                =       187219   # Number of read requests issued
num_write_row_hits             =       139916   # Number of write row buffer hits
num_act_cmds                   =       369441   # Number of ACT commands
num_pre_cmds                   =       369414   # Number of PRE commands
num_ondemand_pres              =       344843   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9589412   # Cyles of rank active rank.0
rank_active_cycles.1           =      9403216   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       410588   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       596784   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1710609   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        41561   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11847   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8830   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6523   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4813   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3136   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2216   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1712   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1294   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18265   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           27   # Write cmd latency (cycles)
write_latency[20-39]           =           55   # Write cmd latency (cycles)
write_latency[40-59]           =           80   # Write cmd latency (cycles)
write_latency[60-79]           =          135   # Write cmd latency (cycles)
write_latency[80-99]           =          218   # Write cmd latency (cycles)
write_latency[100-119]         =          334   # Write cmd latency (cycles)
write_latency[120-139]         =          453   # Write cmd latency (cycles)
write_latency[140-159]         =          593   # Write cmd latency (cycles)
write_latency[160-179]         =          772   # Write cmd latency (cycles)
write_latency[180-199]         =         1060   # Write cmd latency (cycles)
write_latency[200-]            =       183460   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       345439   # Read request latency (cycles)
read_latency[40-59]            =       144616   # Read request latency (cycles)
read_latency[60-79]            =       144845   # Read request latency (cycles)
read_latency[80-99]            =        95582   # Read request latency (cycles)
read_latency[100-119]          =        79731   # Read request latency (cycles)
read_latency[120-139]          =        69810   # Read request latency (cycles)
read_latency[140-159]          =        57607   # Read request latency (cycles)
read_latency[160-179]          =        49781   # Read request latency (cycles)
read_latency[180-199]          =        43356   # Read request latency (cycles)
read_latency[200-]             =       592749   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.34438e+08   # Write energy
read_energy                    =  6.54604e+09   # Read energy
act_energy                     =  1.01079e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.97082e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.86456e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98379e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86761e+09   # Active standby energy rank.1
average_read_latency           =      272.936   # Average read request latency (cycles)
average_interarrival           =       5.5224   # Average request interarrival latency (cycles)
total_energy                   =  2.15309e+10   # Total energy (pJ)
average_power                  =      2153.09   # Average power (mW)
average_bandwidth              =      15.4517   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       190571   # Number of WRITE/WRITEP commands
num_reads_done                 =      1678024   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1364092   # Number of read row buffer hits
num_read_cmds                  =      1678018   # Number of READ/READP commands
num_writes_done                =       190581   # Number of read requests issued
num_write_row_hits             =       140465   # Number of write row buffer hits
num_act_cmds                   =       367121   # Number of ACT commands
num_pre_cmds                   =       367096   # Number of PRE commands
num_ondemand_pres              =       341708   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9518437   # Cyles of rank active rank.0
rank_active_cycles.1           =      9497900   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       481563   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       502100   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1769175   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        41320   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11491   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8751   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6404   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4927   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2986   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2222   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1807   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1332   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18235   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           25   # Write cmd latency (cycles)
write_latency[20-39]           =           80   # Write cmd latency (cycles)
write_latency[40-59]           =           90   # Write cmd latency (cycles)
write_latency[60-79]           =          153   # Write cmd latency (cycles)
write_latency[80-99]           =          232   # Write cmd latency (cycles)
write_latency[100-119]         =          356   # Write cmd latency (cycles)
write_latency[120-139]         =          479   # Write cmd latency (cycles)
write_latency[140-159]         =          685   # Write cmd latency (cycles)
write_latency[160-179]         =          850   # Write cmd latency (cycles)
write_latency[180-199]         =         1072   # Write cmd latency (cycles)
write_latency[200-]            =       186549   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       350174   # Read request latency (cycles)
read_latency[40-59]            =       152516   # Read request latency (cycles)
read_latency[60-79]            =       149209   # Read request latency (cycles)
read_latency[80-99]            =       101108   # Read request latency (cycles)
read_latency[100-119]          =        84674   # Read request latency (cycles)
read_latency[120-139]          =        74450   # Read request latency (cycles)
read_latency[140-159]          =        61380   # Read request latency (cycles)
read_latency[160-179]          =        52698   # Read request latency (cycles)
read_latency[180-199]          =        46498   # Read request latency (cycles)
read_latency[200-]             =       605306   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   9.5133e+08   # Write energy
read_energy                    =  6.76577e+09   # Read energy
act_energy                     =  1.00444e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.3115e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.41008e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9395e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92669e+09   # Active standby energy rank.1
average_read_latency           =      267.279   # Average read request latency (cycles)
average_interarrival           =      5.35146   # Average request interarrival latency (cycles)
total_energy                   =  2.17645e+10   # Total energy (pJ)
average_power                  =      2176.45   # Average power (mW)
average_bandwidth              =      15.9454   # Average bandwidth
