// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module TLWidthWidget8_4(	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
  input         clock,	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
  input         reset,	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
  output        auto_anon_in_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_anon_in_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_anon_in_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_anon_in_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_anon_in_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [6:0]  auto_anon_in_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [31:0] auto_anon_in_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [7:0]  auto_anon_in_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_anon_in_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_anon_in_a_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_anon_in_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_anon_in_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_anon_in_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [1:0]  auto_anon_in_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_anon_in_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [6:0]  auto_anon_in_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_anon_in_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_anon_in_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [63:0] auto_anon_in_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_anon_in_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_anon_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_anon_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_anon_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_anon_out_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_anon_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [6:0]  auto_anon_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_anon_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_anon_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_anon_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_anon_out_a_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_anon_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_anon_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_anon_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_anon_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_anon_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [6:0]  auto_anon_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_anon_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_anon_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [31:0] auto_anon_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_anon_out_d_bits_corrupt	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
);

  wire        _repeated_repeater_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  wire [2:0]  _repeated_repeater_io_deq_bits_opcode;	// @[generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  wire [2:0]  _repeated_repeater_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  wire [31:0] _repeated_repeater_io_deq_bits_address;	// @[generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  wire [7:0]  _repeated_repeater_io_deq_bits_mask;	// @[generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  wire [63:0] _repeated_repeater_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  wire [9:0]  _repeat_limit_T = 10'h7 << _repeated_repeater_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26, generators/rocket-chip/src/main/scala/util/package.scala:243:71]
  reg         repeat_count;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:105:26]
  wire        repeat_last = repeat_count == ~(_repeat_limit_T[2]) | _repeated_repeater_io_deq_bits_opcode[2];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:92:37, generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:105:26, :107:{25,35}, generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  wire        repeat_index = _repeated_repeater_io_deq_bits_address[2] | repeat_count;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:105:26, :116:39, :126:24, generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  wire [9:0]  _limit_T = 10'h7 << auto_anon_out_d_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71]
  reg         count;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:40:27]
  wire        last = count == ~(_limit_T[2]) | ~(auto_anon_out_d_bits_opcode[0]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:40:27, :42:{26,36,39}, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg         corrupt_reg;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:45:32]
  wire        corrupt_out = auto_anon_out_d_bits_corrupt | corrupt_reg;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:45:32, :47:36]
  wire        anonOut_d_ready = auto_anon_in_d_ready | ~last;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:42:36, :76:{29,32}]
  reg         anonIn_d_bits_data_rdata_written_once;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:62:41]
  wire        anonIn_d_bits_data_masked_enable_0 = ~(count & ~(_limit_T[2])) | ~anonIn_d_bits_data_rdata_written_once;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:40:27, :43:{47,63}, :62:41, :63:{42,45}, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg  [31:0] anonIn_d_bits_data_rdata_0;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:66:24]
  wire        _anonIn_d_bits_data_T = anonOut_d_ready & auto_anon_out_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:76:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _anonIn_d_bits_data_T_2 = _anonIn_d_bits_data_T & ~last;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:42:36, :69:23, :76:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
      repeat_count <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :105:26]
      count <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :40:27]
      corrupt_reg <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :45:32]
      anonIn_d_bits_data_rdata_written_once <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :62:41]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
      if (auto_anon_out_a_ready & _repeated_repeater_io_deq_valid)	// @[generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        repeat_count <= ~repeat_last & repeat_count - 1'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:105:26, :107:35, :110:{15,24}, :111:{21,29}]
      if (_anonIn_d_bits_data_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        count <= ~last & count - 1'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:40:27, :42:36, :50:{15,24}, :52:21, :53:17]
        corrupt_reg <= ~last & corrupt_out;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:42:36, :45:32, :47:36, :50:15, :51:21, :52:21, :53:17, :54:23]
      end
      anonIn_d_bits_data_rdata_written_once <= _anonIn_d_bits_data_T_2 | anonIn_d_bits_data_rdata_written_once;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:62:41, :69:{23,33}, :70:30]
    end
    if (_anonIn_d_bits_data_T_2 & anonIn_d_bits_data_masked_enable_0)	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:63:42, :66:24, :68:88, :69:{23,33}, :71:56]
      anonIn_d_bits_data_rdata_0 <= auto_anon_out_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:66:24]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
    initial begin	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
        end	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
        repeat_count = _RANDOM[1'h0][0];	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :105:26]
        count = _RANDOM[1'h0][1];	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :40:27, :105:26]
        corrupt_reg = _RANDOM[1'h0][2];	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :45:32, :105:26]
        anonIn_d_bits_data_rdata_written_once = _RANDOM[1'h0][3];	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :62:41, :105:26]
        anonIn_d_bits_data_rdata_0 = {_RANDOM[1'h0][31:4], _RANDOM[1'h1][3:0]};	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :66:24, :105:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Repeater_TLBundleA_a32d64s7k1z3u repeated_repeater (	// @[generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
    .clock               (clock),
    .reset               (reset),
    .io_repeat           (~repeat_last),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:107:35, :148:7]
    .io_enq_ready        (auto_anon_in_a_ready),
    .io_enq_valid        (auto_anon_in_a_valid),
    .io_enq_bits_opcode  (auto_anon_in_a_bits_opcode),
    .io_enq_bits_param   (auto_anon_in_a_bits_param),
    .io_enq_bits_size    (auto_anon_in_a_bits_size),
    .io_enq_bits_source  (auto_anon_in_a_bits_source),
    .io_enq_bits_address (auto_anon_in_a_bits_address),
    .io_enq_bits_mask    (auto_anon_in_a_bits_mask),
    .io_enq_bits_data    (auto_anon_in_a_bits_data),
    .io_enq_bits_corrupt (auto_anon_in_a_bits_corrupt),
    .io_deq_ready        (auto_anon_out_a_ready),
    .io_deq_valid        (_repeated_repeater_io_deq_valid),
    .io_deq_bits_opcode  (_repeated_repeater_io_deq_bits_opcode),
    .io_deq_bits_param   (auto_anon_out_a_bits_param),
    .io_deq_bits_size    (_repeated_repeater_io_deq_bits_size),
    .io_deq_bits_source  (auto_anon_out_a_bits_source),
    .io_deq_bits_address (_repeated_repeater_io_deq_bits_address),
    .io_deq_bits_mask    (_repeated_repeater_io_deq_bits_mask),
    .io_deq_bits_data    (_repeated_repeater_io_deq_bits_data),
    .io_deq_bits_corrupt (auto_anon_out_a_bits_corrupt)
  );	// @[generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  assign auto_anon_in_d_valid = auto_anon_out_d_valid & last;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :42:36, :77:29]
  assign auto_anon_in_d_bits_opcode = auto_anon_out_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
  assign auto_anon_in_d_bits_param = auto_anon_out_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
  assign auto_anon_in_d_bits_size = auto_anon_out_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
  assign auto_anon_in_d_bits_source = auto_anon_out_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
  assign auto_anon_in_d_bits_sink = auto_anon_out_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
  assign auto_anon_in_d_bits_denied = auto_anon_out_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9]
  assign auto_anon_in_d_bits_data = {auto_anon_out_d_bits_data, anonIn_d_bits_data_masked_enable_0 ? auto_anon_out_d_bits_data : anonIn_d_bits_data_rdata_0};	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :63:42, :66:24, :68:88, :73:12]
  assign auto_anon_in_d_bits_corrupt = corrupt_out;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :47:36]
  assign auto_anon_out_a_valid = _repeated_repeater_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  assign auto_anon_out_a_bits_opcode = _repeated_repeater_io_deq_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  assign auto_anon_out_a_bits_size = _repeated_repeater_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  assign auto_anon_out_a_bits_address = _repeated_repeater_io_deq_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  assign auto_anon_out_a_bits_mask = repeat_index ? _repeated_repeater_io_deq_bits_mask[7:4] : _repeated_repeater_io_deq_bits_mask[3:0];	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :126:24, :128:55, :140:53, generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  assign auto_anon_out_a_bits_data = repeat_index ? _repeated_repeater_io_deq_bits_data[63:32] : auto_anon_in_a_bits_data[31:0];	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :126:24, :137:30, :164:37, :165:31, generators/rocket-chip/src/main/scala/util/Repeater.scala:36:26]
  assign auto_anon_out_d_ready = anonOut_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:27:9, :76:29]
endmodule

