mask_msc_irq	,	F_1
msc_bind_eic_interrupt	,	F_9
MSC01_IC_RAMW_DATA_SHF	,	V_18
nirq	,	V_22
MSC01_IC_VEC	,	V_14
MSCIC_READ	,	F_6
icubase	,	V_19
im_irq	,	V_28
u32	,	T_1
edge_mask_and_ack_msc_irq	,	F_5
board_bind_eic_interrupt	,	V_26
MSC01_IC_DISL	,	V_5
ll_msc_irq	,	F_7
im_type	,	V_29
irq_set_chip_and_handler_name	,	F_12
ioremap	,	F_11
MSCIC_WRITE	,	F_2
msc_levelirq_type	,	V_35
MSC01_IRQ_LEVEL	,	V_34
irq_data	,	V_1
handle_level_irq	,	V_36
imp	,	V_21
MSC01_IC_SUP	,	V_12
MSC01_IC_ENAH	,	V_8
MSC01_IC_RST	,	V_24
irq_base	,	V_4
MSC01_IC_GENA	,	V_37
MSC01_IC_ENAL	,	V_7
cpu_has_veic	,	V_9
MSC01_IRQ_EDGE	,	V_30
MSC01_IC_RAMW	,	V_16
MSC01_IC_DISH	,	V_6
im_lvl	,	V_33
msc_edgeirq_type	,	V_31
handle_edge_irq	,	V_32
"edge"	,	L_1
_icctrl_msc	,	V_23
MSC01_IC_EOI	,	V_10
set	,	V_15
d	,	V_2
irqbase	,	V_20
msc_irqmap_t	,	T_3
"level"	,	L_2
MSC01_IC_SUP_EDGE_BIT	,	V_13
irq	,	V_3
init_msc_irqs	,	F_10
unmask_msc_irq	,	F_3
level_mask_and_ack_msc_irq	,	F_4
MSC01_IC_RAMW_ADDR_SHF	,	V_17
n	,	V_27
r	,	V_11
MSC01_IC_RST_RST_BIT	,	V_25
__init	,	T_2
do_IRQ	,	F_8
MSC01_IC_GENA_GENA_BIT	,	V_38
