### Genus
The synthesized circuit:
```verilog
module lfsr4(clk, rst, data_out);
  input clk, rst;
  output [3:0] data_out;
  wire clk, rst;
  wire [3:0] data_out;
  wire n_0, n_1;
  DFSNQD1BWP7T \sreg_reg[1] (.SDN (n_0), .CP (clk), .D (n_1), .Q
       (data_out[0]));
  CKXOR2D0BWP7T g16__8780(.A1 (data_out[2]), .A2 (data_out[3]), .Z
       (n_1));
  DFCNQD1BWP7T \sreg_reg[4] (.CDN (n_0), .CP (clk), .D (data_out[2]),
       .Q (data_out[3]));
  DFCNQD1BWP7T \sreg_reg[3] (.CDN (n_0), .CP (clk), .D (data_out[1]),
       .Q (data_out[2]));
  DFCNQD1BWP7T \sreg_reg[2] (.CDN (n_0), .CP (clk), .D (data_out[0]),
       .Q (data_out[1]));
  INVD0BWP7T g20(.I (rst), .ZN (n_0));
endmodule
```

We have 6 standard cells, 4 flip-flops, an XOR gate and an inverter.

### Innovus

**Result of PnR step**
<img width="1679" height="1153" alt="Screenshot from 2025-10-02 15-05-22" src="https://github.com/user-attachments/assets/a3fc3577-6d2e-45f4-b413-1c6a0ccb8e94" />
4 flip-flops for the LSFR all connected to the same clock. This LSFR uses 4 flip-flops

**Result of floor-planning step, what are the well-taps and why are they needed**
<img width="1679" height="1153" alt="Screenshot from 2025-10-02 15-09-21" src="https://github.com/user-attachments/assets/76b0554a-9099-49c0-8fd7-096ba4315252" />
Routing power to each row of the standard cells, power rings with VDD and ground provide the power to the entire chip

**What is the results of placement step**
<img width="1679" height="1153" alt="Screenshot from 2025-10-02 15-11-59" src="https://github.com/user-attachments/assets/96fda8cb-3356-4467-9e0e-d394d1674582" />
Puts standard cells in a specific location

**Result of clock-tree insertion**
<img width="1679" height="1153" alt="Screenshot from 2025-10-02 15-13-11" src="https://github.com/user-attachments/assets/15fd2a7b-b0d7-476d-872c-0e55cfef6fe8" />
Optimise the clock circuit such that clock-related constraints are satisfied. Also optimizes the circuit to prevent clock-skew 

**Compare the circuit produced by Genus after synthesize to that produced by Innovusf  after PnR**
<img width="1679" height="1153" alt="Screenshot from 2025-10-02 15-19-37" src="https://github.com/user-attachments/assets/ee95081f-1a20-4784-802d-dcec83d9e9f0" />
A standard cell is created for each of the 6 instances in the synthesized file. We also have well-taps for power to each standard cell, as well as power rings to provide the power

**Changing the aspect ratio**
<img width="2202" height="574" alt="Screenshot from 2025-10-02 15-45-36" src="https://github.com/user-attachments/assets/5a580cfc-1391-4645-865e-47b9ec37834f" />
Changing the aspect ratio to 0.1, allows us to change the size of the layout depending on the requirements we want. 

## Simlation
We simulate the layed out circuit and view waves of the LFSR
<img width="1202" height="81" alt="image" src="https://github.com/user-attachments/assets/8b72a9be-18bf-4218-baf1-0914d7724896" />

# Analyser

**Synthesised file:**
```verilog
// Generated by Cadence Genus(TM) Synthesis Solution 18.10-p003_1
// Generated on: Oct  2 2025 16:18:07 BST (Oct  2 2025 15:18:07 UTC)

// Verification Directory fv/analyser 

module analyser(clk, rst, input_signal, data_out);
  input clk, rst, input_signal;
  output [15:0] data_out;
  wire clk, rst, input_signal;
  wire [15:0] data_out;
  wire n_0, n_1, n_2, n_6, n_7, n_8, n_9, n_10;
  wire n_13, n_17, n_18;
  DFSNQD0BWP7T \sreg_reg[1] (.SDN (n_8), .CP (clk), .D (n_13), .Q
       (data_out[0]));
  XNR2D1BWP7T g90__8780(.A1 (n_17), .A2 (n_7), .ZN (n_13));
  CKND2D2BWP7T g93__1474(.A1 (n_6), .A2 (data_out[15]), .ZN (n_10));
  DFCNQD1BWP7T \sreg_reg[15] (.CDN (n_8), .CP (clk), .D (data_out[13]),
       .Q (data_out[14]));
  DFCNQD1BWP7T \sreg_reg[14] (.CDN (n_8), .CP (clk), .D (data_out[12]),
       .Q (data_out[13]));
  DFCNQD1BWP7T \sreg_reg[13] (.CDN (n_8), .CP (clk), .D (data_out[11]),
       .Q (data_out[12]));
  DFCNQD1BWP7T \sreg_reg[12] (.CDN (n_8), .CP (clk), .D (data_out[10]),
       .Q (data_out[11]));
  DFCNQD1BWP7T \sreg_reg[11] (.CDN (n_8), .CP (clk), .D (data_out[9]),
       .Q (data_out[10]));
  DFCNQD1BWP7T \sreg_reg[10] (.CDN (n_8), .CP (clk), .D (data_out[8]),
       .Q (data_out[9]));
  DFCNQD1BWP7T \sreg_reg[9] (.CDN (n_8), .CP (clk), .D (data_out[7]),
       .Q (data_out[8]));
  DFCNQD1BWP7T \sreg_reg[8] (.CDN (n_8), .CP (clk), .D (data_out[6]),
       .Q (data_out[7]));
  DFCNQD1BWP7T \sreg_reg[7] (.CDN (n_8), .CP (clk), .D (data_out[5]),
       .Q (data_out[6]));
  XNR2D1BWP7T g105__4547(.A1 (input_signal), .A2 (data_out[4]), .ZN
       (n_7));
  DFCNQD1BWP7T \sreg_reg[6] (.CDN (n_8), .CP (clk), .D (data_out[4]),
       .Q (data_out[5]));
  DFCNQD1BWP7T \sreg_reg[5] (.CDN (n_8), .CP (clk), .D (data_out[3]),
       .Q (data_out[4]));
  CKND2BWP7T g108(.I (n_18), .ZN (n_6));
  DFCNQD1BWP7T \sreg_reg[4] (.CDN (n_8), .CP (clk), .D (data_out[2]),
       .Q (data_out[3]));
  CKND2D2BWP7T g112__1309(.A1 (data_out[2]), .A2 (n_0), .ZN (n_2));
  INVD0BWP7T g118(.I (rst), .ZN (n_8));
  DFCND1BWP7T \sreg_reg[16] (.CDN (n_8), .CP (clk), .D (data_out[14]),
       .Q (data_out[15]), .QN (n_9));
  DFCND1BWP7T \sreg_reg[3] (.CDN (n_8), .CP (clk), .D (data_out[1]), .Q
       (data_out[2]), .QN (n_1));
  DFCND1BWP7T \sreg_reg[2] (.CDN (n_8), .CP (clk), .D (data_out[0]), .Q
       (data_out[1]), .QN (n_0));
  IOA21D2BWP7T g2(.A1 lfsr4_tb(n_18), .A2 (n_9), .B (n_10), .ZN (n_17));
  IOA21D2BWP7T g141(.A1 (n_1), .A2 (data_out[1]), .B (n_2), .ZN (n_18));
endmodule
```

Circuit after place and route looks like:
<img width="1245" height="1175" alt="Screenshot from 2025-10-02 16-22-32" src="https://github.com/user-attachments/assets/3b23a2a0-ea9e-44dc-be51-99ac02b0006e" />

We siumated the design, and it looked corrrect:
<img width="2113" height="105" alt="Screenshot from 2025-10-02 16-30-19" src="https://github.com/user-attachments/assets/95c483ce-ba55-4461-a58b-b361a91738a8" />



