

================================================================
== Vitis HLS Report for 'maxpool2d_1'
================================================================
* Date:           Mon Feb 27 10:43:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnnlite_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      797|      797|  7.970 us|  7.970 us|  797|  797|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3  |      795|      795|        13|          1|          1|   784|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    864|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     846|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     846|   1105|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln2848_1_fu_221_p2        |         +|   0|  0|  13|          10|           1|
    |add_ln2848_fu_395_p2          |         +|   0|  0|  11|           3|           1|
    |add_ln2850_1_fu_236_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln2850_fu_543_p2          |         +|   0|  0|  13|           5|           2|
    |add_ln2852_fu_629_p2          |         +|   0|  0|  13|           5|           2|
    |add_ln2860_1_fu_891_p2        |         +|   0|  0|  12|          12|          12|
    |add_ln2860_fu_869_p2          |         +|   0|  0|  12|          12|          12|
    |add_ln2864_fu_926_p2          |         +|   0|  0|  13|          10|          10|
    |empty_24_fu_346_p2            |         +|   0|  0|  14|           7|           7|
    |empty_27_fu_382_p2            |         +|   0|  0|  15|           8|           8|
    |p_mid112_fu_611_p2            |         +|   0|  0|  15|           8|           8|
    |p_mid18_fu_575_p2             |         +|   0|  0|  14|           7|           7|
    |empty_21_fu_294_p2            |         -|   0|  0|  15|           8|           8|
    |empty_23_fu_322_p2            |         -|   0|  0|  14|           7|           7|
    |empty_26_fu_376_p2            |         -|   0|  0|  13|          10|          10|
    |empty_29_fu_668_p2            |         -|   0|  0|  12|          12|          12|
    |empty_32_fu_703_p2            |         -|   0|  0|  12|          12|          12|
    |p_mid110_fu_605_p2            |         -|   0|  0|  13|          10|          10|
    |p_mid114_fu_811_p2            |         -|   0|  0|  12|          12|          12|
    |p_mid118_fu_853_p2            |         -|   0|  0|  12|          12|          12|
    |p_mid129_fu_443_p2            |         -|   0|  0|  15|           8|           8|
    |p_mid131_fu_478_p2            |         -|   0|  0|  14|           7|           7|
    |p_mid151_fu_515_p2            |         -|   0|  0|  13|          10|          10|
    |p_mid165_fu_732_p2            |         -|   0|  0|  12|          12|          12|
    |p_mid179_fu_774_p2            |         -|   0|  0|  12|          12|          12|
    |and_ln2860_1_fu_1050_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln2860_2_fu_1056_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln2860_3_fu_1138_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln2860_4_fu_1144_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln2860_5_fu_1226_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln2860_6_fu_1232_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln2860_fu_967_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln2848_fu_215_p2         |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln2850_fu_230_p2         |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln2852_fu_525_p2         |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln2860_10_fu_1190_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln2860_11_fu_1196_p2     |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln2860_12_fu_1208_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln2860_13_fu_1214_p2     |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln2860_1_fu_955_p2       |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln2860_2_fu_1014_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln2860_3_fu_1020_p2      |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln2860_4_fu_1032_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln2860_5_fu_1038_p2      |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln2860_6_fu_1102_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln2860_7_fu_1108_p2      |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln2860_8_fu_1120_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln2860_9_fu_1126_p2      |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln2860_fu_949_p2         |      icmp|   0|  0|  11|           8|           2|
    |empty_30_fu_674_p2            |        or|   0|  0|   8|           8|           1|
    |icmp_ln2852_mid282_fu_531_p2  |        or|   0|  0|   2|           1|           1|
    |or_ln2860_1_fu_902_p2         |        or|   0|  0|  12|           1|          12|
    |or_ln2860_2_fu_961_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln2860_3_fu_1026_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln2860_4_fu_1044_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln2860_5_fu_1114_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln2860_6_fu_1132_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln2860_7_fu_1202_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln2860_8_fu_1220_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln2860_fu_880_p2           |        or|   0|  0|  12|           1|          12|
    |p_mid116_fu_824_p2            |        or|   0|  0|   8|           8|           1|
    |p_mid167_fu_745_p2            |        or|   0|  0|   8|           8|           1|
    |h_mid227_fu_401_p3            |    select|   0|  0|   5|           1|           1|
    |p_mid230_fu_449_p3            |    select|   0|  0|   8|           1|           8|
    |p_mid232_fu_484_p3            |    select|   0|  0|   7|           1|           7|
    |p_mid252_fu_709_p3            |    select|   0|  0|  10|           1|          10|
    |p_mid266_fu_738_p3            |    select|   0|  0|  12|           1|          12|
    |p_mid280_fu_780_p3            |    select|   0|  0|  12|           1|          12|
    |select_ln2848_fu_536_p3       |    select|   0|  0|   3|           1|           3|
    |select_ln2850_1_fu_787_p3     |    select|   0|  0|  10|           1|          10|
    |select_ln2850_2_fu_817_p3     |    select|   0|  0|  12|           1|          12|
    |select_ln2850_3_fu_859_p3     |    select|   0|  0|  12|           1|          12|
    |select_ln2850_4_fu_621_p3     |    select|   0|  0|   5|           1|           5|
    |select_ln2850_5_fu_242_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln2850_fu_549_p3       |    select|   0|  0|   5|           1|           5|
    |select_ln2860_1_fu_1062_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln2860_2_fu_1150_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln2860_3_fu_1238_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln2860_fu_973_p3       |    select|   0|  0|  32|           1|          25|
    |w_mid228_fu_408_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 864|         527|         508|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten83_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |ch_fu_100                               |   9|          2|    3|          6|
    |h_fu_92                                 |   9|          2|    5|         10|
    |indvar_flatten83_fu_104                 |   9|          2|   10|         20|
    |indvar_flatten_fu_96                    |   9|          2|    8|         16|
    |w_fu_88                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   51|        102|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln2864_reg_1381                      |  10|   0|   10|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg         |   1|   0|    1|          0|
    |ch_fu_100                                |   3|   0|    3|          0|
    |empty_26_reg_1300                        |   9|   0|   10|          1|
    |empty_27_reg_1305                        |   8|   0|    8|          0|
    |empty_28_reg_1311                        |   7|   0|    7|          0|
    |empty_37_reg_1327                        |   5|   0|    7|          2|
    |empty_40_reg_1356                        |   7|   0|    7|          0|
    |h_fu_92                                  |   5|   0|    5|          0|
    |icmp_ln2848_reg_1283                     |   1|   0|    1|          0|
    |icmp_ln2850_reg_1287                     |   1|   0|    1|          0|
    |icmp_ln2850_reg_1287_pp0_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln2852_mid282_reg_1332              |   1|   0|    1|          0|
    |indvar_flatten83_fu_104                  |  10|   0|   10|          0|
    |indvar_flatten_fu_96                     |   8|   0|    8|          0|
    |p_mid110_reg_1345                        |   9|   0|   10|          1|
    |p_mid112_reg_1350                        |   8|   0|    8|          0|
    |p_mid129_reg_1316                        |   6|   0|    8|          2|
    |p_mid151_reg_1322                        |   8|   0|   10|          2|
    |select_ln2850_reg_1339                   |   5|   0|    5|          0|
    |select_ln2860_1_reg_1421                 |  32|   0|   32|          0|
    |select_ln2860_1_reg_1421_pp0_iter8_reg   |  32|   0|   32|          0|
    |select_ln2860_2_reg_1428                 |  32|   0|   32|          0|
    |select_ln2860_2_reg_1428_pp0_iter10_reg  |  32|   0|   32|          0|
    |select_ln2860_3_reg_1435                 |  32|   0|   32|          0|
    |select_ln2860_reg_1414                   |  32|   0|   32|          0|
    |select_ln2860_reg_1414_pp0_iter6_reg     |  32|   0|   32|          0|
    |w_fu_88                                  |   5|   0|    5|          0|
    |x_load_1_reg_1393                        |  32|   0|   32|          0|
    |x_load_2_reg_1400                        |  32|   0|   32|          0|
    |x_load_3_reg_1407                        |  32|   0|   32|          0|
    |x_load_reg_1386                          |  32|   0|   32|          0|
    |x_load_reg_1386_pp0_iter4_reg            |  32|   0|   32|          0|
    |add_ln2864_reg_1381                      |  64|  32|   10|          0|
    |icmp_ln2848_reg_1283                     |  64|  32|    1|          0|
    |x_load_1_reg_1393                        |  64|  32|   32|          0|
    |x_load_2_reg_1400                        |  64|  32|   32|          0|
    |x_load_3_reg_1407                        |  64|  32|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 846| 160|  641|          8|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_865_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_865_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_865_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_865_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_865_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_869_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_869_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_869_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_869_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_869_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_873_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_873_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_873_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_873_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_873_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_877_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_877_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_877_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_877_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|grp_fu_877_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.1|  return value|
|x_address0           |  out|   12|   ap_memory|             x|         array|
|x_ce0                |  out|    1|   ap_memory|             x|         array|
|x_q0                 |   in|   32|   ap_memory|             x|         array|
|x_address1           |  out|   12|   ap_memory|             x|         array|
|x_ce1                |  out|    1|   ap_memory|             x|         array|
|x_q1                 |   in|   32|   ap_memory|             x|         array|
|x_address2           |  out|   12|   ap_memory|             x|         array|
|x_ce2                |  out|    1|   ap_memory|             x|         array|
|x_q2                 |   in|   32|   ap_memory|             x|         array|
|x_address3           |  out|   12|   ap_memory|             x|         array|
|x_ce3                |  out|    1|   ap_memory|             x|         array|
|x_q3                 |   in|   32|   ap_memory|             x|         array|
|y_address0           |  out|   10|   ap_memory|             y|         array|
|y_ce0                |  out|    1|   ap_memory|             y|         array|
|y_we0                |  out|    1|   ap_memory|             y|         array|
|y_d0                 |  out|   32|   ap_memory|             y|         array|
+---------------------+-----+-----+------------+--------------+--------------+

