/*
 * Copyright (c) 2023 Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/**
 * \file sciserver_secproxyConfigData.h
 *
 * \brief SoC defines for secure proxy configs for J722S device
 *
 */

#ifndef SOC_J722S_SPROXY_CONFIG_DATA_H
#define SOC_J722S_SPROXY_CONFIG_DATA_H

/** Number of Secure Proxy Transmit (Tx) thread configurations */
#define SOC_MAX_SPT_RX_CONFIG_INSTANCES (0x15U)

#define J722S_DMASS0_SEC_PROXY_0_RX_TIFS_SEC_LOW_PRIORITY_RX_THR075_CONF000 (0x00U)
#define J722S_DMASS0_SEC_PROXY_0_RX_DM_NONSEC_LOW_PRIORITY_RX_THR069_CONF001 (0x01U)
#define J722S_DMASS0_SEC_PROXY_0_RX_TIFS_SEC_DM2TIFS_LOW_PRIORITY_RX_THR057_CONF002 (0x02U)
#define J722S_DMASS0_SEC_PROXY_0_RX_WKUP_0_R5_0_RESPONSE_THR000_CONF003 (0x03U)
#define J722S_DMASS0_SEC_PROXY_0_RX_WKUP_0_R5_1_RESPONSE_THR002_CONF004 (0x04U)
#define J722S_DMASS0_SEC_PROXY_0_RX_MAIN_0_R5_0_RESPONSE_THR004_CONF005 (0x05U)
#define J722S_DMASS0_SEC_PROXY_0_RX_MAIN_0_R5_1_RESPONSE_THR006_CONF006 (0x06U)
#define J722S_DMASS0_SEC_PROXY_0_RX_A53_0_RESPONSE_THR008_CONF007 (0x07U)
#define J722S_DMASS0_SEC_PROXY_0_RX_A53_1_RESPONSE_THR010_CONF008 (0x08U)
#define J722S_DMASS0_SEC_PROXY_0_RX_A53_2_RESPONSE_THR012_CONF009 (0x09U)
#define J722S_DMASS0_SEC_PROXY_0_RX_A53_3_RESPONSE_THR014_CONF010 (0x0AU)
#define J722S_DMASS0_SEC_PROXY_0_RX_A53_4_RESPONSE_THR016_CONF011 (0x0BU)
#define J722S_DMASS0_SEC_PROXY_0_RX_MCU_0_R5_0_RESPONSE_THR018_CONF012 (0x0CU)
#define J722S_DMASS0_SEC_PROXY_0_RX_C7X_0_0_RESPONSE_THR020_CONF013 (0x0DU)
#define J722S_DMASS0_SEC_PROXY_0_RX_C7X_1_0_RESPONSE_THR022_CONF014 (0x0EU)
#define J722S_DMASS0_SEC_PROXY_0_RX_GPU_0_RESPONSE_THR024_CONF015 (0x0FU)
#define J722S_DMASS0_SEC_PROXY_0_RX_GPU_1_RESPONSE_THR026_CONF016 (0x10U)
#define J722S_DMASS0_SEC_PROXY_0_RX_DM2TIFS_RESPONSE_THR028_CONF017 (0x11U)
#define J722S_DMASS0_SEC_PROXY_0_RX_TIFS2DM_RESPONSE_THR030_CONF018 (0x12U)
#define J722S_SA3_SS0_SEC_PROXY_0_RX_TIFS_HSM_SEC_LOW_PRIORITY_RX_THR015_CONF019 (0x13U)
#define J722S_SA3_SS0_SEC_PROXY_0_RX_HSM_RESPONSE_THR000_CONF020 (0x14U)

/** Number of Secure Proxy Transmit (Rx) thread configurations */
#define SOC_MAX_SPT_TX_CONFIG_INSTANCES (0x22U)

#define J722S_DMASS0_SEC_PROXY_0_TX_TIFS_SEC_WKUP_0_R5_0_RESPONSE_TX_THR074_CONF000 (0x00U)
#define J722S_DMASS0_SEC_PROXY_0_TX_TIFS_SEC_MAIN_0_R5_0_RESPONSE_TX_THR073_CONF001 (0x01U)
#define J722S_DMASS0_SEC_PROXY_0_TX_TIFS_SEC_A53_0_RESPONSE_TX_THR072_CONF002 (0x02U)
#define J722S_DMASS0_SEC_PROXY_0_TX_TIFS_SEC_A53_1_RESPONSE_TX_THR071_CONF003 (0x03U)
#define J722S_DMASS0_SEC_PROXY_0_TX_TIFS_SEC_DM2TIFS_RESPONSE_TX_THR070_CONF004 (0x04U)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM_NONSEC_WKUP_0_R5_1_RESPONSE_TX_THR068_CONF005 (0x05U)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM_NONSEC_MAIN_0_R5_1_RESPONSE_TX_THR067_CONF006 (0x06U)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM_NONSEC_A53_2_RESPONSE_TX_THR066_CONF007 (0x07U)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM_NONSEC_A53_3_RESPONSE_TX_THR065_CONF008 (0x08U)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM_NONSEC_A53_4_RESPONSE_TX_THR064_CONF009 (0x09U)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM_NONSEC_MCU_0_R5_0_RESPONSE_TX_THR063_CONF010 (0x0AU)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM_NONSEC_C7X_0_0_RESPONSE_TX_THR062_CONF011 (0x0BU)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM_NONSEC_C7X_1_0_RESPONSE_TX_THR061_CONF012 (0x0CU)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM_NONSEC_GPU_0_RESPONSE_TX_THR060_CONF013 (0x0DU)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM_NONSEC_GPU_1_RESPONSE_TX_THR059_CONF014 (0x0EU)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM_NONSEC_TIFS2DM_RESPONSE_TX_THR058_CONF015 (0x0FU)
#define J722S_DMASS0_SEC_PROXY_0_TX_WKUP_0_R5_0_LOW_PRIORITY_THR001_CONF016 (0x10U)
#define J722S_DMASS0_SEC_PROXY_0_TX_WKUP_0_R5_1_LOW_PRIORITY_THR003_CONF017 (0x11U)
#define J722S_DMASS0_SEC_PROXY_0_TX_MAIN_0_R5_0_LOW_PRIORITY_THR005_CONF018 (0x12U)
#define J722S_DMASS0_SEC_PROXY_0_TX_MAIN_0_R5_1_LOW_PRIORITY_THR007_CONF019 (0x13U)
#define J722S_DMASS0_SEC_PROXY_0_TX_A53_0_LOW_PRIORITY_THR009_CONF020 (0x14U)
#define J722S_DMASS0_SEC_PROXY_0_TX_A53_1_LOW_PRIORITY_THR011_CONF021 (0x15U)
#define J722S_DMASS0_SEC_PROXY_0_TX_A53_2_LOW_PRIORITY_THR013_CONF022 (0x16U)
#define J722S_DMASS0_SEC_PROXY_0_TX_A53_3_LOW_PRIORITY_THR015_CONF023 (0x17U)
#define J722S_DMASS0_SEC_PROXY_0_TX_A53_4_LOW_PRIORITY_THR017_CONF024 (0x18U)
#define J722S_DMASS0_SEC_PROXY_0_TX_MCU_0_R5_0_LOW_PRIORITY_THR019_CONF025 (0x19U)
#define J722S_DMASS0_SEC_PROXY_0_TX_C7X_0_0_LOW_PRIORITY_THR021_CONF026 (0x1AU)
#define J722S_DMASS0_SEC_PROXY_0_TX_C7X_1_0_LOW_PRIORITY_THR023_CONF027 (0x1BU)
#define J722S_DMASS0_SEC_PROXY_0_TX_GPU_0_LOW_PRIORITY_THR025_CONF028 (0x1CU)
#define J722S_DMASS0_SEC_PROXY_0_TX_GPU_1_LOW_PRIORITY_THR027_CONF029 (0x1DU)
#define J722S_DMASS0_SEC_PROXY_0_TX_DM2TIFS_LOW_PRIORITY_THR029_CONF030 (0x1EU)
#define J722S_DMASS0_SEC_PROXY_0_TX_TIFS2DM_LOW_PRIORITY_THR031_CONF031 (0x1FU)
#define J722S_SA3_SS0_SEC_PROXY_0_TX_TIFS_HSM_SEC_HSM_RESPONSE_TX_THR014_CONF032 (0x20U)
#define J722S_SA3_SS0_SEC_PROXY_0_TX_HSM_LOW_PRIORITY_THR001_CONF033 (0x21U)

#endif /* SOC_J722S_SPROXY_CONFIG_DATA_H */
