verilog work "lab_1.v"
