current_wave_config {Untitled 3}
add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/state}} 
current_wave_config {Untitled 3}

add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/tile_cnt}} 
current_wave_config {Untitled 3}

add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/valid_in}} 
current_wave_config {Untitled 3}

add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/valid_out}} 
current_wave_config {Untitled 3}

add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/addr_bank_cnt}} 
current_wave_config {Untitled 3}

add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/bank_sel_reg}} 
current_wave_config {Untitled 3}

add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/addr_sel_reg}} 
current_wave_config {Untitled 3}

add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/en_sel_reg}} 
current_wave_config {Untitled 3}

add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/w_data_reg}} 
current_wave_config {Untitled 3}

#add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/bank_hit_mask_comb}} {{/tb_mac_mem_controller_combined_dp/u_dut/bank_hit_mask_comb_next}} 
#current_wave_config {Untitled 3}

add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/A0_mat}} {{/tb_mac_mem_controller_combined_dp/u_dut/A1_mat}} {{/tb_mac_mem_controller_combined_dp/u_dut/A2_mat}} {{/tb_mac_mem_controller_combined_dp/u_dut/A3_mat}} 
current_wave_config {Untitled 3}

add_wave {{/tb_mac_mem_controller_combined_dp/u_dut/B0_mat_reg}} {{/tb_mac_mem_controller_combined_dp/u_dut/B1_mat_reg}} {{/tb_mac_mem_controller_combined_dp/u_dut/B2_mat_reg}} {{/tb_mac_mem_controller_combined_dp/u_dut/B3_mat_reg}} 

