Fitter report for signal_processing_template
Thu Oct 13 19:09:35 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Oct 13 19:09:35 2022       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; signal_processing_template                  ;
; Top-level Entity Name           ; signal_processing_template                  ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 7,761 / 32,070 ( 24 % )                     ;
; Total registers                 ; 10576                                       ;
; Total pins                      ; 157 / 457 ( 34 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,288,512 / 4,065,280 ( 56 % )              ;
; Total RAM Blocks                ; 287 / 397 ( 72 % )                          ;
; Total DSP Blocks                ; 11 / 87 ( 13 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                          ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                        ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                                ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|Clock_divider:clk_div|clock_out~CLKENA0                                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[0]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[0]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[1]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[1]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[2]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[2]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[3]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[3]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[4]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[4]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[5]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[5]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[6]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[6]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[7]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[7]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[8]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[8]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[8]~SCLR_LUT                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[9]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[9]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[9]~SCLR_LUT                                                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[10]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[10]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[10]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[11]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[11]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[11]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[12]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[12]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[12]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[13]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[13]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[13]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[14]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[14]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[14]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[15]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|buffer.raddr_a[0]                                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[15]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|index[15]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[0]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[1]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[2]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[3]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[4]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[5]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[6]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[7]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[8]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[8]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[8]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[9]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[9]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[9]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[10]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[10]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[10]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[11]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[11]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[11]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[12]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[12]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[12]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[13]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[13]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[13]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[14]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[14]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[14]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index[15]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; AY                       ;                       ;
; data_in:data|data_source:data_sim|index[15]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; data_in:data|data_source:data_sim|index[15]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|Mult0~8                                                                                                                                                                                                                                                                                                                                                               ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[1]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[2]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[3]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[4]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[5]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[6]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[7]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[8]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[9]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; data_in:data|data_source:data_sim|index_2[10]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; data_in:data|data_source:data_sim|index_2[0]                                                                                                                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|Mult0~8                                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[1]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[2]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[3]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[4]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[5]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[6]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[7]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[8]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[9]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[10]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[11]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[12]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[13]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[14]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[15]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|Mult0~8                                                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[1]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[2]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[3]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[4]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[5]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[6]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[7]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[8]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[9]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[10]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[11]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[12]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[13]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[14]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[15]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[0]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[0]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[1]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[1]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[2]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[2]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[3]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[3]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[4]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[4]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[5]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[5]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[6]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[6]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[7]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[0]                                                                                                                                                                                                                                                                                                                       ; AX                       ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[7]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|parameter_1_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; signal_processing:signal_processing_inst|parameter_1_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[0]                                                                                                                                                                                                                                                                                                                 ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[0]~_Duplicate_3                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[1]~_Duplicate_3                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[2]~_Duplicate_3                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[3]~_Duplicate_3                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[4]~_Duplicate_3                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[5]~_Duplicate_3                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[6]~_Duplicate_3                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[7]~_Duplicate_3                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[8]~_Duplicate_3                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_2                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[9]~_Duplicate_3                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[10]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[11]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[12]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[13]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[14]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[15]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[17]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[18]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[19]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[20]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[21]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[22]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[23]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[24]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[25]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[26]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[27]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[28]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[29]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[30]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_a_reg[31]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[0]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[0]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[1]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[1]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[2]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[2]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[3]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[3]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[4]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[4]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[5]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[5]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[6]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[6]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[7]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[7]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[8]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[8]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[8]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[9]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[9]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[9]~SCLR_LUT                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[10]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[10]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[10]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[11]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[11]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[11]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[12]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[12]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[12]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[13]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[13]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[14]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[14]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[14]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[15]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[15]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[15]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~SCLR_LUT                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533                                                                                                                                                                                                                                                                                              ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_31                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_b_reg[16]~_Duplicate_31                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874                                                                                                                                                                                                                                                                                              ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[0]~SCLR_LUT                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[1]~SCLR_LUT                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[2]~SCLR_LUT                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[3]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[3]~SCLR_LUT                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[4]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[4]~SCLR_LUT                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[5]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[5]~SCLR_LUT                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[6]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[6]~SCLR_LUT                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[7]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[7]~SCLR_LUT                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[8]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[8]~SCLR_LUT                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[8]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[9]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[9]~SCLR_LUT                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[9]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[10]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[10]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[10]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[11]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[11]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[11]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[12]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[12]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[12]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[13]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[13]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[13]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[14]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[14]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[14]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[15]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[15]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[15]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_3                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_4                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_5                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_6                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_7                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_8                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_9                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_10                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_11                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_12                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_13                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_14                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533                                                                                                                                                                                                                                                                                                    ; BX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_15                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_16                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_17                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_18                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_19                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_20                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_21                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_22                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_23                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_24                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_25                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_26                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_27                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_28                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_29                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_30                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_31                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_b_reg[16]~_Duplicate_31                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|Mult0~8                                                                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[1]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[2]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[3]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[4]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[5]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[6]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[7]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[8]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[9]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[10]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index_out[0]                                                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; control:nios|Clock_divider:clk_div|counter[13]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|Clock_divider:clk_div|counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[2]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[5]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[5]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[11]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[11]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|usr_mode_init_wait                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|usr_mode_init_wait~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~DUPLICATE                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw|counter_reg_bit[6]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw|counter_reg_bit[6]~DUPLICATE                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count|counter_reg_bit[7]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count|counter_reg_bit[7]~DUPLICATE                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~DUPLICATE                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~DUPLICATE                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_full                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_full~DUPLICATE                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~DUPLICATE                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|ien_AF~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|t_dav~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|mem[0][120]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|mem[0][120]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|mem[0][60]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem[0][97]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo|mem_used[3]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo|mem_used[3]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem[0][120]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem[0][120]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem[0][120]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem[0][120]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:divisor_clock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:divisor_clock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:divisor_clock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:divisor_clock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:finalizacion_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:finalizacion_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:program_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:program_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|av_readdata_pre[24]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator|av_readdata_pre[27]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo1_32_bit_out_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo1_32_bit_out_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parameters_s0_translator|read_latency_shift_reg[2]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parameters_s0_translator|read_latency_shift_reg[2]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator|av_readdata_pre[10]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result0_32_bit_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result0_32_bit_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_64_bit_down_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_64_bit_down_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_64_bit_up_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_64_bit_up_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[14]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[14]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[2]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|saved_grant[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_012|saved_grant[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_012|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|saved_grant[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_020|saved_grant[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_020|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_018:cmd_mux_018|saved_grant[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_018:cmd_mux_018|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_018:cmd_mux_018|saved_grant[2]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_018:cmd_mux_018|saved_grant[2]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_valid                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_valid~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[14]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[17]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_cmp_result~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_write~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[17]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[20]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[22]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|d_writedata[23]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|i_read~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~DUPLICATE ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[36]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE     ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                           ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE                                                                                                       ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|waitrequest                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                          ;                          ;                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|address_reg_a[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|address_reg_a[1]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_0|data_out[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_0|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_0|data_out[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_0|data_out[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[2]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[3]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[9]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[11]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[12]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[13]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[14]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[15]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[16]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[17]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[19]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[20]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[22]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[23]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|r_LFSR[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[6]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[8]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[9]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[12]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[13]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[14]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[15]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|tick[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|write_pos[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|write_pos[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|write_pos[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|write_pos[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|data_out_valid                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|data_out_valid~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                                                  ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                                                                  ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                                                                  ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                               ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                            ;
+---------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------+
; Name                                  ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                           ; Ignored Value ; Ignored Source                                     ;
+---------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------+
; Location                              ;                                             ;              ; CLOCK_50                                                                                             ; PIN_AF14      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX0[0]                                                                                              ; PIN_AE26      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX0[1]                                                                                              ; PIN_AE27      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX0[2]                                                                                              ; PIN_AE28      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX0[3]                                                                                              ; PIN_AG27      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX0[4]                                                                                              ; PIN_AF28      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX0[5]                                                                                              ; PIN_AG28      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX0[6]                                                                                              ; PIN_AH28      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX1[0]                                                                                              ; PIN_AJ29      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX1[1]                                                                                              ; PIN_AH29      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX1[2]                                                                                              ; PIN_AH30      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX1[3]                                                                                              ; PIN_AG30      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX1[4]                                                                                              ; PIN_AF29      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX1[5]                                                                                              ; PIN_AF30      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX1[6]                                                                                              ; PIN_AD27      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX2[0]                                                                                              ; PIN_AB23      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX2[1]                                                                                              ; PIN_AE29      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX2[2]                                                                                              ; PIN_AD29      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX2[3]                                                                                              ; PIN_AC28      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX2[4]                                                                                              ; PIN_AD30      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX2[5]                                                                                              ; PIN_AC29      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX2[6]                                                                                              ; PIN_AC30      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX3[0]                                                                                              ; PIN_AD26      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX3[1]                                                                                              ; PIN_AC27      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX3[2]                                                                                              ; PIN_AD25      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX3[3]                                                                                              ; PIN_AC25      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX3[4]                                                                                              ; PIN_AB28      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX3[5]                                                                                              ; PIN_AB25      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX3[6]                                                                                              ; PIN_AB22      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX4[0]                                                                                              ; PIN_AA24      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX4[1]                                                                                              ; PIN_Y23       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX4[2]                                                                                              ; PIN_Y24       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX4[3]                                                                                              ; PIN_W22       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX4[4]                                                                                              ; PIN_W24       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX4[5]                                                                                              ; PIN_V23       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX4[6]                                                                                              ; PIN_W25       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX5[0]                                                                                              ; PIN_V25       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX5[1]                                                                                              ; PIN_AA28      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX5[2]                                                                                              ; PIN_Y27       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX5[3]                                                                                              ; PIN_AB27      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX5[4]                                                                                              ; PIN_AB26      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX5[5]                                                                                              ; PIN_AA26      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; HEX5[6]                                                                                              ; PIN_AA25      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; KEY[2]                                                                                               ; PIN_W15       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; KEY[3]                                                                                               ; PIN_Y16       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; LEDR[4]                                                                                              ; PIN_W17       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; LEDR[5]                                                                                              ; PIN_W19       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; LEDR[6]                                                                                              ; PIN_Y19       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; LEDR[7]                                                                                              ; PIN_W20       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; LEDR[8]                                                                                              ; PIN_W21       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; LEDR[9]                                                                                              ; PIN_Y21       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; SW[4]                                                                                                ; PIN_AD11      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; SW[5]                                                                                                ; PIN_AD12      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; SW[6]                                                                                                ; PIN_AE11      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; SW[7]                                                                                                ; PIN_AC9       ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; SW[8]                                                                                                ; PIN_AD10      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; SW[9]                                                                                                ; PIN_AE12      ; QSF Assignment                                     ;
; Location                              ;                                             ;              ; watch                                                                                                ; PIN_AG18      ; QSF Assignment                                     ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                            ; on            ; Compiler or HDL Assignment                         ;
; Unforce Merging of PLL Output Counter ; signal_processing_template                  ;              ; *procesador_pll*|altera_pll:altera_pll_i*|*                                                          ; ON            ; procesador/synthesis/submodules/procesador_pll.qip ;
; PLL Compensation Mode                 ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment                                     ;
; Global Signal                         ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment                                     ;
; Global Signal                         ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment                                     ;
; Global Signal                         ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment                                     ;
; Global Signal                         ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment                                     ;
; Global Signal                         ; signal_processing_template                  ;              ; nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment                                     ;
+---------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 23818 ) ; 0.00 % ( 0 / 23818 )       ; 0.00 % ( 0 / 23818 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 23818 ) ; 0.00 % ( 0 / 23818 )       ; 0.00 % ( 0 / 23818 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                           ;
; procesador_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                          ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 23339 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; procesador_hps_0_hps_io_border:border ; 0.00 % ( 0 / 252 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 199 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 28 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/output_files/signal_processing_template.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7,761 / 32,070        ; 24 %  ;
; ALMs needed [=A-B+C]                                        ; 7,761                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 9,449 / 32,070        ; 29 %  ;
;         [a] ALMs used for LUT logic and registers           ; 3,184                 ;       ;
;         [b] ALMs used for LUT logic                         ; 4,472                 ;       ;
;         [c] ALMs used for registers                         ; 1,793                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,741 / 32,070        ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 53 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 51                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,311 / 3,207         ; 41 %  ;
;     -- Logic LABs                                           ; 1,311                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 12,562                ;       ;
;     -- 7 input functions                                    ; 310                   ;       ;
;     -- 6 input functions                                    ; 2,626                 ;       ;
;     -- 5 input functions                                    ; 2,150                 ;       ;
;     -- 4 input functions                                    ; 2,793                 ;       ;
;     -- <=3 input functions                                  ; 4,683                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,804                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 10,486                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 9,953 / 64,140        ; 16 %  ;
;         -- Secondary logic registers                        ; 533 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 10,084                ;       ;
;         -- Routing optimization registers                   ; 402                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 157 / 457             ; 34 %  ;
;     -- Clock pins                                           ; 6 / 8                 ; 75 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 90                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 287 / 397             ; 72 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,288,512 / 4,065,280 ; 56 %  ;
; Total block memory implementation bits                      ; 2,938,880 / 4,065,280 ; 72 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 11 / 87               ; 13 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 11.9% / 11.9% / 11.9% ;       ;
; Peak interconnect usage (total/H/V)                         ; 43.2% / 44.2% / 40.0% ;       ;
; Maximum fan-out                                             ; 5773                  ;       ;
; Highest non-global fan-out                                  ; 3029                  ;       ;
; Total fan-out                                               ; 93764                 ;       ;
; Average fan-out                                             ; 3.64                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                         ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; procesador_hps_0_hps_io_border:border ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7690 / 32070 ( 24 % ) ; 0 / 32070 ( 0 % )                     ; 71 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 7690                  ; 0                                     ; 71                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 9369 / 32070 ( 29 % ) ; 0 / 32070 ( 0 % )                     ; 81 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 3155                  ; 0                                     ; 29                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 4434                  ; 0                                     ; 38                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1780                  ; 0                                     ; 14                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1732 / 32070 ( 5 % )  ; 0 / 32070 ( 0 % )                     ; 10 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 53 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 0                                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 51                    ; 0                                     ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                     ; 0                    ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                   ; Low                  ; Low                            ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 1302 / 3207 ( 41 % )  ; 0 / 3207 ( 0 % )                      ; 12 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1302                  ; 0                                     ; 12                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                     ; 0                    ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 12448                 ; 0                                     ; 114                  ; 0                              ;
;     -- 7 input functions                                    ; 308                   ; 0                                     ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 2601                  ; 0                                     ; 25                   ; 0                              ;
;     -- 5 input functions                                    ; 2128                  ; 0                                     ; 22                   ; 0                              ;
;     -- 4 input functions                                    ; 2777                  ; 0                                     ; 16                   ; 0                              ;
;     -- <=3 input functions                                  ; 4634                  ; 0                                     ; 49                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1797                  ; 0                                     ; 7                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                     ; 0                    ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                                       ;                      ;                                ;
;         -- Primary logic registers                          ; 9869 / 64140 ( 15 % ) ; 0 / 64140 ( 0 % )                     ; 84 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 528 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                     ; 5 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                       ;                      ;                                ;
;         -- Design implementation registers                  ; 9999                  ; 0                                     ; 85                   ; 0                              ;
;         -- Routing optimization registers                   ; 398                   ; 0                                     ; 4                    ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 142                   ; 13                                    ; 0                    ; 2                              ;
; I/O registers                                               ; 46                    ; 44                                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 2288512               ; 0                                     ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 2938880               ; 0                                     ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 287 / 397 ( 72 % )    ; 0 / 397 ( 0 % )                       ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 11 / 87 ( 12 % )      ; 0 / 87 ( 0 % )                        ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                       ; 0 / 116 ( 0 % )      ; 3 / 116 ( 2 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 80 / 1325 ( 6 % )                     ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 34 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 10 / 425 ( 2 % )                      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 1 / 8 ( 12 % )                        ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 31 / 1300 ( 2 % )                     ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 10 / 400 ( 2 % )                      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 2 / 400 ( < 1 % )                     ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 4 / 36 ( 11 % )                       ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 11 / 175 ( 6 % )                      ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                        ; 0 / 54 ( 0 % )       ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Connections                                                 ;                       ;                                       ;                      ;                                ;
;     -- Input Connections                                    ; 7453                  ; 11                                    ; 133                  ; 100                            ;
;     -- Registered Input Connections                         ; 5880                  ; 0                                     ; 97                   ; 0                              ;
;     -- Output Connections                                   ; 137                   ; 33                                    ; 204                  ; 7323                           ;
;     -- Registered Output Connections                        ; 6                     ; 0                                     ; 204                  ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                                       ;                      ;                                ;
;     -- Total Connections                                    ; 101697                ; 1819                                  ; 946                  ; 7469                           ;
;     -- Registered Connections                               ; 45217                 ; 25                                    ; 723                  ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; External Connections                                        ;                       ;                                       ;                      ;                                ;
;     -- Top                                                  ; 60                    ; 24                                    ; 209                  ; 7297                           ;
;     -- procesador_hps_0_hps_io_border:border                ; 24                    ; 20                                    ; 0                    ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 209                   ; 0                                     ; 2                    ; 126                            ;
;     -- hard_block:auto_generated_inst                       ; 7297                  ; 0                                     ; 126                  ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                                       ;                      ;                                ;
;     -- Input Ports                                          ; 90                    ; 1                                     ; 62                   ; 105                            ;
;     -- Output Ports                                         ; 85                    ; 26                                    ; 79                   ; 155                            ;
;     -- Bidir Ports                                          ; 40                    ; 10                                    ; 0                    ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                     ; 40                   ; 0                              ;
;                                                             ;                       ;                                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                     ; 2                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                     ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                     ; 47                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                     ; 52                   ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                     ; 59                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_DA[0]    ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[10]   ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[11]   ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[12]   ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[13]   ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[1]    ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[2]    ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[3]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[4]    ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[5]    ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[6]    ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[7]    ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[8]    ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[9]    ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[0]    ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[10]   ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[11]   ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[12]   ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[13]   ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[1]    ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[2]    ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[3]    ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[4]    ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[5]    ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[6]    ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[7]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[8]    ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[9]    ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_OTR_A    ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ADC_OTR_B    ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; KEY[0]       ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 52                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; adc_dout     ; AG13  ; 3B       ; 26           ; 0            ; 57           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
; clk          ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 5774                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CLK_A         ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_CLK_B         ; AE17  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_OEB_A         ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_OEB_B         ; AG20  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_CLK_A         ; AK27  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_CLK_B         ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[0]         ; AK28  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[10]        ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[11]        ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[12]        ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[13]        ; AA21  ; 4A       ; 88           ; 0            ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[1]         ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[2]         ; AK29  ; 4A       ; 82           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[3]         ; AH27  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[4]         ; AH24  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[5]         ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[6]         ; AG26  ; 4A       ; 84           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[7]         ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[8]         ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[9]         ; AE23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[0]         ; AE22  ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[10]        ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[11]        ; AK24  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[12]        ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[13]        ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[1]         ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[2]         ; AD21  ; 4A       ; 82           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[3]         ; AF23  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[4]         ; AH22  ; 4A       ; 66           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[5]         ; AK22  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[6]         ; AG22  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[7]         ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[8]         ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[9]         ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_MODE          ; AC22  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_WRT_A         ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_WRT_B         ; AA20  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]  ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10] ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11] ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12] ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13] ; F9    ; 8A       ; 2            ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14] ; AK8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]  ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]  ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]  ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]  ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]  ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]  ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]  ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]  ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]  ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]    ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]    ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]    ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N    ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE      ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N     ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P     ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N     ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]    ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]    ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]    ; AK6   ; 3B       ; 24           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]    ; AF14  ; 3B       ; 32           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT      ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N    ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N  ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N     ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LED[0]            ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]            ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]            ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]            ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OSC_SMA_ADC4      ; AB21  ; 4A       ; 88           ; 0            ; 18           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; POWER_ON          ; AF18  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SMA_DAC4          ; AB17  ; 4A       ; 56           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_cs_n          ; AD14  ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; adc_din           ; AF15  ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; adc_sclk          ; AH5   ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; AG6   ; 3A       ; 12           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQS_N[2] ; W24   ; 5A       ; 89           ; 15           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQS_N[3] ; W17   ; 4A       ; 60           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; A8    ; 8A       ; 34           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQS_P[2] ; AG27  ; 5A       ; 89           ; 4            ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQS_P[3] ; AG30  ; 5A       ; 89           ; 16           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; AE13  ; 3B       ; 22           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[11]   ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[12]   ; E8    ; 8A       ; 18           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[13]   ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[14]   ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[15]   ; AC25  ; 5A       ; 89           ; 4            ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[16]   ; E9    ; 8A       ; 30           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[17]   ; C8    ; 8A       ; 30           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[18]   ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[19]   ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; C13   ; 8A       ; 38           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[21]   ; F13   ; 8A       ; 26           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[22]   ; A4    ; 8A       ; 24           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[23]   ; J9    ; 8A       ; 4            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[24]   ; AB15  ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[25]   ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[26]   ; D5    ; 8A       ; 20           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[27]   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[28]   ; AG8   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[29]   ; E6    ; 8A       ; 4            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[31]   ; AD26  ; 5A       ; 89           ; 16           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_DDR3_DQ[9]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 13 / 48 ( 27 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 76 / 80 ( 95 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 5 / 32 ( 16 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 1 / 16 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 1 / 44 ( 2 % )   ; 1.5V          ; --           ; 2.5V          ;
; 6A       ; 35 / 56 ( 63 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 15 / 80 ( 19 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; HPS_DDR3_DQ[22]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A5       ; 489        ; 8A             ; HPS_DDR3_DQ[25]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; ADC_CLK_A                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; ADC_DA[0]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; DAC_WRT_B                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; DAC_DA[13]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; HPS_DDR3_DQ[24]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; SMA_DAC4                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; OSC_SMA_ADC4                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; HPS_DDR3_DQ[13]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; ADC_OTR_A                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; ADC_DA[1]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; DAC_MODE                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; DAC_DA[12]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HPS_DDR3_DQ[15]                 ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; adc_cs_n                        ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; ADC_OTR_B                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; ADC_DA[6]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; ADC_DA[8]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; DAC_DB[2]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; DAC_DA[11]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; HPS_DDR3_DQ[31]                 ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; HPS_DDR3_DQ[14]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; HPS_DDR3_DQ[10]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; ADC_DB[12]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; ADC_CLK_B                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; ADC_DA[7]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; ADC_DA[9]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; DAC_DB[0]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; DAC_DA[9]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; DAC_DA[10]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; HPS_DDR3_DM[3]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; adc_din                         ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; ADC_DB[11]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; POWER_ON                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; ADC_DA[11]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; ADC_DA[10]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; ADC_DA[12]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; DAC_DB[3]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; DAC_DB[1]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; DAC_DA[8]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; DAC_DA[7]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; HPS_DDR3_DQ[28]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; adc_dout                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; ADC_DB[10]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; ADC_DB[13]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; ADC_OEB_B                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; ADC_DA[13]                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; DAC_DB[6]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; DAC_DB[9]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; DAC_DA[5]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; DAC_DA[6]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HPS_DDR3_DQS_P[2]               ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HPS_DDR3_DQS_P[3]               ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; adc_sclk                        ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; HPS_DDR3_DQ[27]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; ADC_DB[9]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; ADC_DB[7]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; ADC_DA[2]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; ADC_DA[3]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; DAC_DB[4]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; DAC_DB[8]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; DAC_DA[4]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; DAC_DB[13]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; DAC_DA[3]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; HPS_DDR3_DQ[19]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; HPS_DDR3_DQ[11]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; ADC_DB[8]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; ADC_DB[6]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; ADC_DB[5]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; ADC_DA[4]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; ADC_OEB_A                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; DAC_DB[7]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; DAC_DB[12]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; HPS_DDR3_DQ[8]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; DAC_WRT_A                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; DAC_DA[1]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; HPS_DDR3_DM[2]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; HPS_DDR3_DQ[9]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; HPS_DDR3_ADDR[14]               ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; ADC_DB[2]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; ADC_DB[4]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; ADC_DB[3]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; ADC_DA[5]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; DAC_DB[5]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; DAC_DB[10]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; DAC_DB[11]                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; DAC_CLK_B                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; DAC_CLK_A                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; DAC_DA[0]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; DAC_DA[2]                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; HPS_DDR3_DQ[18]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; HPS_DDR3_DQ[17]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; HPS_DDR3_DQ[20]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; HPS_DDR3_DQ[26]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; HPS_DDR3_DQ[29]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; HPS_DDR3_DQ[12]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E9       ; 478        ; 8A             ; HPS_DDR3_DQ[16]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; HPS_DDR3_ADDR[13]               ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; HPS_DDR3_DQ[21]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; HPS_DDR3_DQ[30]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; HPS_DDR3_DQ[23]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; HPS_DDR3_DM[1]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LED[0]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LED[2]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LED[3]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; LED[1]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; HPS_DDR3_DQS_N[3]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HPS_DDR3_DQS_N[2]               ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; ADC_DB[0]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; ADC_DB[1]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; clk                             ; input  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+-------------------+-------------------------------+
; Pin Name          ; Reason                        ;
+-------------------+-------------------------------+
; DAC_DA[0]         ; Incomplete set of assignments ;
; DAC_DA[1]         ; Incomplete set of assignments ;
; DAC_DA[2]         ; Incomplete set of assignments ;
; DAC_DA[3]         ; Incomplete set of assignments ;
; DAC_DA[4]         ; Incomplete set of assignments ;
; DAC_DA[5]         ; Incomplete set of assignments ;
; DAC_DA[6]         ; Incomplete set of assignments ;
; DAC_DA[7]         ; Incomplete set of assignments ;
; DAC_DA[8]         ; Incomplete set of assignments ;
; DAC_DA[9]         ; Incomplete set of assignments ;
; DAC_DA[10]        ; Incomplete set of assignments ;
; DAC_DA[11]        ; Incomplete set of assignments ;
; DAC_DA[12]        ; Incomplete set of assignments ;
; DAC_DA[13]        ; Incomplete set of assignments ;
; DAC_DB[0]         ; Incomplete set of assignments ;
; DAC_DB[1]         ; Incomplete set of assignments ;
; DAC_DB[2]         ; Incomplete set of assignments ;
; DAC_DB[3]         ; Incomplete set of assignments ;
; DAC_DB[4]         ; Incomplete set of assignments ;
; DAC_DB[5]         ; Incomplete set of assignments ;
; DAC_DB[6]         ; Incomplete set of assignments ;
; DAC_DB[7]         ; Incomplete set of assignments ;
; DAC_DB[8]         ; Incomplete set of assignments ;
; DAC_DB[9]         ; Incomplete set of assignments ;
; DAC_DB[10]        ; Incomplete set of assignments ;
; DAC_DB[11]        ; Incomplete set of assignments ;
; DAC_DB[12]        ; Incomplete set of assignments ;
; DAC_DB[13]        ; Incomplete set of assignments ;
; LED[0]            ; Incomplete set of assignments ;
; ADC_CLK_A         ; Incomplete set of assignments ;
; ADC_CLK_B         ; Incomplete set of assignments ;
; DAC_CLK_A         ; Incomplete set of assignments ;
; DAC_WRT_A         ; Incomplete set of assignments ;
; DAC_CLK_B         ; Incomplete set of assignments ;
; DAC_WRT_B         ; Incomplete set of assignments ;
; LED[1]            ; Incomplete set of assignments ;
; LED[2]            ; Incomplete set of assignments ;
; adc_cs_n          ; Incomplete set of assignments ;
; adc_sclk          ; Incomplete set of assignments ;
; adc_din           ; Incomplete set of assignments ;
; LED[3]            ; Incomplete set of assignments ;
; HPS_DDR3_ADDR[0]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[1]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[2]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[3]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[4]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[5]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[6]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[7]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[8]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[9]  ; Missing slew rate             ;
; HPS_DDR3_ADDR[10] ; Missing slew rate             ;
; HPS_DDR3_ADDR[11] ; Missing slew rate             ;
; HPS_DDR3_ADDR[12] ; Missing slew rate             ;
; HPS_DDR3_BA[0]    ; Missing slew rate             ;
; HPS_DDR3_BA[1]    ; Missing slew rate             ;
; HPS_DDR3_BA[2]    ; Missing slew rate             ;
; HPS_DDR3_CAS_N    ; Missing slew rate             ;
; HPS_DDR3_CKE      ; Missing slew rate             ;
; HPS_DDR3_CS_N     ; Missing slew rate             ;
; HPS_DDR3_ODT      ; Missing slew rate             ;
; HPS_DDR3_RAS_N    ; Missing slew rate             ;
; HPS_DDR3_RESET_N  ; Missing slew rate             ;
; HPS_DDR3_WE_N     ; Missing slew rate             ;
; SW[0]             ; Incomplete set of assignments ;
; SW[1]             ; Incomplete set of assignments ;
; SW[2]             ; Incomplete set of assignments ;
; SW[3]             ; Incomplete set of assignments ;
; KEY[1]            ; Incomplete set of assignments ;
; HPS_DDR3_ADDR[13] ; Incomplete set of assignments ;
; HPS_DDR3_ADDR[14] ; Incomplete set of assignments ;
; HPS_DDR3_DM[1]    ; Incomplete set of assignments ;
; HPS_DDR3_DM[2]    ; Incomplete set of assignments ;
; HPS_DDR3_DM[3]    ; Incomplete set of assignments ;
; ADC_DA[0]         ; Incomplete set of assignments ;
; ADC_DA[1]         ; Incomplete set of assignments ;
; ADC_DA[2]         ; Incomplete set of assignments ;
; ADC_DA[3]         ; Incomplete set of assignments ;
; ADC_DA[4]         ; Incomplete set of assignments ;
; ADC_DA[5]         ; Incomplete set of assignments ;
; ADC_DA[6]         ; Incomplete set of assignments ;
; ADC_DA[7]         ; Incomplete set of assignments ;
; ADC_DA[8]         ; Incomplete set of assignments ;
; ADC_DA[9]         ; Incomplete set of assignments ;
; ADC_DA[10]        ; Incomplete set of assignments ;
; ADC_DA[11]        ; Incomplete set of assignments ;
; ADC_DA[12]        ; Incomplete set of assignments ;
; ADC_DA[13]        ; Incomplete set of assignments ;
; ADC_OEB_A         ; Incomplete set of assignments ;
; ADC_OTR_A         ; Incomplete set of assignments ;
; ADC_DB[0]         ; Incomplete set of assignments ;
; ADC_DB[1]         ; Incomplete set of assignments ;
; ADC_DB[2]         ; Incomplete set of assignments ;
; ADC_DB[3]         ; Incomplete set of assignments ;
; ADC_DB[4]         ; Incomplete set of assignments ;
; ADC_DB[5]         ; Incomplete set of assignments ;
; ADC_DB[6]         ; Incomplete set of assignments ;
; ADC_DB[7]         ; Incomplete set of assignments ;
; ADC_DB[8]         ; Incomplete set of assignments ;
; ADC_DB[9]         ; Incomplete set of assignments ;
; ADC_DB[10]        ; Incomplete set of assignments ;
; ADC_DB[11]        ; Incomplete set of assignments ;
; ADC_DB[12]        ; Incomplete set of assignments ;
; ADC_DB[13]        ; Incomplete set of assignments ;
; ADC_OEB_B         ; Incomplete set of assignments ;
; ADC_OTR_B         ; Incomplete set of assignments ;
; DAC_MODE          ; Incomplete set of assignments ;
; OSC_SMA_ADC4      ; Incomplete set of assignments ;
; POWER_ON          ; Incomplete set of assignments ;
; SMA_DAC4          ; Incomplete set of assignments ;
; HPS_DDR3_DQS_P[3] ; Incomplete set of assignments ;
; HPS_DDR3_DQS_P[2] ; Incomplete set of assignments ;
; HPS_DDR3_DQ[8]    ; Incomplete set of assignments ;
; HPS_DDR3_DQ[9]    ; Incomplete set of assignments ;
; HPS_DDR3_DQ[10]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[11]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[12]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[13]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[14]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[15]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[16]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[17]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[18]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[19]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[20]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[21]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[22]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[23]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[24]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[25]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[26]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[27]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[28]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[29]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[30]   ; Incomplete set of assignments ;
; HPS_DDR3_DQ[31]   ; Incomplete set of assignments ;
; HPS_DDR3_DQS_N[1] ; Incomplete set of assignments ;
; HPS_DDR3_DQS_N[2] ; Incomplete set of assignments ;
; HPS_DDR3_DQS_N[3] ; Incomplete set of assignments ;
; HPS_DDR3_DQS_P[1] ; Incomplete set of assignments ;
; clk               ; Incomplete set of assignments ;
; KEY[0]            ; Incomplete set of assignments ;
; adc_dout          ; Incomplete set of assignments ;
; adc_cs_n          ; Missing location assignment   ;
; adc_sclk          ; Missing location assignment   ;
; adc_din           ; Missing location assignment   ;
; HPS_DDR3_ADDR[0]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[1]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[2]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[3]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[4]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[5]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[6]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[7]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[8]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[9]  ; Missing location assignment   ;
; HPS_DDR3_ADDR[10] ; Missing location assignment   ;
; HPS_DDR3_ADDR[11] ; Missing location assignment   ;
; HPS_DDR3_ADDR[12] ; Missing location assignment   ;
; HPS_DDR3_BA[0]    ; Missing location assignment   ;
; HPS_DDR3_BA[1]    ; Missing location assignment   ;
; HPS_DDR3_BA[2]    ; Missing location assignment   ;
; HPS_DDR3_CAS_N    ; Missing location assignment   ;
; HPS_DDR3_CKE      ; Missing location assignment   ;
; HPS_DDR3_CK_N     ; Missing location assignment   ;
; HPS_DDR3_CK_P     ; Missing location assignment   ;
; HPS_DDR3_CS_N     ; Missing location assignment   ;
; HPS_DDR3_DM[0]    ; Missing location assignment   ;
; HPS_DDR3_ODT      ; Missing location assignment   ;
; HPS_DDR3_RAS_N    ; Missing location assignment   ;
; HPS_DDR3_RESET_N  ; Missing location assignment   ;
; HPS_DDR3_WE_N     ; Missing location assignment   ;
; HPS_DDR3_ADDR[13] ; Missing location assignment   ;
; HPS_DDR3_ADDR[14] ; Missing location assignment   ;
; HPS_DDR3_DM[1]    ; Missing location assignment   ;
; HPS_DDR3_DM[2]    ; Missing location assignment   ;
; HPS_DDR3_DM[3]    ; Missing location assignment   ;
; HPS_DDR3_DQS_P[3] ; Missing location assignment   ;
; HPS_DDR3_DQS_P[2] ; Missing location assignment   ;
; HPS_DDR3_DQ[0]    ; Missing location assignment   ;
; HPS_DDR3_DQ[1]    ; Missing location assignment   ;
; HPS_DDR3_DQ[2]    ; Missing location assignment   ;
; HPS_DDR3_DQ[3]    ; Missing location assignment   ;
; HPS_DDR3_DQ[4]    ; Missing location assignment   ;
; HPS_DDR3_DQ[5]    ; Missing location assignment   ;
; HPS_DDR3_DQ[6]    ; Missing location assignment   ;
; HPS_DDR3_DQ[7]    ; Missing location assignment   ;
; HPS_DDR3_DQS_N[0] ; Missing location assignment   ;
; HPS_DDR3_DQS_P[0] ; Missing location assignment   ;
; HPS_DDR3_DQ[8]    ; Missing location assignment   ;
; HPS_DDR3_DQ[9]    ; Missing location assignment   ;
; HPS_DDR3_DQ[10]   ; Missing location assignment   ;
; HPS_DDR3_DQ[11]   ; Missing location assignment   ;
; HPS_DDR3_DQ[12]   ; Missing location assignment   ;
; HPS_DDR3_DQ[13]   ; Missing location assignment   ;
; HPS_DDR3_DQ[14]   ; Missing location assignment   ;
; HPS_DDR3_DQ[15]   ; Missing location assignment   ;
; HPS_DDR3_DQ[16]   ; Missing location assignment   ;
; HPS_DDR3_DQ[17]   ; Missing location assignment   ;
; HPS_DDR3_DQ[18]   ; Missing location assignment   ;
; HPS_DDR3_DQ[19]   ; Missing location assignment   ;
; HPS_DDR3_DQ[20]   ; Missing location assignment   ;
; HPS_DDR3_DQ[21]   ; Missing location assignment   ;
; HPS_DDR3_DQ[22]   ; Missing location assignment   ;
; HPS_DDR3_DQ[23]   ; Missing location assignment   ;
; HPS_DDR3_DQ[24]   ; Missing location assignment   ;
; HPS_DDR3_DQ[25]   ; Missing location assignment   ;
; HPS_DDR3_DQ[26]   ; Missing location assignment   ;
; HPS_DDR3_DQ[27]   ; Missing location assignment   ;
; HPS_DDR3_DQ[28]   ; Missing location assignment   ;
; HPS_DDR3_DQ[29]   ; Missing location assignment   ;
; HPS_DDR3_DQ[30]   ; Missing location assignment   ;
; HPS_DDR3_DQ[31]   ; Missing location assignment   ;
; HPS_DDR3_DQS_N[1] ; Missing location assignment   ;
; HPS_DDR3_DQS_N[2] ; Missing location assignment   ;
; HPS_DDR3_DQS_N[3] ; Missing location assignment   ;
; HPS_DDR3_DQS_P[1] ; Missing location assignment   ;
; clk               ; Missing location assignment   ;
; HPS_DDR3_RZQ      ; Missing location assignment   ;
; adc_dout          ; Missing location assignment   ;
+-------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                ;                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                                ; Integer PLL                ;
;     -- PLL Location                                                                                                                            ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                 ; none                       ;
;     -- PLL Bandwidth                                                                                                                           ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                 ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                               ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                              ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                       ; 325.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                      ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                       ; 46.153847 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                       ; 123.076923 MHz             ;
;     -- PLL Enable                                                                                                                              ; On                         ;
;     -- PLL Fractional Division                                                                                                                 ; N/A                        ;
;     -- M Counter                                                                                                                               ; 13                         ;
;     -- N Counter                                                                                                                               ; 2                          ;
;     -- PLL Refclk Select                                                                                                                       ;                            ;
;             -- PLL Refclk Select Location                                                                                                      ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                              ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                                              ; clk_2                      ;
;             -- ADJPLLIN source                                                                                                                 ; N/A                        ;
;             -- CORECLKIN source                                                                                                                ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                              ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                               ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                 ; N/A                        ;
;             -- CLKIN(1) source                                                                                                                 ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                 ; clk~input                  ;
;             -- CLKIN(3) source                                                                                                                 ; N/A                        ;
;     -- PLL Output Counter                                                                                                                      ;                            ;
;         -- control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                          ; 65.0 MHz                   ;
;             -- Output Clock Location                                                                                                           ; PLLOUTPUTCOUNTER_X89_Y6_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                          ; On                         ;
;             -- Duty Cycle                                                                                                                      ; 50.0000                    ;
;             -- Phase Shift                                                                                                                     ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                       ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                                           ; 0                          ;
;             -- C Counter PRST                                                                                                                  ; 1                          ;
;                                                                                                                                                ;                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |signal_processing_template                                                                                                             ; 7760.5 (28.3)        ; 9448.0 (28.3)                    ; 1739.5 (0.0)                                      ; 52.0 (0.0)                       ; 0.0 (0.0)            ; 12562 (49)          ; 10486 (32)                ; 90 (90)       ; 2288512           ; 287   ; 11         ; 157  ; 0            ; |signal_processing_template                                                                                                                                                                                                                                                                                                                                                                                                                                               ; signal_processing_template                         ; work         ;
;    |control:nios|                                                                                                                       ; 5456.1 (0.0)         ; 6733.2 (0.0)                     ; 1321.6 (0.0)                                      ; 44.5 (0.0)                       ; 0.0 (0.0)            ; 9182 (0)            ; 8364 (0)                  ; 0 (0)         ; 1604480           ; 207   ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios                                                                                                                                                                                                                                                                                                                                                                                                                                  ; control                                            ; work         ;
;       |Clock_divider:clk_div|                                                                                                           ; 31.5 (31.5)          ; 33.7 (33.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|Clock_divider:clk_div                                                                                                                                                                                                                                                                                                                                                                                                            ; Clock_divider                                      ; work         ;
;       |procesador:nios2|                                                                                                                ; 5424.6 (0.0)         ; 6699.5 (0.0)                     ; 1319.4 (0.0)                                      ; 44.5 (0.0)                       ; 0.0 (0.0)            ; 9121 (0)            ; 8329 (0)                  ; 0 (0)         ; 1604480           ; 207   ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2                                                                                                                                                                                                                                                                                                                                                                                                                 ; procesador                                         ; procesador   ;
;          |altera_pll_reconfig_top:pll_reconfigurar|                                                                                     ; 1051.0 (0.0)         ; 1147.2 (0.0)                     ; 115.2 (0.0)                                       ; 19.0 (0.0)                       ; 0.0 (0.0)            ; 1604 (0)            ; 708 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar                                                                                                                                                                                                                                                                                                                                                                        ; altera_pll_reconfig_top                            ; procesador   ;
;             |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|                                       ; 1051.0 (940.3)       ; 1147.2 (1027.2)                  ; 115.2 (104.7)                                     ; 19.0 (17.8)                      ; 0.0 (0.0)            ; 1604 (1400)         ; 708 (636)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                                                                                                                                                                                                                    ; altera_pll_reconfig_core                           ; procesador   ;
;                |altera_std_synchronizer:altera_std_synchronizer_inst|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                                                                                                                                                                                                                               ; altera_std_synchronizer                            ; procesador   ;
;                |dprio_mux:dprio_mux_inst|                                                                                               ; 55.3 (55.3)          ; 62.5 (62.5)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (101)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                                                                                                                                                           ; dprio_mux                                          ; procesador   ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                                                                                   ; 36.5 (33.5)          ; 37.0 (33.0)                      ; 1.7 (0.8)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 70 (65)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                                                                                                                                               ; dyn_phase_shift                                    ; procesador   ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                                                                                                                                                            ; generic_lcell_comb                                 ; procesador   ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                                                                                                                                                            ; generic_lcell_comb                                 ; procesador   ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                                                                                                                                                            ; generic_lcell_comb                                 ; procesador   ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                                                                                                                                                            ; generic_lcell_comb                                 ; procesador   ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                                                                                                                                                            ; generic_lcell_comb                                 ; procesador   ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                                                                                   ; 5.7 (5.7)            ; 6.7 (6.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                                                                                                                                               ; fpll_dprio_init                                    ; procesador   ;
;                |generic_lcell_comb:lcell_dprio_read|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                                                                                                                                                ; generic_lcell_comb                                 ; procesador   ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                                                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                                                                                                                                                  ; generic_lcell_comb                                 ; procesador   ;
;                |self_reset:self_reset_inst|                                                                                             ; 9.7 (9.7)            ; 10.3 (10.3)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                                                                                                                                                         ; self_reset                                         ; procesador   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 3.0 (2.5)            ; 8.0 (5.0)                        ; 5.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                            ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                          ; procesador   ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; procesador   ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 3.3 (2.7)            ; 7.3 (4.8)                        ; 4.0 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                          ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; procesador   ;
;          |altera_reset_controller:rst_controller_003|                                                                                   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; procesador   ;
;          |altera_reset_controller:rst_controller_004|                                                                                   ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; procesador   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; procesador   ;
;          |procesador_divisor_clock:divisor_clock|                                                                                       ; 10.5 (10.5)          ; 20.7 (20.7)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_divisor_clock:divisor_clock                                                                                                                                                                                                                                                                                                                                                                          ; procesador_divisor_clock                           ; procesador   ;
;          |procesador_enable:enable|                                                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_enable:enable                                                                                                                                                                                                                                                                                                                                                                                        ; procesador_enable                                  ; procesador   ;
;          |procesador_fifo0_32_bit:fifo0_32_bit|                                                                                         ; 23.5 (0.8)           ; 24.5 (1.0)                       ; 1.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (2)              ; 36 (1)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit                                                                                                                                                                                                                                                                                                                                                                            ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.7 (0.0)           ; 23.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                      ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 22.7 (0.0)           ; 23.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                                 ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 22.7 (0.0)           ; 23.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                        ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 22.7 (0.0)           ; 23.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                             ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 22.7 (0.8)           ; 23.5 (1.0)                       ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (2)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                        ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.8 (5.3)           ; 11.5 (6.0)                       ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 13 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                                ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                           ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                                ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                                  ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                        ; cntr_vhb                                           ; work         ;
;          |procesador_fifo0_32_bit:fifo0_64_bit_down|                                                                                    ; 23.2 (1.0)           ; 24.5 (1.2)                       ; 1.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (2)              ; 39 (1)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down                                                                                                                                                                                                                                                                                                                                                                       ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.2 (0.0)           ; 23.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 38 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                 ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 22.2 (0.0)           ; 23.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 38 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                            ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 22.2 (0.0)           ; 23.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 38 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                   ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 22.2 (0.0)           ; 23.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 38 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                        ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 22.2 (0.7)           ; 23.3 (0.8)                       ; 1.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (2)              ; 38 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                   ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.5 (5.0)           ; 11.5 (6.0)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 15 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                           ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                      ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                           ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                             ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                   ; cntr_vhb                                           ; work         ;
;          |procesador_fifo0_32_bit:fifo0_64_bit_up|                                                                                      ; 23.5 (1.0)           ; 24.5 (1.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (2)              ; 37 (1)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up                                                                                                                                                                                                                                                                                                                                                                         ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.5 (0.0)           ; 23.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                   ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 22.5 (0.0)           ; 23.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                              ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 22.5 (0.0)           ; 23.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                     ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 22.5 (0.0)           ; 23.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                          ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 22.5 (1.0)           ; 23.5 (1.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (2)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                     ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.5 (5.0)           ; 11.5 (6.0)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 14 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                             ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                        ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                             ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                               ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                     ; cntr_vhb                                           ; work         ;
;          |procesador_fifo0_32_bit:fifo1_32_bit|                                                                                         ; 23.3 (0.8)           ; 26.2 (0.8)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (2)              ; 36 (1)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit                                                                                                                                                                                                                                                                                                                                                                            ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.6 (0.8)           ; 25.4 (1.7)                       ; 2.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (2)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                      ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 21.8 (0.0)           ; 23.8 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                                 ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 21.8 (0.0)           ; 23.8 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                        ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 21.8 (0.0)           ; 23.8 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                             ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 21.8 (0.3)           ; 23.8 (0.5)                       ; 2.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (1)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                        ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.4 (4.9)           ; 12.3 (6.8)                       ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 13 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                                ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                           ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                                ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                                  ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                        ; cntr_vhb                                           ; work         ;
;          |procesador_fifo0_32_bit:fifo1_64_bit_down|                                                                                    ; 23.3 (1.0)           ; 24.0 (1.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (2)              ; 37 (1)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down                                                                                                                                                                                                                                                                                                                                                                       ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.2 (0.0)           ; 23.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                 ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 22.2 (0.0)           ; 23.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                            ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 22.2 (0.0)           ; 23.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                   ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 22.2 (0.0)           ; 23.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                        ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 22.2 (0.7)           ; 23.0 (1.0)                       ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (2)              ; 36 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                   ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.5 (5.0)           ; 11.0 (5.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 14 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                           ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                      ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                           ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                             ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                   ; cntr_vhb                                           ; work         ;
;          |procesador_fifo0_32_bit:fifo1_64_bit_up|                                                                                      ; 23.3 (1.0)           ; 24.5 (1.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (2)              ; 38 (1)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up                                                                                                                                                                                                                                                                                                                                                                         ; procesador_fifo0_32_bit                            ; procesador   ;
;             |procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|                                                     ; 22.2 (0.0)           ; 23.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 37 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                                   ; procesador_fifo0_32_bit_scfifo_with_controls       ; procesador   ;
;                |procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|                                                                   ; 22.2 (0.0)           ; 23.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 37 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                              ; procesador_fifo0_32_bit_single_clock_fifo          ; procesador   ;
;                   |scfifo:single_clock_fifo|                                                                                            ; 22.2 (0.0)           ; 23.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 37 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                                     ; scfifo                                             ; work         ;
;                      |scfifo_p6a1:auto_generated|                                                                                       ; 22.2 (0.0)           ; 23.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 37 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated                                                                                                                                                                                          ; scfifo_p6a1                                        ; work         ;
;                         |a_dpfifo_0da1:dpfifo|                                                                                          ; 22.2 (0.7)           ; 23.5 (1.0)                       ; 1.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (2)              ; 37 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo                                                                                                                                                                     ; a_dpfifo_0da1                                      ; work         ;
;                            |a_fefifo_raf:fifo_state|                                                                                    ; 10.5 (5.0)           ; 11.5 (6.0)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (9)              ; 15 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                             ; a_fefifo_raf                                       ; work         ;
;                               |cntr_bi7:count_usedw|                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                        ; cntr_bi7                                           ; work         ;
;                            |altsyncram_s3t1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram                                                                                                                                             ; altsyncram_s3t1                                    ; work         ;
;                            |cntr_vhb:rd_ptr_count|                                                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                               ; cntr_vhb                                           ; work         ;
;                            |cntr_vhb:wr_ptr|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                     ; cntr_vhb                                           ; work         ;
;          |procesador_finalizacion:finalizacion|                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_finalizacion:finalizacion                                                                                                                                                                                                                                                                                                                                                                            ; procesador_finalizacion                            ; procesador   ;
;          |procesador_hps_0:hps_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                          ; procesador_hps_0                                   ; procesador   ;
;             |procesador_hps_0_fpga_interfaces:fpga_interfaces|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                         ; procesador_hps_0_fpga_interfaces                   ; procesador   ;
;             |procesador_hps_0_hps_io:hps_io|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                           ; procesador_hps_0_hps_io                            ; procesador   ;
;                |procesador_hps_0_hps_io_border:border|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                     ; procesador_hps_0_hps_io_border                     ; procesador   ;
;                   |hps_sdram:hps_sdram_inst|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                            ; hps_sdram                                          ; procesador   ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                             ; altera_mem_if_dll_cyclonev                         ; procesador   ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                       ; altera_mem_if_hard_memory_controller_top_cyclonev  ; procesador   ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                             ; altera_mem_if_oct_cyclonev                         ; procesador   ;
;                      |hps_sdram_p0:p0|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                            ; hps_sdram_p0                                       ; procesador   ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                       ; hps_sdram_p0_acv_hard_memphy                       ; procesador   ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                ; hps_sdram_p0_acv_hard_io_pads                      ; procesador   ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                             ; hps_sdram_p0_acv_hard_addr_cmd_pads                ; procesador   ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                        ; altddio_out                                        ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                            ; ddio_out_uqe                                       ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                               ; hps_sdram_p0_clock_pair_generator                  ; procesador   ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                      ; hps_sdram_p0_generic_ddio                          ; procesador   ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                         ; hps_sdram_p0_generic_ddio                          ; procesador   ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                          ; hps_sdram_p0_generic_ddio                          ; procesador   ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                      ; hps_sdram_p0_generic_ddio                          ; procesador   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                 ; hps_sdram_p0_altdqdqs                              ; procesador   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                     ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev        ; procesador   ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                       ; hps_sdram_p0_acv_ldc                               ; procesador   ;
;                      |hps_sdram_pll:pll|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                          ; hps_sdram_pll                                      ; procesador   ;
;          |procesador_jtag_uart_0:jtag_uart_0|                                                                                           ; 59.1 (13.8)          ; 78.6 (16.2)                      ; 19.5 (2.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (31)            ; 113 (16)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                              ; procesador_jtag_uart_0                             ; procesador   ;
;             |alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|                                                                ; 21.0 (21.0)          ; 37.3 (37.3)                      ; 16.4 (16.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                  ; work         ;
;             |procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|                                                       ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                          ; procesador_jtag_uart_0_scfifo_r                    ; procesador   ;
;                |scfifo:rfifo|                                                                                                           ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                          ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                        ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                             ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                      ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 6.3 (3.3)            ; 6.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                           ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                    ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                           ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                           ; work         ;
;             |procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|                                                       ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                          ; procesador_jtag_uart_0_scfifo_w                    ; procesador   ;
;                |scfifo:wfifo|                                                                                                           ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                          ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                        ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                             ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                      ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 6.1 (3.1)            ; 6.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                           ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                    ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                           ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                           ; work         ;
;          |procesador_mm_interconnect_0:mm_interconnect_0|                                                                               ; 3586.2 (0.0)         ; 4635.4 (0.0)                     ; 1069.1 (0.0)                                      ; 19.8 (0.0)                       ; 0.0 (0.0)            ; 6168 (0)            ; 6370 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; procesador_mm_interconnect_0                       ; procesador   ;
;             |altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|                                                                   ; 27.6 (27.6)          ; 28.4 (28.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|                                                                     ; 20.6 (20.6)          ; 23.3 (23.3)                      ; 2.8 (2.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:enable_s1_agent_rdata_fifo|                                                                          ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|                                                                            ; 21.3 (21.3)          ; 23.1 (23.1)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rdata_fifo|                                                                   ; 28.7 (28.7)          ; 42.5 (42.5)                      ; 13.9 (13.9)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 67 (67)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|                                                                     ; 19.2 (19.2)          ; 23.9 (23.9)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo|                                                              ; 26.7 (26.7)          ; 37.7 (37.7)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|                                                                ; 18.3 (18.3)          ; 24.9 (24.9)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rdata_fifo|                                                                ; 26.8 (26.8)          ; 40.7 (40.7)                      ; 13.9 (13.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|                                                                  ; 19.5 (19.5)          ; 27.4 (27.4)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rdata_fifo|                                                                   ; 26.7 (26.7)          ; 41.3 (41.3)                      ; 14.8 (14.8)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 67 (67)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|                                                                     ; 19.3 (19.3)          ; 24.8 (24.8)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo|                                                              ; 26.5 (26.5)          ; 36.8 (36.8)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|                                                                ; 19.7 (19.7)          ; 25.4 (25.4)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rdata_fifo|                                                                ; 27.3 (27.3)          ; 39.1 (39.1)                      ; 12.3 (12.3)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 67 (67)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rdata_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|                                                                  ; 19.7 (19.7)          ; 26.3 (26.3)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:finalizacion_s1_agent_rdata_fifo|                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|                                                                      ; 20.6 (20.6)          ; 24.2 (24.2)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|                                                      ; 19.2 (19.2)          ; 22.4 (22.4)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                        ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|                                                       ; 26.8 (26.8)          ; 28.6 (28.6)                      ; 2.2 (2.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 36 (36)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                         ; 5.4 (5.4)            ; 6.5 (6.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo|                                                                      ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|                                                                        ; 39.4 (39.4)          ; 51.2 (51.2)                      ; 12.2 (12.2)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 33 (33)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo|                                                 ; 15.9 (15.9)          ; 16.9 (16.9)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|                                                   ; 23.5 (23.5)          ; 25.2 (25.2)                      ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 31 (31)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:program_memory_s1_agent_rdata_fifo|                                                                  ; 45.2 (45.2)          ; 48.6 (48.6)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo|                                                                    ; 21.9 (21.9)          ; 22.8 (22.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:reset_s1_agent_rdata_fifo|                                                                           ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|                                                                             ; 18.4 (18.4)          ; 22.9 (22.9)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_32_bit_s1_agent_rdata_fifo|                                                                  ; 29.1 (29.1)          ; 29.1 (29.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|                                                                    ; 21.7 (21.7)          ; 22.1 (22.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|                                                             ; 29.8 (29.8)          ; 31.6 (31.6)                      ; 2.3 (2.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 38 (38)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|                                                               ; 17.7 (17.7)          ; 22.3 (22.3)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|                                                               ; 28.3 (28.3)          ; 30.2 (30.2)                      ; 2.2 (2.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 38 (38)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|                                                                 ; 20.8 (20.8)          ; 22.5 (22.5)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_32_bit_s1_agent_rdata_fifo|                                                                  ; 11.8 (11.8)          ; 12.2 (12.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|                                                                    ; 21.1 (21.1)          ; 22.8 (22.8)                      ; 1.9 (1.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 28 (28)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rdata_fifo|                                                             ; 29.4 (29.4)          ; 29.4 (29.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo|                                                               ; 20.1 (20.1)          ; 20.3 (20.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo|                                                               ; 29.2 (29.2)          ; 29.2 (29.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo|                                                                 ; 20.6 (20.6)          ; 20.6 (20.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                              ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser|                                                                          ; 4.3 (0.0)            ; 18.8 (0.0)                       ; 14.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4.3 (4.1)            ; 18.8 (17.4)                      ; 14.4 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 37 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                      ; 5.3 (0.0)            ; 17.9 (0.0)                       ; 12.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 5.3 (4.2)            ; 17.9 (16.8)                      ; 12.6 (12.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                      ; 4.6 (0.0)            ; 19.8 (0.0)                       ; 15.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4.6 (3.8)            ; 19.8 (18.0)                      ; 15.3 (14.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 12 (12)             ; 37 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                      ; 4.4 (0.0)            ; 18.7 (0.0)                       ; 14.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4.4 (3.7)            ; 18.7 (17.1)                      ; 14.3 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                      ; 3.6 (0.0)            ; 19.5 (0.0)                       ; 15.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 3.6 (2.8)            ; 19.5 (17.7)                      ; 15.9 (14.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                      ; 5.0 (0.0)            ; 18.2 (0.0)                       ; 13.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 5.0 (4.4)            ; 18.2 (16.7)                      ; 13.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 37 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                      ; 3.6 (0.0)            ; 22.7 (0.0)                       ; 19.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 3.6 (2.8)            ; 22.7 (21.0)                      ; 19.1 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 43 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                      ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 1.5 (0.8)            ; 2.5 (1.3)                        ; 1.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                      ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 1.9 (1.3)            ; 1.9 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                      ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.1 (1.3)            ; 2.1 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                      ; 1.5 (0.0)            ; 2.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 1.5 (0.7)            ; 2.1 (1.2)                        ; 0.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                      ; 2.2 (0.0)            ; 2.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.2 (1.1)            ; 2.7 (1.3)                        ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                      ; 1.9 (0.0)            ; 2.4 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 1.9 (1.2)            ; 2.4 (1.3)                        ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                      ; 6.7 (0.0)            ; 31.6 (0.0)                       ; 24.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 6.7 (5.7)            ; 31.6 (30.2)                      ; 24.9 (24.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 76 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                      ; 4.8 (0.0)            ; 35.2 (0.0)                       ; 30.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4.8 (4.3)            ; 35.2 (33.7)                      ; 30.4 (29.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                      ; 9.0 (0.0)            ; 34.1 (0.0)                       ; 25.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 9.0 (7.8)            ; 34.1 (32.6)                      ; 25.1 (24.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                                      ; 5.1 (0.0)            ; 36.4 (0.0)                       ; 31.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 5.1 (4.6)            ; 36.4 (34.9)                      ; 31.3 (30.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                                      ; 5.8 (0.0)            ; 35.0 (0.0)                       ; 29.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 5.8 (5.0)            ; 35.0 (33.4)                      ; 29.2 (28.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                                      ; 5.1 (0.0)            ; 36.7 (0.0)                       ; 31.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 5.1 (4.4)            ; 36.7 (35.2)                      ; 31.7 (30.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                                      ; 5.3 (0.0)            ; 36.7 (0.0)                       ; 31.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 5.3 (4.9)            ; 36.7 (35.1)                      ; 31.3 (30.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                                      ; 5.3 (0.0)            ; 35.1 (0.0)                       ; 29.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 5.3 (5.0)            ; 35.1 (33.8)                      ; 29.8 (28.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 76 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                                      ; 15.4 (0.0)           ; 25.5 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 15.4 (14.6)          ; 25.5 (24.4)                      ; 10.2 (9.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_022|                                                                      ; 6.9 (0.0)            ; 15.2 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 6.9 (5.7)            ; 15.2 (13.7)                      ; 8.3 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_023|                                                                      ; 8.0 (0.0)            ; 42.8 (0.0)                       ; 35.5 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 8.0 (7.7)            ; 42.8 (41.7)                      ; 35.5 (34.6)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 4 (4)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_024|                                                                      ; 16.3 (0.0)           ; 23.7 (0.0)                       ; 7.9 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 16.3 (15.8)          ; 23.7 (22.4)                      ; 7.9 (7.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_025|                                                                      ; 3.1 (0.0)            ; 16.0 (0.0)                       ; 12.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 3.1 (2.0)            ; 16.0 (14.4)                      ; 12.9 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_026|                                                                      ; 12.2 (0.0)           ; 43.7 (0.0)                       ; 32.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 12.2 (11.5)          ; 43.7 (42.2)                      ; 32.0 (31.3)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_027|                                                                      ; 12.2 (0.0)           ; 24.3 (0.0)                       ; 12.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 12.2 (11.8)          ; 24.3 (23.1)                      ; 12.1 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 71 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_028|                                                                      ; 1.6 (0.0)            ; 16.2 (0.0)                       ; 14.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 1.6 (0.8)            ; 16.2 (14.7)                      ; 14.6 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 33 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_029|                                                                      ; 11.2 (0.0)           ; 41.3 (0.0)                       ; 30.4 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 11.2 (10.5)          ; 41.3 (39.8)                      ; 30.4 (29.7)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_030|                                                                      ; 17.7 (0.0)           ; 25.2 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 17.7 (16.8)          ; 25.2 (23.8)                      ; 7.5 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 71 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_031|                                                                      ; 7.4 (0.0)            ; 15.7 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 7.4 (6.3)            ; 15.7 (14.3)                      ; 8.3 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_032|                                                                      ; 12.5 (0.0)           ; 44.0 (0.0)                       ; 31.8 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 12.5 (11.9)          ; 44.0 (42.8)                      ; 31.8 (31.2)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_033|                                                                      ; 13.1 (0.0)           ; 26.1 (0.0)                       ; 13.1 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 13.1 (12.3)          ; 26.1 (24.9)                      ; 13.1 (12.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 71 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_034|                                                                      ; 3.6 (0.0)            ; 16.8 (0.0)                       ; 13.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 3.6 (2.5)            ; 16.8 (15.2)                      ; 13.3 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_035|                                                                      ; 1.0 (0.0)            ; 43.4 (0.0)                       ; 42.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 1.0 (0.2)            ; 43.4 (42.0)                      ; 42.5 (41.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_036|                                                                      ; 18.8 (0.0)           ; 23.9 (0.0)                       ; 5.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 18.8 (18.0)          ; 23.9 (22.8)                      ; 5.5 (5.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_037|                                                                      ; 7.2 (0.0)            ; 16.2 (0.0)                       ; 9.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 7.2 (7.0)            ; 16.2 (15.0)                      ; 9.1 (8.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 34 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_038|                                                                      ; 13.7 (0.0)           ; 43.8 (0.0)                       ; 30.2 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 13.7 (13.0)          ; 43.8 (42.7)                      ; 30.2 (29.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_039|                                                                      ; 2.1 (0.0)            ; 4.2 (0.0)                        ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_039                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.1 (1.4)            ; 4.2 (2.8)                        ; 2.1 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_040|                                                                      ; 8.0 (0.0)            ; 15.0 (0.0)                       ; 8.3 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 8.0 (7.6)            ; 15.0 (13.6)                      ; 8.3 (7.2)                                         ; 1.3 (1.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 33 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_041|                                                                      ; 6.6 (0.0)            ; 15.1 (0.0)                       ; 8.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; procesador   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 6.6 (5.5)            ; 15.1 (13.8)                      ; 8.8 (8.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; procesador   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; procesador   ;
;             |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                 ; 62.8 (34.7)          ; 64.1 (35.4)                      ; 1.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (72)            ; 29 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_axi_master_ni                        ; procesador   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 28.2 (28.2)          ; 28.7 (28.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                  ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|                                                                ; 60.2 (0.0)           ; 63.1 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 60.2 (60.0)          ; 63.1 (62.8)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (71)             ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                 ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:enable_s1_burst_adapter|                                                                       ; 52.3 (0.0)           ; 52.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter                                                                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 52.3 (52.0)          ; 52.3 (52.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (70)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                        ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|                                                                ; 39.4 (0.0)           ; 43.2 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 59 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 39.4 (39.2)          ; 43.2 (43.0)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                 ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|                                                           ; 40.5 (0.0)           ; 44.3 (0.0)                       ; 4.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter                                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 40.5 (40.2)          ; 44.3 (44.0)                      ; 4.0 (4.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 60 (59)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                            ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|                                                             ; 40.1 (0.0)           ; 43.5 (0.0)                       ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 40.1 (39.8)          ; 43.5 (43.3)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                              ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|                                                                ; 39.8 (0.0)           ; 40.8 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 39.8 (39.6)          ; 40.8 (40.5)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                 ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|                                                           ; 39.4 (0.0)           ; 43.7 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter                                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 39.4 (39.2)          ; 43.7 (43.5)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (60)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                            ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|                                                             ; 38.8 (0.0)           ; 44.4 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 38.8 (38.5)          ; 44.4 (44.2)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                              ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|                                                                 ; 47.6 (0.0)           ; 48.4 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter                                                                                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 47.6 (47.6)          ; 48.4 (48.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                        ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                  ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:parameters_s0_burst_adapter|                                                                   ; 80.1 (0.0)           ; 82.9 (0.0)                       ; 3.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 113 (0)             ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 80.1 (79.4)          ; 82.9 (82.3)                      ; 3.2 (3.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 113 (112)           ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                    ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|                                              ; 84.6 (0.0)           ; 92.6 (0.0)                       ; 8.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 108 (0)             ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 84.6 (84.4)          ; 92.6 (92.6)                      ; 8.3 (8.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 108 (107)           ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                               ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:program_memory_s1_burst_adapter|                                                               ; 111.4 (0.0)          ; 117.5 (0.0)                      ; 6.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter                                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 111.4 (110.9)        ; 117.5 (117.0)                    ; 6.5 (6.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 170 (169)           ; 136 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:reset_s1_burst_adapter|                                                                        ; 45.2 (0.0)           ; 48.1 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 45.2 (44.9)          ; 48.1 (47.8)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (67)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                               ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                         ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|                                                               ; 48.5 (0.0)           ; 48.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter                                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 48.5 (48.3)          ; 48.5 (48.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|                                                          ; 47.2 (0.0)           ; 48.3 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 47.2 (47.2)          ; 48.3 (48.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                           ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|                                                            ; 47.6 (0.0)           ; 48.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 47.6 (47.3)          ; 48.3 (48.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                             ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|                                                               ; 46.3 (0.0)           ; 46.9 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter                                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 46.3 (46.0)          ; 46.9 (46.6)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|                                                          ; 46.9 (0.0)           ; 48.8 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 46.9 (46.7)          ; 48.8 (48.6)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                           ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|                                                            ; 46.8 (0.0)           ; 49.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                        ; procesador   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 46.8 (46.8)          ; 49.1 (49.1)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                   ; procesador   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                             ; altera_merlin_address_alignment                    ; procesador   ;
;             |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                 ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                         ; procesador   ;
;             |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                       ; 5.4 (5.4)            ; 6.6 (6.6)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                    ; procesador   ;
;             |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                    ; procesador   ;
;             |altera_merlin_slave_agent:divisor_clock_s1_agent|                                                                          ; 14.8 (5.1)           ; 14.9 (5.1)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:divisor_clock_s1_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.7 (9.7)            ; 9.8 (9.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:divisor_clock_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:enable_s1_agent|                                                                                 ; 14.5 (5.2)           ; 15.3 (6.0)                       ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:enable_s1_agent                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo0_32_bit_out_agent|                                                                          ; 12.8 (2.7)           ; 12.8 (3.2)                       ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|                                                                     ; 14.2 (3.1)           ; 14.1 (3.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 23 (5)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.7 (10.7)          ; 11.1 (11.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|                                                                       ; 12.1 (2.0)           ; 12.1 (2.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.1 (10.1)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo1_32_bit_out_agent|                                                                          ; 12.8 (2.3)           ; 13.8 (3.5)                       ; 1.0 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|                                                                     ; 13.1 (2.5)           ; 13.1 (2.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.3 (10.3)          ; 10.6 (10.6)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|                                                                       ; 14.0 (3.2)           ; 14.1 (3.2)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.5 (10.5)          ; 10.9 (10.9)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:finalizacion_s1_agent|                                                                           ; 14.2 (4.3)           ; 14.3 (4.3)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (8)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:finalizacion_s1_agent                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.8 (9.8)            ; 10.0 (10.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:finalizacion_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                                             ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                          ; procesador   ;
;             |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                              ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; procesador   ;
;             |altera_merlin_slave_agent:parameters_s0_agent|                                                                             ; 14.6 (3.4)           ; 15.7 (4.2)                       ; 1.1 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (8)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 11.2 (11.2)          ; 11.5 (11.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|                                                        ; 14.0 (3.2)           ; 15.6 (3.8)                       ; 1.6 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (7)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.8 (10.8)          ; 11.8 (11.8)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:program_memory_s1_agent|                                                                         ; 13.7 (3.8)           ; 14.4 (4.0)                       ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:program_memory_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.9 (9.9)            ; 10.4 (10.4)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:program_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:reset_s1_agent|                                                                                  ; 14.8 (4.5)           ; 14.8 (4.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result0_32_bit_s1_agent|                                                                         ; 13.3 (4.3)           ; 14.9 (5.3)                       ; 1.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_32_bit_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.0 (9.0)            ; 9.7 (9.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result0_64_bit_down_s1_agent|                                                                    ; 14.6 (4.8)           ; 15.3 (5.3)                       ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.8 (9.8)            ; 10.1 (10.1)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result0_64_bit_up_s1_agent|                                                                      ; 14.3 (4.6)           ; 15.4 (5.3)                       ; 1.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.7 (9.7)            ; 10.1 (10.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result1_32_bit_s1_agent|                                                                         ; 14.9 (4.9)           ; 15.7 (5.3)                       ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.0 (10.0)          ; 10.4 (10.4)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result1_64_bit_down_s1_agent|                                                                    ; 15.3 (5.5)           ; 15.3 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_down_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_agent:result1_64_bit_up_s1_agent|                                                                      ; 14.8 (4.8)           ; 14.9 (4.9)                       ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                          ; procesador   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                   ; procesador   ;
;             |altera_merlin_slave_translator:divisor_clock_s1_translator|                                                                ; 10.8 (10.8)          ; 11.2 (11.2)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:divisor_clock_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:enable_s1_translator|                                                                       ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:enable_s1_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo0_32_bit_out_translator|                                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo0_32_bit_out_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo0_64_bit_down_out_translator|                                                           ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo0_64_bit_down_out_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo0_64_bit_up_out_translator|                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo0_64_bit_up_out_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo1_32_bit_out_translator|                                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo1_32_bit_out_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo1_64_bit_down_out_translator|                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo1_64_bit_down_out_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:fifo1_64_bit_up_out_translator|                                                             ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo1_64_bit_up_out_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:finalizacion_s1_translator|                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:finalizacion_s1_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                   ; 6.8 (6.8)            ; 7.3 (7.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                    ; 3.6 (3.6)            ; 12.0 (12.0)                      ; 8.6 (8.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:parameters_s0_translator|                                                                   ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parameters_s0_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator|                                              ; 0.3 (0.3)            ; 6.2 (6.2)                        ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:program_memory_s1_translator|                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:program_memory_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:reset_s1_translator|                                                                        ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result0_32_bit_s1_translator|                                                               ; 4.5 (4.5)            ; 12.8 (12.8)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result0_32_bit_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result0_64_bit_down_s1_translator|                                                          ; 8.0 (8.0)            ; 13.6 (13.6)                      ; 5.7 (5.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result0_64_bit_down_s1_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result0_64_bit_up_s1_translator|                                                            ; 5.3 (5.3)            ; 13.4 (13.4)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result0_64_bit_up_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result1_32_bit_s1_translator|                                                               ; 5.6 (5.6)            ; 6.4 (6.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_32_bit_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result1_64_bit_down_s1_translator|                                                          ; 0.2 (0.2)            ; 13.9 (13.9)                      ; 13.6 (13.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_64_bit_down_s1_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_slave_translator:result1_64_bit_up_s1_translator|                                                            ; 2.3 (2.3)            ; 12.6 (12.6)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result1_64_bit_up_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                     ; procesador   ;
;             |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                          ; 15.5 (15.5)          ; 16.8 (16.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                      ; procesador   ;
;             |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                          ; 13.2 (13.2)          ; 14.1 (14.1)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                      ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 21.2 (21.2)          ; 23.2 (23.2)                      ; 2.0 (2.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; procesador_mm_interconnect_0_cmd_demux             ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                  ; 9.8 (9.8)            ; 10.7 (10.7)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_cmd_demux_001         ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_002|                                                                  ; 27.6 (27.6)          ; 27.6 (27.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_cmd_demux_001         ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_cmd_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_demux_003:rsp_demux_001|                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_demux_003:rsp_demux_001                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_cmd_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                      ; 16.9 (14.7)          ; 16.9 (14.9)                      ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (48)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_001           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                      ; 28.9 (23.9)          ; 30.8 (25.9)                      ; 2.1 (2.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 76 (70)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                      ; 13.5 (10.2)          ; 15.1 (10.9)                      ; 1.6 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (33)             ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (2.7)            ; 4.2 (3.3)                        ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                      ; 13.7 (10.1)          ; 15.5 (11.3)                      ; 1.8 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (33)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.7 (2.7)            ; 4.2 (3.3)                        ; 0.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005|                                                                      ; 14.3 (10.6)          ; 15.2 (10.7)                      ; 1.1 (0.3)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 40 (33)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.7 (2.7)            ; 4.5 (3.7)                        ; 0.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                      ; 13.3 (9.9)           ; 15.3 (11.9)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (33)             ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (2.3)            ; 3.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|                                                                      ; 14.4 (10.4)          ; 15.6 (10.7)                      ; 1.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (33)             ; 9 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4.0 (3.0)            ; 4.9 (4.2)                        ; 0.9 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|                                                                      ; 14.1 (10.4)          ; 14.9 (11.4)                      ; 0.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (33)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.5 (2.7)            ; 3.5 (3.2)                        ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|                                                                      ; 24.0 (18.6)          ; 23.7 (18.4)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 58 (52)             ; 9 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 5.0 (5.0)            ; 5.3 (5.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|                                                                      ; 18.9 (15.2)          ; 18.9 (15.2)                      ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (35)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.7 (3.0)            ; 3.7 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|                                                                      ; 17.8 (12.8)          ; 20.9 (16.4)                      ; 3.1 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (34)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_012|                                                                      ; 15.9 (12.2)          ; 16.6 (13.1)                      ; 0.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (31)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_012                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|                                                                      ; 15.3 (11.7)          ; 15.8 (12.1)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (31)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014|                                                                      ; 15.3 (12.0)          ; 16.1 (12.4)                      ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (31)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_015|                                                                      ; 14.7 (11.0)          ; 14.8 (11.5)                      ; 0.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (30)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_015                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|                                                                      ; 14.9 (11.6)          ; 16.3 (13.0)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (31)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_017|                                                                      ; 14.9 (11.5)          ; 14.9 (11.6)                      ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (31)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_017                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_019|                                                                      ; 13.9 (11.7)          ; 13.9 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (31)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_019                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_019|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_020|                                                                      ; 24.7 (20.1)          ; 27.8 (22.6)                      ; 3.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (66)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_020                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_002           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4.7 (4.7)            ; 5.2 (5.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_020|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;             |procesador_mm_interconnect_0_cmd_mux_018:cmd_mux_018|                                                                      ; 33.8 (25.0)          ; 36.3 (27.8)                      ; 2.5 (2.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 87 (73)             ; 11 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_018:cmd_mux_018                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_cmd_mux_018           ; procesador   ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 8.5 (6.0)            ; 8.5 (6.2)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (9)              ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_018:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; procesador   ;
;                   |altera_merlin_arb_adder:adder|                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_018:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                            ; procesador   ;
;             |procesador_mm_interconnect_0_router:router|                                                                                ; 15.3 (15.3)          ; 16.1 (16.1)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; procesador_mm_interconnect_0_router                ; procesador   ;
;             |procesador_mm_interconnect_0_router_001:router_001|                                                                        ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; procesador_mm_interconnect_0_router_001            ; procesador   ;
;             |procesador_mm_interconnect_0_router_001:router_002|                                                                        ; 19.3 (19.3)          ; 19.9 (19.9)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router_001:router_002                                                                                                                                                                                                                                                                                                               ; procesador_mm_interconnect_0_router_001            ; procesador   ;
;             |procesador_mm_interconnect_0_router_003:router_003|                                                                        ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                               ; procesador_mm_interconnect_0_router_003            ; procesador   ;
;             |procesador_mm_interconnect_0_router_005:router_005|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                                                                               ; procesador_mm_interconnect_0_router_005            ; procesador   ;
;             |procesador_mm_interconnect_0_router_022:router_022|                                                                        ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_router_022:router_022                                                                                                                                                                                                                                                                                                               ; procesador_mm_interconnect_0_router_022            ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                  ; 3.3 (3.3)            ; 3.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_009|                                                                  ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_009                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_011|                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_011                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_012|                                                                  ; 3.7 (3.7)            ; 4.3 (4.3)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_012                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_013|                                                                  ; 3.5 (3.5)            ; 3.9 (3.9)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_013                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_014|                                                                  ; 2.5 (2.5)            ; 4.2 (4.2)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_014                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_015|                                                                  ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_015                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_016|                                                                  ; 3.9 (3.9)            ; 4.0 (4.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_016                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_017|                                                                  ; 4.1 (4.1)            ; 5.0 (5.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_017                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_019|                                                                  ; 2.8 (2.8)            ; 4.0 (4.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_019                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_020|                                                                  ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_020                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_002         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                  ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                  ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_006|                                                                  ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_007|                                                                  ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_008|                                                                  ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_010|                                                                  ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_010                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_003         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_demux_018:rsp_demux_018|                                                                  ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_demux_018:rsp_demux_018                                                                                                                                                                                                                                                                                                         ; procesador_mm_interconnect_0_rsp_demux_018         ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 194.5 (194.5)        ; 223.6 (223.6)                    ; 31.8 (31.8)                                       ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 527 (527)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; procesador_mm_interconnect_0_rsp_mux               ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                      ; 75.0 (75.0)          ; 77.6 (77.6)                      ; 4.8 (4.8)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 172 (172)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_rsp_mux_001           ; procesador   ;
;             |procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                                      ; 197.5 (197.5)        ; 215.8 (215.8)                    ; 22.7 (22.7)                                       ; 4.3 (4.3)                        ; 0.0 (0.0)            ; 441 (441)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                                                                                                             ; procesador_mm_interconnect_0_rsp_mux_001           ; procesador   ;
;          |procesador_nios2_gen2_0:nios2_gen2_0|                                                                                         ; 415.7 (0.0)          ; 480.9 (0.0)                      ; 70.8 (0.0)                                        ; 5.7 (0.0)                        ; 0.0 (0.0)            ; 649 (0)             ; 623 (0)                   ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; procesador_nios2_gen2_0                            ; procesador   ;
;             |procesador_nios2_gen2_0_cpu:cpu|                                                                                           ; 415.7 (291.4)        ; 480.9 (314.6)                    ; 70.8 (28.4)                                       ; 5.7 (5.1)                        ; 0.0 (0.0)            ; 649 (487)           ; 623 (347)                 ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; procesador_nios2_gen2_0_cpu                        ; procesador   ;
;                |procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|                                        ; 124.4 (30.6)         ; 166.2 (31.7)                     ; 42.4 (1.1)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 162 (7)             ; 276 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; procesador_nios2_gen2_0_cpu_nios2_oci              ; procesador   ;
;                   |procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|                 ; 37.3 (0.0)           ; 64.7 (0.0)                       ; 27.8 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; procesador_nios2_gen2_0_cpu_debug_slave_wrapper    ; procesador   ;
;                      |procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|                ; 4.3 (4.1)            ; 23.4 (22.3)                      ; 19.2 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; procesador_nios2_gen2_0_cpu_debug_slave_sysclk     ; procesador   ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                          ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; procesador   ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                          ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; procesador   ;
;                      |procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|                      ; 31.8 (30.8)          ; 39.7 (38.3)                      ; 8.3 (8.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 54 (54)             ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck                                                            ; procesador_nios2_gen2_0_cpu_debug_slave_tck        ; procesador   ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; procesador   ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; procesador   ;
;                      |sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy|                                               ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                             ; work         ;
;                   |procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg|                       ; 2.8 (2.8)            ; 3.9 (3.9)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; procesador_nios2_gen2_0_cpu_nios2_avalon_reg       ; procesador   ;
;                   |procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break|                         ; 1.3 (1.3)            ; 11.0 (11.0)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; procesador_nios2_gen2_0_cpu_nios2_oci_break        ; procesador   ;
;                   |procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug|                         ; 5.4 (5.1)            ; 5.8 (5.3)                        ; 0.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; procesador_nios2_gen2_0_cpu_nios2_oci_debug        ; procesador   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                              ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                            ; procesador   ;
;                   |procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|                               ; 46.9 (46.9)          ; 49.2 (49.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 53 (53)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; procesador_nios2_gen2_0_cpu_nios2_ocimem           ; procesador   ;
;                      |procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; procesador_nios2_gen2_0_cpu_ociram_sp_ram_module   ; procesador   ;
;                         |altsyncram:the_altsyncram|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                            |altsyncram_qid1:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                    ; work         ;
;                |procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; procesador_nios2_gen2_0_cpu_register_bank_a_module ; procesador   ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                      |altsyncram_msi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                    ; altsyncram_msi1                                    ; work         ;
;                |procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; procesador_nios2_gen2_0_cpu_register_bank_b_module ; procesador   ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                      |altsyncram_msi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                    ; altsyncram_msi1                                    ; work         ;
;          |procesador_pll:pll|                                                                                                           ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_pll:pll                                                                                                                                                                                                                                                                                                                                                                                              ; procesador_pll                                     ; procesador   ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                      ; altera_pll                                         ; work         ;
;                |altera_cyclonev_pll:cyclonev_pll|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                                                                                                                     ; altera_cyclonev_pll                                ; work         ;
;                   |altera_cyclonev_pll_base:fpll_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                                                                                                                     ; altera_cyclonev_pll_base                           ; work         ;
;                |dps_extra_kick:dps_extra_inst|                                                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                                                                                                                                        ; dps_extra_kick                                     ; work         ;
;          |procesador_program_memory:program_memory|                                                                                     ; 46.3 (0.0)           ; 53.8 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 4 (0)                     ; 0 (0)         ; 1200000           ; 160   ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_program_memory:program_memory                                                                                                                                                                                                                                                                                                                                                                        ; procesador_program_memory                          ; procesador   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 46.3 (0.0)           ; 53.8 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 4 (0)                     ; 0 (0)         ; 1200000           ; 160   ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                         ; work         ;
;                |altsyncram_kmn1:auto_generated|                                                                                         ; 46.3 (1.0)           ; 53.8 (1.3)                       ; 7.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 4 (4)                     ; 0 (0)         ; 1200000           ; 160   ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated                                                                                                                                                                                                                                                                                                               ; altsyncram_kmn1                                    ; work         ;
;                   |decode_ala:decode3|                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3                                                                                                                                                                                                                                                                                            ; decode_ala                                         ; work         ;
;                   |mux_7hb:mux2|                                                                                                        ; 42.8 (42.8)          ; 50.0 (50.0)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                                                                                                                  ; mux_7hb                                            ; work         ;
;          |procesador_reset:reset|                                                                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_reset:reset                                                                                                                                                                                                                                                                                                                                                                                          ; procesador_reset                                   ; procesador   ;
;          |procesador_result0_32_bit:result0_32_bit|                                                                                     ; 16.2 (16.2)          ; 16.5 (16.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result0_32_bit                                                                                                                                                                                                                                                                                                                                                                        ; procesador_result0_32_bit                          ; procesador   ;
;          |procesador_result0_32_bit:result0_64_bit_down|                                                                                ; 16.2 (16.2)          ; 16.2 (16.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result0_64_bit_down                                                                                                                                                                                                                                                                                                                                                                   ; procesador_result0_32_bit                          ; procesador   ;
;          |procesador_result0_32_bit:result0_64_bit_up|                                                                                  ; 16.5 (16.5)          ; 17.0 (17.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result0_64_bit_up                                                                                                                                                                                                                                                                                                                                                                     ; procesador_result0_32_bit                          ; procesador   ;
;          |procesador_result0_32_bit:result1_32_bit|                                                                                     ; 6.2 (6.2)            ; 6.8 (6.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result1_32_bit                                                                                                                                                                                                                                                                                                                                                                        ; procesador_result0_32_bit                          ; procesador   ;
;          |procesador_result0_32_bit:result1_64_bit_down|                                                                                ; 16.2 (16.2)          ; 17.0 (17.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result1_64_bit_down                                                                                                                                                                                                                                                                                                                                                                   ; procesador_result0_32_bit                          ; procesador   ;
;          |procesador_result0_32_bit:result1_64_bit_up|                                                                                  ; 17.8 (17.8)          ; 18.2 (18.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|procesador_result0_32_bit:result1_64_bit_up                                                                                                                                                                                                                                                                                                                                                                     ; procesador_result0_32_bit                          ; procesador   ;
;          |slave_template:parameters|                                                                                                    ; 12.2 (1.7)           ; 17.0 (1.7)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (3)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|slave_template:parameters                                                                                                                                                                                                                                                                                                                                                                                       ; slave_template                                     ; procesador   ;
;             |register_with_bytelanes:register_0|                                                                                        ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_0                                                                                                                                                                                                                                                                                                                                                    ; register_with_bytelanes                            ; procesador   ;
;             |register_with_bytelanes:register_1|                                                                                        ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_1                                                                                                                                                                                                                                                                                                                                                    ; register_with_bytelanes                            ; procesador   ;
;             |register_with_bytelanes:register_2|                                                                                        ; 3.7 (3.7)            ; 7.7 (7.7)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_2                                                                                                                                                                                                                                                                                                                                                    ; register_with_bytelanes                            ; procesador   ;
;    |data_in:data|                                                                                                                       ; 578.3 (0.0)          ; 594.2 (0.0)                      ; 16.9 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 810 (0)             ; 270 (0)                   ; 0 (0)         ; 28672             ; 3     ; 2          ; 0    ; 0            ; |signal_processing_template|data_in:data                                                                                                                                                                                                                                                                                                                                                                                                                                  ; data_in                                            ; work         ;
;       |dac_driver:dac_HS|                                                                                                               ; 37.5 (7.0)           ; 38.5 (7.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (14)             ; 35 (0)                    ; 0 (0)         ; 28672             ; 3     ; 1          ; 0    ; 0            ; |signal_processing_template|data_in:data|dac_driver:dac_HS                                                                                                                                                                                                                                                                                                                                                                                                                ; dac_driver                                         ; work         ;
;          |data_source_dac:data_s|                                                                                                       ; 30.5 (30.5)          ; 31.5 (31.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 35 (35)                   ; 0 (0)         ; 28672             ; 3     ; 1          ; 0    ; 0            ; |signal_processing_template|data_in:data|dac_driver:dac_HS|data_source_dac:data_s                                                                                                                                                                                                                                                                                                                                                                                         ; data_source_dac                                    ; work         ;
;             |altsyncram:buffer_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28672             ; 3     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                         ; work         ;
;                |altsyncram_psg1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28672             ; 3     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0|altsyncram_psg1:auto_generated                                                                                                                                                                                                                                                                                                                                  ; altsyncram_psg1                                    ; work         ;
;       |data_source:data_sim|                                                                                                            ; 454.9 (440.2)        ; 462.2 (444.0)                    ; 8.2 (4.9)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 583 (571)           ; 136 (82)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |signal_processing_template|data_in:data|data_source:data_sim                                                                                                                                                                                                                                                                                                                                                                                                             ; data_source                                        ; work         ;
;          |LFSR:ruido_lfsr|                                                                                                              ; 14.7 (14.7)          ; 18.1 (18.1)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|data_source:data_sim|LFSR:ruido_lfsr                                                                                                                                                                                                                                                                                                                                                                                             ; LFSR                                               ; work         ;
;       |embedded_adc:adc_2308|                                                                                                           ; 85.8 (0.0)           ; 93.5 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (0)             ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|embedded_adc:adc_2308                                                                                                                                                                                                                                                                                                                                                                                                            ; embedded_adc                                       ; work         ;
;          |adc2streaming:adc2streaming_inst|                                                                                             ; 1.3 (1.3)            ; 6.0 (6.0)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|embedded_adc:adc_2308|adc2streaming:adc2streaming_inst                                                                                                                                                                                                                                                                                                                                                                           ; adc2streaming                                      ; work         ;
;          |adc_ltc2308:adc_ltc2308_inst|                                                                                                 ; 29.5 (29.5)          ; 30.7 (30.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst                                                                                                                                                                                                                                                                                                                                                                               ; adc_ltc2308                                        ; work         ;
;          |timer:timer_adc|                                                                                                              ; 55.0 (55.0)          ; 56.8 (56.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|data_in:data|embedded_adc:adc_2308|timer:timer_adc                                                                                                                                                                                                                                                                                                                                                                                            ; timer                                              ; work         ;
;    |signal_processing:signal_processing_inst|                                                                                           ; 1626.9 (4.7)         ; 2012.4 (6.2)                     ; 392.0 (1.5)                                       ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 2407 (0)            ; 1731 (16)                 ; 0 (0)         ; 655360            ; 77    ; 9          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; signal_processing                                  ; work         ;
;       |filtro_promedio_movil:filtro_cuadratura|                                                                                         ; 325.4 (182.9)        ; 456.6 (315.0)                    ; 133.8 (132.5)                                     ; 2.6 (0.4)                        ; 0.0 (0.0)            ; 612 (328)           ; 541 (541)                 ; 0 (0)         ; 262144            ; 32    ; 1          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura                                                                                                                                                                                                                                                                                                                                                              ; filtro_promedio_movil                              ; work         ;
;          |altsyncram:array_datos_rtl_0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|altsyncram:array_datos_rtl_0                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                         ; work         ;
;             |altsyncram_7so1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|altsyncram:array_datos_rtl_0|altsyncram_7so1:auto_generated                                                                                                                                                                                                                                                                                                  ; altsyncram_7so1                                    ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 142.5 (0.0)          ; 141.6 (0.0)                      ; 1.3 (0.0)                                         ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                              ; lpm_divide                                         ; work         ;
;             |lpm_divide_3dm:auto_generated|                                                                                             ; 142.5 (0.0)          ; 141.6 (0.0)                      ; 1.3 (0.0)                                         ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                                                                ; lpm_divide_3dm                                     ; work         ;
;                |sign_div_unsign_dnh:divider|                                                                                            ; 142.5 (0.0)          ; 141.6 (0.0)                      ; 1.3 (0.0)                                         ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                                                    ; sign_div_unsign_dnh                                ; work         ;
;                   |alt_u_div_03f:divider|                                                                                               ; 142.5 (142.5)        ; 141.6 (141.6)                    ; 1.3 (1.3)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 284 (284)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                                                              ; alt_u_div_03f                                      ; work         ;
;       |filtro_promedio_movil:filtro_fase|                                                                                               ; 307.6 (165.8)        ; 447.3 (305.8)                    ; 141.7 (140.4)                                     ; 1.9 (0.4)                        ; 0.0 (0.0)            ; 590 (306)           ; 522 (522)                 ; 0 (0)         ; 262144            ; 32    ; 1          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase                                                                                                                                                                                                                                                                                                                                                                    ; filtro_promedio_movil                              ; work         ;
;          |altsyncram:array_datos_rtl_0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|altsyncram:array_datos_rtl_0                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                         ; work         ;
;             |altsyncram_7so1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|altsyncram:array_datos_rtl_0|altsyncram_7so1:auto_generated                                                                                                                                                                                                                                                                                                        ; altsyncram_7so1                                    ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 141.8 (0.0)          ; 141.5 (0.0)                      ; 1.2 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                         ; work         ;
;             |lpm_divide_3dm:auto_generated|                                                                                             ; 141.8 (0.0)          ; 141.5 (0.0)                      ; 1.2 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                                                                      ; lpm_divide_3dm                                     ; work         ;
;                |sign_div_unsign_dnh:divider|                                                                                            ; 141.8 (0.0)          ; 141.5 (0.0)                      ; 1.2 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                                                          ; sign_div_unsign_dnh                                ; work         ;
;                   |alt_u_div_03f:divider|                                                                                               ; 141.8 (141.8)        ; 141.5 (141.5)                    ; 1.2 (1.2)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 284 (284)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                                                                    ; alt_u_div_03f                                      ; work         ;
;       |prom_coherente_pipelined:comb_1061|                                                                                              ; 151.9 (151.9)        ; 193.0 (193.0)                    ; 42.1 (42.1)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 199 (199)           ; 294 (294)                 ; 0 (0)         ; 131072            ; 13    ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061                                                                                                                                                                                                                                                                                                                                                                   ; prom_coherente_pipelined                           ; work         ;
;          |altsyncram:buffer_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|altsyncram:buffer_rtl_0                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                         ; work         ;
;             |altsyncram_acn1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|altsyncram:buffer_rtl_0|altsyncram_acn1:auto_generated                                                                                                                                                                                                                                                                                                            ; altsyncram_acn1                                    ; work         ;
;          |altsyncram:buffer_rtl_1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 6     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|altsyncram:buffer_rtl_1                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                         ; work         ;
;             |altsyncram_acn1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 6     ; 0          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|altsyncram:buffer_rtl_1|altsyncram_acn1:auto_generated                                                                                                                                                                                                                                                                                                            ; altsyncram_acn1                                    ; work         ;
;       |reference_mixer:mezclador|                                                                                                       ; 837.3 (8.0)          ; 909.3 (8.0)                      ; 73.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 1006 (0)            ; 358 (32)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|reference_mixer:mezclador                                                                                                                                                                                                                                                                                                                                                                            ; reference_mixer                                    ; work         ;
;          |multiplicador:prod_cuadratura|                                                                                                ; 61.6 (61.6)          ; 78.8 (78.8)                      ; 17.3 (17.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (98)             ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura                                                                                                                                                                                                                                                                                                                                              ; multiplicador                                      ; work         ;
;          |multiplicador:prod_fase|                                                                                                      ; 40.3 (40.3)          ; 70.3 (70.3)                      ; 30.1 (30.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase                                                                                                                                                                                                                                                                                                                                                    ; multiplicador                                      ; work         ;
;          |referencias:ref|                                                                                                              ; 727.5 (727.5)        ; 752.2 (752.2)                    ; 25.7 (25.7)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 844 (844)           ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |signal_processing_template|signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref                                                                                                                                                                                                                                                                                                                                                            ; referencias                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 71.0 (0.0)           ; 80.0 (0.5)                       ; 9.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (1)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 71.0 (0.0)           ; 79.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (0)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 71.0 (0.0)           ; 79.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (0)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                           ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 71.0 (1.8)           ; 79.5 (2.3)                       ; 8.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (1)             ; 89 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 69.2 (0.0)           ; 77.2 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (0)             ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 69.2 (47.1)          ; 77.2 (53.7)                      ; 8.0 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (77)            ; 83 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                              ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                      ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.8 (10.8)          ; 12.2 (12.2)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |signal_processing_template|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                    ; sld_shadow_jsm                                     ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                   ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name              ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; DAC_DA[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[4]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[5]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[6]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[7]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[8]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[9]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[10]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[11]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[12]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[13]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[4]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[5]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[6]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[7]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[8]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[9]         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[10]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[11]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[12]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[13]        ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[0]            ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CLK_A         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CLK_B         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_CLK_A         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_WRT_A         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_CLK_B         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_WRT_B         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]            ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]            ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_cs_n          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_sclk          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_din           ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]            ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]  ; Output   ; --   ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]  ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]  ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]  ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]  ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]  ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]  ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]  ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]  ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]  ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10] ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11] ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12] ; Output   ; --   ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]    ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]    ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE      ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N     ; Output   ; --   ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P     ; Output   ; --   ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N     ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]    ; Output   ; --   ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT      ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N    ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N     ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; SW[0]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]             ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]            ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13] ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14] ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[3]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DA[0]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[1]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[2]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[3]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[4]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[5]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[6]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[7]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[8]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[9]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[10]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[11]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[12]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[13]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_OEB_A         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_OTR_A         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[0]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[1]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[2]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[3]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[4]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[5]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[6]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[7]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[8]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[9]         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[10]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[11]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[12]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[13]        ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_OEB_B         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_OTR_B         ; Input    ; --   ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; DAC_MODE          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; OSC_SMA_ADC4      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; POWER_ON          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SMA_DAC4          ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_P[3] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_P[2] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQ[8]    ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[9]    ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[10]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[11]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[12]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[13]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[14]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[15]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[16]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[17]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[18]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[19]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[20]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[21]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[22]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[23]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[24]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[25]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[26]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[27]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[28]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[29]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[30]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[31]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_N[1] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_N[2] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_N[3] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQS_P[1] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; clk               ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ      ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]            ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; adc_dout          ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; ADC_DA[0]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[1]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[2]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[3]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[4]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[5]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[6]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[7]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[8]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[9]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DA[10]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DA[11]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DA[12]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DA[13]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_OTR_A                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[0]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[1]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[2]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[3]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[4]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[5]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[6]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[7]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[8]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[9]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DB[10]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DB[11]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DB[12]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_DB[13]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ADC_OTR_B                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; clk                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - reset_n                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|data_out[63]~0                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|data_out[63]~0                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|wrreq_valid                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|timer:timer_adc|counter[8]~0                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|timer:timer_adc|counter[8]~1                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~12                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|wrreq_valid~0                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~13                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - data_in:data|data_source:data_sim|noise_reg[31]~0                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~14                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~15                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|array_datos~143                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|comb~0                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|data_out_valid~0                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|array_datos~143                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|comb~0                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~16                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_out[63]~0                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|data_valid_reg~0                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|frames_promediados[9]~1                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~17                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~1                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~2                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|data_reg[25]~0                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~3                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~4                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~5                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~6                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~7                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~8                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~9                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~10                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~11                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~12                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~13                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~14                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~15                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|index~16                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|data_out_cos[0]~0                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|data_out_reg[31]~0                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|buffer~7                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|data_out_cos[0]~1                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|data_anterior[6]~0                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; adc_dout                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[0]~0                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[1]~1                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[2]~2                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[3]~3                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[4]~4                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[5]~5                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[6]~6                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[7]~7                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[8]~8                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[9]~9                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[10]~10                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|read_data[11]~11                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                            ; Location                                     ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~6                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y2_N12                           ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_AA14                                     ; 52      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3                                ; 178     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3                                ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_Y26                                      ; 5769    ; Clock                                   ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; control:nios|Clock_divider:clk_div|LessThan1~12                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y34_N36                          ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|Clock_divider:clk_div|clock_out                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y34_N3                           ; 4811    ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]~1                                                                                                                                                                                                                                   ; LABCELL_X81_Y28_N54                          ; 31      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~32                                                                                                                                                                                                                                   ; LABCELL_X74_Y21_N33                          ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~38                                                                                                                                                                                                                                   ; LABCELL_X77_Y27_N12                          ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4]~0                                                                                                                                                                                                                   ; MLABCELL_X87_Y27_N24                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[7]~0                                                                                                                                                                                                                   ; LABCELL_X74_Y21_N15                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[6]~0                                                                                                                                                                                           ; LABCELL_X83_Y21_N57                          ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[6]~1                                                                                                                                                                                           ; LABCELL_X88_Y19_N57                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[5]~0                                                                                                                                                                                        ; MLABCELL_X78_Y26_N57                         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[5]~1                                                                                                                                                                                        ; MLABCELL_X78_Y26_N54                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0                                                                                                                                                                                           ; LABCELL_X88_Y23_N6                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                                                                                                                                                                                                        ; FF_X85_Y27_N38                               ; 9       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~0                                                                                                                                                                                                              ; LABCELL_X77_Y28_N24                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~1                                                                                                                                                                                                              ; LABCELL_X77_Y28_N3                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                                                                                                                     ; LABCELL_X79_Y21_N36                          ; 593     ; Async. clear, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[11]~0                                                                                                                                                                                                                           ; LABCELL_X79_Y20_N0                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7]~1                                                                                                                                                                                                                               ; LABCELL_X79_Y20_N21                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1]~2                                                                                                                                                                                                                               ; LABCELL_X77_Y17_N54                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0]~0                                                                                                                                                                                                                                ; LABCELL_X79_Y20_N54                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5]~5                                                                                                                                                                                                                                ; LABCELL_X79_Y20_N12                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][0]~9                                                                                                                                                                                                                               ; LABCELL_X79_Y20_N18                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6]~11                                                                                                                                                                                                                              ; LABCELL_X77_Y19_N0                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6]~10                                                                                                                                                                                                                              ; LABCELL_X79_Y20_N3                           ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3]~12                                                                                                                                                                                                                              ; LABCELL_X77_Y17_N39                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5]~4                                                                                                                                                                                                                                ; LABCELL_X80_Y24_N24                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5]~3                                                                                                                                                                                                                                ; LABCELL_X83_Y23_N21                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1]~2                                                                                                                                                                                                                                ; LABCELL_X79_Y20_N36                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3]~6                                                                                                                                                                                                                                ; LABCELL_X79_Y20_N39                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1]~1                                                                                                                                                                                                                                ; LABCELL_X83_Y23_N18                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5]~7                                                                                                                                                                                                                                ; LABCELL_X79_Y20_N57                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3]~0                                                                                                                                                                                                                                ; LABCELL_X80_Y24_N42                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1]~8                                                                                                                                                                                                                                ; LABCELL_X83_Y21_N3                           ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                                                                                                                                                                                                                     ; MLABCELL_X82_Y18_N39                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                                                                                                                                                                                                                ; LABCELL_X80_Y28_N18                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en~0                                                                                                                                                                                                                                ; LABCELL_X80_Y28_N3                           ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]~4                                                                                                                                                                                                                                     ; LABCELL_X81_Y28_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~2                                                                                                                                                                                                                            ; LABCELL_X79_Y27_N3                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[12]~0                                                                                                                                                                                                                          ; LABCELL_X80_Y28_N21                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[31]~0                                                                                                                                                                                                                                    ; LABCELL_X80_Y28_N0                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en~0                                                                                                                                                                                                                                ; LABCELL_X74_Y24_N0                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]~0                                                                                                                                                                                                                                    ; LABCELL_X74_Y25_N21                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5]~0                                                                                                                                                                                                                                  ; LABCELL_X80_Y27_N45                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X17_Y38_N32                               ; 2352    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y9_N42                           ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                                             ; FF_X21_Y40_N56                               ; 820     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X35_Y44_N47                               ; 281     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X31_Y42_N29                               ; 789     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                ; FF_X36_Y25_N32                               ; 164     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                 ; FF_X36_Y25_N50                               ; 3029    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_divisor_clock:divisor_clock|always0~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y35_N3                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                              ; LABCELL_X22_Y21_N45                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                               ; MLABCELL_X25_Y21_N48                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_wreq~0                                                                                                                             ; MLABCELL_X25_Y21_N54                         ; 29      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                         ; LABCELL_X31_Y29_N0                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                          ; LABCELL_X31_Y29_N27                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_wreq~0                                                                                                                        ; LABCELL_X31_Y29_N21                          ; 29      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                           ; LABCELL_X31_Y29_N30                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                            ; LABCELL_X31_Y29_N48                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_wreq~0                                                                                                                          ; LABCELL_X31_Y29_N51                          ; 29      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                              ; LABCELL_X11_Y28_N9                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                               ; LABCELL_X17_Y25_N57                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|wrreq_valid                                                                                                                                                                                                                                                            ; LABCELL_X17_Y25_N12                          ; 30      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                         ; LABCELL_X53_Y33_N36                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                          ; LABCELL_X53_Y33_N39                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_wreq~0                                                                                                                        ; MLABCELL_X52_Y33_N24                         ; 29      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|_~0                                                                                                           ; LABCELL_X53_Y35_N30                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_rreq                                                                                                                            ; LABCELL_X53_Y35_N27                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|valid_wreq~0                                                                                                                          ; LABCELL_X53_Y35_N42                          ; 29      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                         ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                              ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3       ; Async. clear                            ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                    ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                   ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                   ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                   ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                    ; CLKPHASESELECT_X89_Y77_N7                    ; 9       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                     ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                      ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                              ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                               ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                      ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                     ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                             ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                             ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                          ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                               ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                               ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                               ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                               ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                               ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                               ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                               ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                               ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                    ; HPSSDRAMPLL_X84_Y41_N111                     ; 60      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                              ; HPSSDRAMPLL_X84_Y41_N111                     ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                                                          ; LABCELL_X4_Y2_N48                            ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                                           ; LABCELL_X4_Y4_N51                            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                             ; LABCELL_X12_Y19_N9                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y2_N45                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y2_N51                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|fifo_rd~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y27_N18                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y27_N21                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                        ; FF_X21_Y27_N26                               ; 15      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y27_N57                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                   ; LABCELL_X22_Y27_N21                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                   ; LABCELL_X18_Y27_N18                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y19_N6                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                         ; FF_X21_Y27_N23                               ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|woverflow~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y27_N15                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y19_N30                          ; 13      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y34_N45                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:divisor_clock_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y35_N42                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y46_N51                          ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:enable_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y46_N57                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y37_N3                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y37_N24                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X29_Y36_N27                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y36_N12                         ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                               ; LABCELL_X18_Y35_N45                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y35_N18                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y34_N3                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_32_bit_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y36_N6                           ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X19_Y36_N18                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; LABCELL_X19_Y36_N42                          ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                               ; LABCELL_X19_Y39_N0                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_up_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y39_N15                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y48_N27                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:finalizacion_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y48_N42                          ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y30_N9                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y30_N51                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X11_Y31_N6                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|always0~1                                                                                                                                                                                                                                                        ; LABCELL_X11_Y31_N3                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y47_N42                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y47_N36                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y47_N24                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y47_N27                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; FF_X50_Y47_N20                               ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                     ; FF_X50_Y47_N23                               ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo|mem_used[2]~3                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y47_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                ; MLABCELL_X25_Y30_N27                         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X55_Y28_N39                          ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X33_Y35_N42                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:program_memory_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y38_N39                         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y43_N42                         ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y46_N6                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_32_bit_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y46_N21                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X24_Y42_N24                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_down_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y42_N39                         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y41_N57                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result0_64_bit_up_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                ; LABCELL_X24_Y45_N6                           ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y47_N6                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_32_bit_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y49_N48                         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X35_Y45_N18                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_down_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X35_Y45_N15                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X37_Y38_N24                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result1_64_bit_up_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                ; LABCELL_X29_Y45_N0                           ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X1_Y42_N6                            ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X22_Y41_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X10_Y43_N33                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X12_Y41_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X11_Y47_N6                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; MLABCELL_X21_Y44_N6                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X8_Y41_N0                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X19_Y41_N36                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X17_Y41_N0                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X40_Y41_N54                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X9_Y38_N48                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X2_Y41_N57                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X12_Y43_N54                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X11_Y47_N9                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X7_Y41_N21                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X11_Y39_N54                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X42_Y44_N48                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; MLABCELL_X47_Y42_N54                         ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X8_Y38_N30                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; MLABCELL_X15_Y42_N9                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X3_Y42_N12                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X16_Y42_N21                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X9_Y43_N27                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X12_Y42_N21                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X11_Y47_N42                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X17_Y42_N54                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X8_Y41_N18                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; MLABCELL_X21_Y42_N21                         ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X10_Y39_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X13_Y42_N21                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X40_Y44_N3                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LABCELL_X37_Y44_N36                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LABCELL_X19_Y35_N30                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X30_Y42_N12                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X19_Y35_N39                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X25_Y41_N21                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X19_Y35_N12                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LABCELL_X19_Y39_N48                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X30_Y42_N48                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X19_Y39_N6                           ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X33_Y40_N27                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X19_Y39_N24                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; MLABCELL_X28_Y36_N33                         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X28_Y42_N12                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; MLABCELL_X28_Y36_N54                         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X30_Y40_N42                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; MLABCELL_X28_Y36_N21                         ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_030|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LABCELL_X19_Y36_N57                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X28_Y42_N24                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X19_Y36_N48                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X31_Y38_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X19_Y36_N30                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LABCELL_X22_Y37_N42                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; MLABCELL_X28_Y42_N45                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X22_Y37_N9                           ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X35_Y37_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X22_Y37_N21                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LABCELL_X16_Y36_N45                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X29_Y42_N36                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_037|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X16_Y36_N30                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X35_Y37_N30                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X16_Y36_N21                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X30_Y43_N39                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_040|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; MLABCELL_X39_Y43_N12                         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                       ; LABCELL_X35_Y42_N45                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; MLABCELL_X39_Y43_N33                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                           ; MLABCELL_X8_Y38_N9                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                             ; MLABCELL_X15_Y38_N39                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; LABCELL_X42_Y36_N6                           ; 65      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:divisor_clock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X42_Y33_N39                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                             ; LABCELL_X45_Y43_N27                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                              ; LABCELL_X45_Y47_N21                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; LABCELL_X10_Y41_N39                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X7_Y37_N42                           ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                 ; LABCELL_X11_Y43_N48                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                  ; LABCELL_X9_Y43_N21                           ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                   ; LABCELL_X9_Y38_N57                           ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                    ; LABCELL_X10_Y36_N15                          ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; LABCELL_X12_Y39_N6                           ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X13_Y38_N57                          ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                 ; LABCELL_X12_Y47_N21                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                  ; LABCELL_X10_Y47_N9                           ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                   ; LABCELL_X2_Y42_N30                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                    ; LABCELL_X4_Y42_N6                            ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                       ; LABCELL_X22_Y48_N57                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                        ; LABCELL_X24_Y49_N45                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                         ; LABCELL_X45_Y40_N18                          ; 53      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parameters_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                          ; LABCELL_X50_Y46_N3                           ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                    ; LABCELL_X51_Y28_N48                          ; 67      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                     ; MLABCELL_X52_Y28_N48                         ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                     ; LABCELL_X40_Y38_N6                           ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:program_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                      ; LABCELL_X40_Y37_N24                          ; 65      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                              ; LABCELL_X43_Y44_N42                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                               ; LABCELL_X40_Y42_N15                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                     ; LABCELL_X24_Y43_N18                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                      ; MLABCELL_X28_Y46_N18                         ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                ; MLABCELL_X25_Y43_N54                         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                 ; LABCELL_X23_Y42_N42                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                  ; LABCELL_X18_Y44_N27                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result0_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                   ; LABCELL_X17_Y32_N36                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                     ; LABCELL_X31_Y45_N12                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_32_bit_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                      ; LABCELL_X36_Y48_N57                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                ; LABCELL_X31_Y48_N54                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                 ; LABCELL_X31_Y48_N57                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                  ; LABCELL_X24_Y47_N21                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result1_64_bit_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                   ; MLABCELL_X21_Y47_N15                         ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:divisor_clock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                           ; LABCELL_X42_Y35_N33                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                           ; LABCELL_X22_Y37_N3                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                      ; MLABCELL_X28_Y36_N24                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                        ; LABCELL_X19_Y35_N15                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_32_bit_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                           ; MLABCELL_X15_Y36_N0                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                      ; LABCELL_X19_Y36_N21                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                        ; LABCELL_X19_Y39_N3                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:finalizacion_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                            ; LABCELL_X23_Y49_N39                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parameters_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                              ; LABCELL_X48_Y47_N15                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                         ; LABCELL_X37_Y38_N18                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:program_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                          ; LABCELL_X37_Y37_N6                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:program_memory_s1_agent|m0_write~0                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y37_N3                           ; 165     ; Read enable                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                                   ; LABCELL_X40_Y43_N48                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                          ; LABCELL_X33_Y46_N0                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                     ; LABCELL_X24_Y44_N36                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result0_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                       ; LABCELL_X17_Y45_N21                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_32_bit_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                          ; MLABCELL_X28_Y49_N45                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_down_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                     ; LABCELL_X35_Y45_N3                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result1_64_bit_up_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                       ; LABCELL_X29_Y45_N3                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                                                  ; LABCELL_X27_Y40_N33                          ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                       ; LABCELL_X36_Y42_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y40_N24                         ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                          ; MLABCELL_X47_Y42_N0                          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                       ; LABCELL_X45_Y42_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                            ; LABCELL_X10_Y31_N36                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X10_Y31_N24                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X57_Y28_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X57_Y28_N48                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X7_Y38_N39                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y38_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X4_Y42_N45                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y42_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X9_Y43_N54                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X10_Y43_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X11_Y47_N27                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X12_Y47_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; MLABCELL_X8_Y41_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X9_Y41_N18                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X11_Y39_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X11_Y39_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X45_Y40_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X45_Y40_N24                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X42_Y44_N45                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X42_Y44_N27                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X16_Y41_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X45_Y43_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X18_Y44_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_012|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X18_Y44_N12                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; MLABCELL_X25_Y43_N6                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_013|update_grant~0                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y43_N21                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X24_Y47_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_014|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X24_Y47_N18                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X23_Y46_N6                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_015|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X23_Y46_N18                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X24_Y43_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_016|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X24_Y43_N24                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                            ; LABCELL_X31_Y45_N6                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_017|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X31_Y45_N27                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                            ; LABCELL_X22_Y48_N0                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_019|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X22_Y48_N18                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_020|altera_merlin_arbitrator:arb|top_priority_reg[2]~1                                                                                                                                                                                                                            ; LABCELL_X42_Y36_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_020|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X42_Y36_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_018:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[2]~0                                                                                                                                                                                                                            ; LABCELL_X40_Y40_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_018:cmd_mux_018|update_grant~0                                                                                                                                                                                                                                                                ; LABCELL_X40_Y39_N21                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y29_N48                          ; 20      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                      ; FF_X24_Y29_N14                               ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_alu_result~1                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y29_N45                          ; 66      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                   ; FF_X18_Y29_N2                                ; 55      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src1[27]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y28_N3                           ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_src2[12]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y27_N51                          ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y29_N51                          ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                               ; FF_X22_Y41_N56                               ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y29_N27                         ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                                             ; FF_X18_Y28_N14                               ; 24      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_src2_hi~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y27_N9                           ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                                               ; FF_X18_Y29_N17                               ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y27_N54                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y28_N24                          ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                      ; FF_X22_Y41_N14                               ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                          ; FF_X23_Y41_N2                                ; 31      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y31_N36                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y34_N45                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y31_N18                         ; 20      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y28_N54                          ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                   ; FF_X18_Y25_N17                               ; 35      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X3_Y3_N31                                 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X2_Y7_N48                            ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; MLABCELL_X8_Y9_N42                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~2 ; MLABCELL_X8_Y9_N24                           ; 16      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; MLABCELL_X8_Y9_N0                            ; 36      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X3_Y3_N38                                 ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~22                    ; LABCELL_X2_Y6_N18                            ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~10                     ; LABCELL_X2_Y6_N54                            ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~9                      ; LABCELL_X2_Y6_N21                            ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr~20                        ; LABCELL_X2_Y6_N30                            ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                ; MLABCELL_X15_Y15_N3                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                           ; MLABCELL_X15_Y15_N9                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~0                                                                                                               ; MLABCELL_X3_Y7_N18                           ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~1                                                                                                               ; LABCELL_X2_Y5_N39                            ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1                                                                                                                           ; MLABCELL_X8_Y9_N9                            ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~0                                                                                                                          ; LABCELL_X10_Y10_N12                          ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                       ; LABCELL_X16_Y17_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                         ; MLABCELL_X15_Y15_N0                          ; 2       ; Read enable, Write enable               ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X89_Y6_N1                   ; 36      ; Clock                                   ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3|w_anode1333w[3]                                                                                                                                                                                                                                              ; MLABCELL_X39_Y38_N12                         ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3|w_anode1350w[3]                                                                                                                                                                                                                                              ; MLABCELL_X39_Y38_N15                         ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3|w_anode1360w[3]                                                                                                                                                                                                                                              ; MLABCELL_X39_Y38_N45                         ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3|w_anode1370w[3]                                                                                                                                                                                                                                              ; MLABCELL_X39_Y38_N30                         ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|decode_ala:decode3|w_anode1380w[3]                                                                                                                                                                                                                                              ; MLABCELL_X39_Y38_N42                         ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_0|always0~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y21_N6                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_1|always0~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y21_N9                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_2|always0~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y39_N30                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; control:nios|procesador:nios2|slave_template:parameters|register_with_bytelanes:register_2|always1~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y39_N33                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|Equal0~3                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X75_Y10_N54                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|data_out_reg[0]~0                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y10_N24                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|en_reg                                                                                                                                                                                                                                                                                                                                                    ; FF_X75_Y11_N53                               ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|data_source:data_sim|LFSR:ruido_lfsr|Equal0~2                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y18_N42                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; data_in:data|data_source:data_sim|always3~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y18_N45                          ; 50      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|data_source:data_sim|noise_reg[31]~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X37_Y18_N30                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|LessThan0~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y26_N30                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|clk_enable                                                                                                                                                                                                                                                                                                                                      ; FF_X31_Y26_N35                               ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|reset_n~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X27_Y26_N36                          ; 44      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst|sdi_index[1]~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y26_N9                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|timer:timer_adc|actualizar_clock_count                                                                                                                                                                                                                                                                                                                                       ; FF_X36_Y26_N34                               ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|timer:timer_adc|counter[8]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y26_N42                          ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; data_in:data|embedded_adc:adc_2308|timer:timer_adc|counter[8]~1                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y26_N30                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; enable                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y18_N24                         ; 225     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y18_N21                         ; 1001    ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|Equal0~6                                                                                                                                                                                                                                                                                                                       ; LABCELL_X73_Y25_N24                          ; 28      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|acumulador[63]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X62_Y19_N48                          ; 258     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|array_datos~143                                                                                                                                                                                                                                                                                                                ; LABCELL_X68_Y20_N48                          ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|ciclos_completados[11]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X70_Y25_N18                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|comb~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y19_N54                          ; 33      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|data_out[63]~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y26_N9                          ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|i[15]~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y20_N0                           ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|limpiando_arrays~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X68_Y20_N6                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|Equal0~6                                                                                                                                                                                                                                                                                                                             ; LABCELL_X70_Y16_N30                          ; 28      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|acumulador[63]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X62_Y19_N51                          ; 258     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|array_datos~143                                                                                                                                                                                                                                                                                                                      ; LABCELL_X67_Y19_N57                          ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|ciclos_completados[11]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X70_Y16_N36                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|comb~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X62_Y19_N27                          ; 33      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|data_out[63]~0                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y26_N24                         ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|buffer~57                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y15_N36                          ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|buffer~6                                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y15_N48                          ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|buffer~7                                                                                                                                                                                                                                                                                                                            ; LABCELL_X43_Y15_N39                          ; 15      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|data_anterior[6]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y15_N57                          ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|data_out_reg[31]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y15_N12                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|data_reg[25]~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y15_N36                          ; 80      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|frames_promediados[9]~1                                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y22_N42                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|data_valid_1~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X62_Y19_N9                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|data_out[63]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X62_Y19_N0                           ; 256     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|Equal0~6                                                                                                                                                                                                                                                                                                                     ; LABCELL_X61_Y18_N54                          ; 31      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|data_out_cos[0]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X43_Y15_N42                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|data_out_cos[0]~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y13_N48                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|index[31]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X62_Y19_N33                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                        ; FF_X3_Y4_N11                                 ; 63      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5                                                                           ; LABCELL_X2_Y4_N42                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                             ; MLABCELL_X3_Y4_N51                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                ; MLABCELL_X3_Y2_N6                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                                                                ; LABCELL_X2_Y2_N51                            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                                  ; LABCELL_X4_Y2_N42                            ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                                   ; MLABCELL_X3_Y4_N57                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                     ; MLABCELL_X3_Y4_N24                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                           ; LABCELL_X2_Y3_N30                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                                                                         ; LABCELL_X2_Y2_N24                            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                           ; MLABCELL_X3_Y4_N33                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1                                                      ; MLABCELL_X3_Y4_N54                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                             ; FF_X1_Y5_N35                                 ; 16      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                            ; FF_X1_Y4_N35                                 ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; FF_X2_Y3_N8                                  ; 41      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; FF_X3_Y4_N17                                 ; 52      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                      ; LABCELL_X1_Y5_N18                            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; FF_X1_Y5_N2                                  ; 41      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                          ; MLABCELL_X3_Y4_N36                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; clk                                                                                                                 ; PIN_Y26                               ; 5769    ; Global Clock         ; GCLK11           ; --                        ;
; control:nios|Clock_divider:clk_div|clock_out                                                                        ; LABCELL_X35_Y34_N3                    ; 4811    ; Global Clock         ; GCLK3            ; --                        ;
; control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]  ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK10           ; --                        ;
; control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X89_Y6_N1            ; 36      ; Global Clock         ; GCLK5            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; control:nios|procesador:nios2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                             ; 3029    ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; 2352    ;
; reset_n                                                                                                                                                                                     ; 1001    ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                         ; 820     ;
; control:nios|procesador:nios2|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; 789     ;
; control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 593     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                                 ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X26_Y19_N0, M10K_X26_Y18_N0, M10K_X26_Y16_N0, M10K_X38_Y19_N0, M10K_X38_Y18_N0, M10K_X26_Y17_N0, M10K_X38_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X38_Y28_N0, M10K_X38_Y29_N0, M10K_X38_Y27_N0, M10K_X38_Y26_N0, M10K_X41_Y28_N0, M10K_X41_Y27_N0, M10K_X41_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X26_Y30_N0, M10K_X26_Y28_N0, M10K_X26_Y29_N0, M10K_X26_Y27_N0, M10K_X26_Y26_N0, M10K_X26_Y25_N0, M10K_X26_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X14_Y25_N0, M10K_X14_Y26_N0, M10K_X14_Y23_N0, M10K_X14_Y24_N0, M10K_X14_Y22_N0, M10K_X14_Y21_N0, M10K_X14_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X58_Y30_N0, M10K_X49_Y32_N0, M10K_X58_Y32_N0, M10K_X58_Y31_N0, M10K_X49_Y30_N0, M10K_X49_Y31_N0, M10K_X58_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_up|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X49_Y34_N0, M10K_X49_Y35_N0, M10K_X58_Y35_N0, M10K_X58_Y36_N0, M10K_X58_Y33_N0, M10K_X49_Y33_N0, M10K_X58_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                ; M10K_X14_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; control:nios|procesador:nios2|procesador_jtag_uart_0:jtag_uart_0|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                ; M10K_X14_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                                                                ; M10K_X14_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth    ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                                ; M10K_X14_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                                ; M10K_X14_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; control:nios|procesador:nios2|procesador_program_memory:program_memory|altsyncram:the_altsyncram|altsyncram_kmn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; Single Clock ; 37500        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1200000 ; 37500                       ; 32                          ; --                          ; --                          ; 1200000             ; 160         ; 0     ; procesador_program_memory.hex                                       ; M10K_X38_Y23_N0, M10K_X49_Y22_N0, M10K_X38_Y32_N0, M10K_X41_Y24_N0, M10K_X49_Y36_N0, M10K_X49_Y28_N0, M10K_X41_Y30_N0, M10K_X38_Y30_N0, M10K_X38_Y31_N0, M10K_X41_Y31_N0, M10K_X5_Y36_N0, M10K_X5_Y34_N0, M10K_X14_Y37_N0, M10K_X26_Y37_N0, M10K_X5_Y33_N0, M10K_X49_Y44_N0, M10K_X49_Y52_N0, M10K_X41_Y51_N0, M10K_X49_Y51_N0, M10K_X41_Y49_N0, M10K_X38_Y40_N0, M10K_X41_Y40_N0, M10K_X41_Y41_N0, M10K_X41_Y39_N0, M10K_X38_Y39_N0, M10K_X41_Y43_N0, M10K_X38_Y46_N0, M10K_X14_Y50_N0, M10K_X26_Y52_N0, M10K_X38_Y48_N0, M10K_X14_Y48_N0, M10K_X14_Y51_N0, M10K_X14_Y52_N0, M10K_X14_Y53_N0, M10K_X38_Y53_N0, M10K_X41_Y34_N0, M10K_X26_Y34_N0, M10K_X41_Y32_N0, M10K_X38_Y36_N0, M10K_X26_Y32_N0, M10K_X41_Y38_N0, M10K_X49_Y45_N0, M10K_X41_Y37_N0, M10K_X49_Y42_N0, M10K_X41_Y36_N0, M10K_X5_Y38_N0, M10K_X26_Y36_N0, M10K_X14_Y38_N0, M10K_X14_Y36_N0, M10K_X5_Y35_N0, M10K_X5_Y46_N0, M10K_X5_Y45_N0, M10K_X26_Y51_N0, M10K_X14_Y43_N0, M10K_X26_Y50_N0, M10K_X41_Y35_N0, M10K_X49_Y55_N0, M10K_X38_Y51_N0, M10K_X38_Y55_N0, M10K_X41_Y55_N0, M10K_X26_Y54_N0, M10K_X14_Y55_N0, M10K_X14_Y54_N0, M10K_X26_Y55_N0, M10K_X14_Y40_N0, M10K_X26_Y47_N0, M10K_X14_Y47_N0, M10K_X14_Y44_N0, M10K_X26_Y43_N0, M10K_X14_Y46_N0, M10K_X38_Y38_N0, M10K_X26_Y35_N0, M10K_X41_Y42_N0, M10K_X38_Y41_N0, M10K_X26_Y39_N0, M10K_X38_Y49_N0, M10K_X38_Y54_N0, M10K_X38_Y50_N0, M10K_X38_Y44_N0, M10K_X38_Y52_N0, M10K_X41_Y20_N0, M10K_X49_Y20_N0, M10K_X41_Y23_N0, M10K_X41_Y21_N0, M10K_X49_Y21_N0, M10K_X14_Y29_N0, M10K_X5_Y32_N0, M10K_X14_Y31_N0, M10K_X14_Y30_N0, M10K_X14_Y32_N0, M10K_X26_Y31_N0, M10K_X38_Y33_N0, M10K_X26_Y33_N0, M10K_X26_Y23_N0, M10K_X26_Y21_N0, M10K_X49_Y50_N0, M10K_X49_Y48_N0, M10K_X49_Y46_N0, M10K_X41_Y48_N0, M10K_X41_Y50_N0, M10K_X5_Y37_N0, M10K_X41_Y47_N0, M10K_X14_Y49_N0, M10K_X26_Y49_N0, M10K_X5_Y47_N0, M10K_X38_Y37_N0, M10K_X14_Y33_N0, M10K_X38_Y34_N0, M10K_X14_Y35_N0, M10K_X38_Y35_N0, M10K_X26_Y22_N0, M10K_X38_Y22_N0, M10K_X38_Y20_N0, M10K_X38_Y24_N0, M10K_X38_Y25_N0, M10K_X41_Y29_N0, M10K_X49_Y29_N0, M10K_X41_Y25_N0, M10K_X41_Y22_N0, M10K_X38_Y21_N0, M10K_X5_Y40_N0, M10K_X5_Y39_N0, M10K_X38_Y42_N0, M10K_X26_Y42_N0, M10K_X14_Y39_N0, M10K_X49_Y40_N0, M10K_X49_Y39_N0, M10K_X49_Y38_N0, M10K_X49_Y41_N0, M10K_X49_Y43_N0, M10K_X26_Y44_N0, M10K_X26_Y53_N0, M10K_X38_Y47_N0, M10K_X38_Y43_N0, M10K_X41_Y33_N0, M10K_X49_Y23_N0, M10K_X49_Y25_N0, M10K_X49_Y26_N0, M10K_X49_Y24_N0, M10K_X49_Y27_N0, M10K_X14_Y34_N0, M10K_X5_Y41_N0, M10K_X26_Y38_N0, M10K_X14_Y41_N0, M10K_X26_Y41_N0, M10K_X49_Y54_N0, M10K_X49_Y47_N0, M10K_X41_Y52_N0, M10K_X49_Y53_N0, M10K_X41_Y53_N0, M10K_X41_Y46_N0, M10K_X38_Y45_N0, M10K_X41_Y45_N0, M10K_X26_Y46_N0, M10K_X26_Y40_N0, M10K_X26_Y45_N0, M10K_X14_Y45_N0, M10K_X41_Y44_N0, M10K_X49_Y49_N0, M10K_X26_Y48_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0|altsyncram_psg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                 ; AUTO ; ROM              ; Single Clock ; 2048         ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768   ; 2048                        ; 14                          ; --                          ; --                          ; 28672               ; 3           ; 0     ; db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif ; M10K_X76_Y5_N0, M10K_X76_Y6_N0, M10K_X76_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|altsyncram:array_datos_rtl_0|altsyncram_7so1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 64           ; 4096         ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 262144  ; 4096                        ; 64                          ; 4096                        ; 64                          ; 262144              ; 32          ; 0     ; None                                                                ; M10K_X69_Y33_N0, M10K_X76_Y30_N0, M10K_X69_Y30_N0, M10K_X69_Y31_N0, M10K_X58_Y27_N0, M10K_X76_Y27_N0, M10K_X69_Y27_N0, M10K_X76_Y26_N0, M10K_X58_Y23_N0, M10K_X69_Y32_N0, M10K_X76_Y31_N0, M10K_X69_Y22_N0, M10K_X69_Y28_N0, M10K_X69_Y29_N0, M10K_X58_Y28_N0, M10K_X76_Y28_N0, M10K_X76_Y29_N0, M10K_X69_Y26_N0, M10K_X76_Y22_N0, M10K_X58_Y22_N0, M10K_X76_Y24_N0, M10K_X69_Y21_N0, M10K_X58_Y24_N0, M10K_X69_Y25_N0, M10K_X76_Y21_N0, M10K_X69_Y24_N0, M10K_X58_Y25_N0, M10K_X76_Y25_N0, M10K_X58_Y26_N0, M10K_X69_Y23_N0, M10K_X76_Y23_N0, M10K_X58_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|altsyncram:array_datos_rtl_0|altsyncram_7so1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 64           ; 4096         ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 262144  ; 4096                        ; 64                          ; 4096                        ; 64                          ; 262144              ; 32          ; 0     ; None                                                                ; M10K_X69_Y20_N0, M10K_X69_Y17_N0, M10K_X69_Y18_N0, M10K_X58_Y16_N0, M10K_X58_Y18_N0, M10K_X69_Y11_N0, M10K_X58_Y12_N0, M10K_X58_Y14_N0, M10K_X69_Y16_N0, M10K_X76_Y20_N0, M10K_X76_Y14_N0, M10K_X69_Y19_N0, M10K_X76_Y16_N0, M10K_X76_Y11_N0, M10K_X58_Y17_N0, M10K_X58_Y11_N0, M10K_X76_Y15_N0, M10K_X58_Y20_N0, M10K_X76_Y12_N0, M10K_X58_Y13_N0, M10K_X76_Y19_N0, M10K_X76_Y17_N0, M10K_X69_Y10_N0, M10K_X76_Y18_N0, M10K_X69_Y14_N0, M10K_X58_Y15_N0, M10K_X76_Y10_N0, M10K_X69_Y15_N0, M10K_X69_Y13_N0, M10K_X76_Y13_N0, M10K_X58_Y19_N0, M10K_X69_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|altsyncram:buffer_rtl_0|altsyncram_acn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X41_Y13_N0, M10K_X41_Y17_N0, M10K_X41_Y16_N0, M10K_X49_Y17_N0, M10K_X38_Y16_N0, M10K_X38_Y14_N0, M10K_X38_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|altsyncram:buffer_rtl_1|altsyncram_acn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                                                                ; M10K_X49_Y13_N0, M10K_X41_Y15_N0, M10K_X49_Y15_N0, M10K_X49_Y16_N0, M10K_X38_Y15_N0, M10K_X41_Y14_N0, M10K_X41_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 9           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 11          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 2           ;
; Fixed Point Unsigned Multiplier   ; 7           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                       ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; data_in:data|dac_driver:dac_HS|data_source_dac:data_s|Mult0~mac                                            ; Two Independent 18x18 ; DSP_X86_Y10_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; data_in:data|data_source:data_sim|Mult0~8                                                                  ; Two Independent 18x18 ; DSP_X32_Y20_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|Mult0~8                         ; Two Independent 18x18 ; DSP_X54_Y20_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|Mult0~8                   ; Two Independent 18x18 ; DSP_X54_Y22_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~12        ; Two Independent 18x18 ; DSP_X32_Y14_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~12  ; Two Independent 18x18 ; DSP_X54_Y14_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~533       ; Sum of two 18x18      ; DSP_X32_Y12_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~533 ; Sum of two 18x18      ; DSP_X54_Y12_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_fase|Mult0~874       ; Two Independent 18x18 ; DSP_X32_Y10_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|multiplicador:prod_cuadratura|Mult0~874 ; Two Independent 18x18 ; DSP_X54_Y10_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_processing:signal_processing_inst|reference_mixer:mezclador|referencias:ref|Mult0~8                 ; Two Independent 18x18 ; DSP_X54_Y18_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 34,677 / 289,320 ( 12 % ) ;
; C12 interconnects                           ; 854 / 13,420 ( 6 % )      ;
; C2 interconnects                            ; 13,152 / 119,108 ( 11 % ) ;
; C4 interconnects                            ; 8,111 / 56,300 ( 14 % )   ;
; DQS bus muxes                               ; 1 / 25 ( 4 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 1 / 25 ( 4 % )            ;
; Direct links                                ; 1,966 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 124 / 156 ( 79 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 5,981 / 84,580 ( 7 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,619 / 12,676 ( 13 % )   ;
; R14/C12 interconnect drivers                ; 2,228 / 20,720 ( 11 % )   ;
; R3 interconnects                            ; 16,868 / 130,992 ( 13 % ) ;
; R6 interconnects                            ; 25,435 / 266,960 ( 10 % ) ;
; Spine clocks                                ; 21 / 360 ( 6 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 80           ; 0            ; 80           ; 0            ; 8            ; 161       ; 80           ; 0            ; 161       ; 161       ; 23           ; 95           ; 0            ; 0            ; 0            ; 23           ; 95           ; 0            ; 0            ; 0            ; 30           ; 95           ; 118          ; 0            ; 0            ; 0            ; 0            ; 87           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 81           ; 161          ; 81           ; 161          ; 153          ; 0         ; 81           ; 161          ; 0         ; 0         ; 138          ; 66           ; 161          ; 161          ; 161          ; 138          ; 66           ; 161          ; 161          ; 161          ; 131          ; 66           ; 43           ; 161          ; 161          ; 161          ; 161          ; 74           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DAC_DA[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CLK_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CLK_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_CLK_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_WRT_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_CLK_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_WRT_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_cs_n            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_sclk            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_din             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_DA[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_OEB_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_OTR_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_OEB_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_OTR_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_MODE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OSC_SMA_ADC4        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; POWER_ON            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SMA_DAC4            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; adc_dout            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                      ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                    ; Destination Clock(s)                                                      ; Delay Added in ns ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
; nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk          ; nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 4161.7            ;
; clock_50                                                                           ; clock_50                                                                  ; 681.1             ;
; clock_50,nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 576.8             ;
; altera_reserved_tck                                                                ; altera_reserved_tck                                                       ; 206.5             ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                                                      ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                              ; 1.866             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.632             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                               ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.628             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.628             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.608             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 1.605             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.591             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.591             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.587             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                 ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 1.587             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.567             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.517             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                              ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.506             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.502             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 1.497             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 1.484             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                 ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                                    ; 1.478             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                        ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                         ; 1.445             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; 1.431             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 1.416             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                        ; 1.412             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_32_bit_out_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                           ; 1.409             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                                            ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[1][120]                                                                                                                                                                                                                                       ; 1.388             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|saved_grant[2]                                                                                                                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.388             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                       ; 1.387             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                            ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[1][120]                                                                                                                                                                                                                                       ; 1.385             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.374             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.374             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.371             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[2]                                                                                                                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 1.369             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.366             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                     ; 1.361             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; 1.360             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                     ; 1.353             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.350             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.349             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.343             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.340             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 1.335             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.331             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.325             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[2]                                                                                                                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.325             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 1.322             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.320             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.317             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                            ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[1][120]                                                                                                                                                                                                                                       ; 1.316             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_005|saved_grant[2]                                                                                                                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.316             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                            ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; 1.312             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[2]                                                                                                                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                          ; 1.309             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 1.308             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                      ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; 1.304             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                        ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                              ; 1.300             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                       ; 1.294             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|array_datos_rtl_0_bypass[39]                                                                                                                                                                                                                                                  ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|data_out_2_etapa[14]                                                                                                                                                                                                                                                                                           ; 1.294             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                                            ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo1_64_bit_down|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                                                           ; 1.290             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                       ; 1.290             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                  ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; 1.289             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo1_64_bit_down_out_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                      ; 1.289             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                          ; 1.286             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                       ; 1.282             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                             ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                              ; 1.279             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                       ; 1.271             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem[1][120]                                                                                                                                                                                                                                         ; 1.261             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.249             ;
; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|data_reg[13]                                                                                                                                                                                                                                                                 ; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|altsyncram:buffer_rtl_1|altsyncram_acn1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                        ; 1.248             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|array_datos_rtl_0_bypass[32]                                                                                                                                                                                                                                            ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|data_out_2_etapa[7]                                                                                                                                                                                                                                                                                      ; 1.248             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                           ; 1.240             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; 1.235             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                        ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_down_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                         ; 1.234             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                           ; 1.230             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; 1.230             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; control:nios|procesador:nios2|procesador_nios2_gen2_0:nios2_gen2_0|procesador_nios2_gen2_0_cpu:cpu|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; 1.228             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.217             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; 1.214             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[7]                                                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a16~porta_address_reg0                                                           ; 1.212             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[6]                                                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a16~porta_address_reg0                                                           ; 1.212             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[10]                                               ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a16~porta_address_reg0                                                           ; 1.210             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo1_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                           ; 1.210             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 1.208             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[1]                                                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a16~porta_address_reg0                                                           ; 1.207             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[0]                                                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a16~porta_address_reg0                                                           ; 1.207             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_up_out_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo0_64_bit_up_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                           ; 1.201             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                     ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                              ; 1.193             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                        ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finalizacion_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                              ; 1.192             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|limpiando_arrays                                                                                                                                                                                                                                                        ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|altsyncram:array_datos_rtl_0|altsyncram_7so1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                    ; 1.188             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]                                                                                                    ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_up_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                                            ; 1.187             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[120]                                                                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_008|packet_in_progress                                                                                                                                                                                                                                      ; 1.185             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|index_promediacion[2]                                                                                                                                                                                                                                                         ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|altsyncram:array_datos_rtl_0|altsyncram_7so1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                    ; 1.181             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|array_datos~15                                                                                                                                                                                                                                                                ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|data_out_2_etapa[14]                                                                                                                                                                                                                                                                                           ; 1.179             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_64_bit_down_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                            ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo0_64_bit_down_out_agent_rsp_fifo|mem[1][120]                                                                                                                                                                                                                                       ; 1.176             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]                                                                                                                         ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                    ; 1.173             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                           ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo1_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                               ; 1.172             ;
; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|data_reg[23]                                                                                                                                                                                                                                                                 ; signal_processing:signal_processing_inst|prom_coherente_pipelined:comb_1061|altsyncram:buffer_rtl_1|altsyncram_acn1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                                                                                                                        ; 1.171             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[120]                                                                                                                                                          ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress                                                                                                                                                                                                                                      ; 1.168             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|array_datos~8                                                                                                                                                                                                                                                           ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|data_out_2_etapa[7]                                                                                                                                                                                                                                                                                      ; 1.168             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[5]                                                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a16~porta_address_reg0                                                           ; 1.165             ;
; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|cntr_vhb:wr_ptr|counter_reg_bit[4]                                                ; control:nios|procesador:nios2|procesador_fifo0_32_bit:fifo0_32_bit|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_p6a1:auto_generated|a_dpfifo_0da1:dpfifo|altsyncram_s3t1:FIFOram|ram_block1a16~porta_address_reg0                                                           ; 1.165             ;
; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                       ; control:nios|procesador:nios2|procesador_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo0_32_bit_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                             ; 1.164             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|i[1]                                                                                                                                                                                                                                                                    ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|i[15]                                                                                                                                                                                                                                                                                                    ; 1.164             ;
; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|ciclos_completados[1]                                                                                                                                                                                                                                                   ; signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|ciclos_completados[15]                                                                                                                                                                                                                                                                                   ; 1.163             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "signal_processing_template"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 77 pins of 157 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 32
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G10
    Info (11162): control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 35 fanout uses global clock CLKCTRL_G5
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): clk~inputCLKENA0 with 5690 fanout uses global clock CLKCTRL_G11
    Info (11162): control:nios|Clock_divider:clk_div|clock_out~CLKENA0 with 5275 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'timing.sdc'
Warning (332174): Ignored filter at timing.sdc(4): clk_custom could not be matched with a register File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/timing.sdc Line: 4
Warning (332049): Ignored create_clock at timing.sdc(4): Argument <targets> is an empty collection File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/timing.sdc Line: 4
    Info (332050): create_clock -name CLK_CUSTOM -period 15.000ns [get_registers {clk_custom}] File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/timing.sdc Line: 4
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name {nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332145): Command "update_timing_netlist" found in SDC file is not a proper SDC command and is being ignored
Warning (332174): Ignored filter at timing.sdc(17): signal_processing:signal_processing_inst|parameter_0_reg[*] could not be matched with a register File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/timing.sdc Line: 17
Warning (332049): Ignored set_false_path at timing.sdc(17): Argument <from> is an empty collection File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/timing.sdc Line: 17
    Info (332050): set_false_path -from [get_registers {signal_processing:signal_processing_inst|parameter_0_reg[*]} ] -to [get_registers {signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_fase|MxN[*]}] File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/timing.sdc Line: 17
Warning (332049): Ignored set_false_path at timing.sdc(20): Argument <from> is an empty collection File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/timing.sdc Line: 20
    Info (332050): set_false_path -from [get_registers {signal_processing:signal_processing_inst|parameter_0_reg[*]} ] -to [get_registers {signal_processing:signal_processing_inst|filtro_promedio_movil:filtro_cuadratura|MxN[*]}] File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/timing.sdc Line: 20
Info (332104): Reading SDC File: 'procesador/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'procesador/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:nios|*:nios2|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:nios|*:nios2|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/procesador/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: nios|nios2|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: nios|nios2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios|nios2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios|nios2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from nios|nios2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios|nios2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000     clock_50
    Info (332111):    3.333 control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    3.333 control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    3.333 HPS_DDR3_CK_N
    Info (332111):    3.333 HPS_DDR3_CK_P
    Info (332111):    3.333 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    3.333 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    3.333 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    3.333 nios|nios2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):   15.384 nios|nios2|pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    3.076 nios|nios2|pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 358 registers into blocks of type DSP block
    Extra Info (176220): Created 230 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "watch" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:33
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:14
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:45
Info (170193): Fitter routing operations beginning
Info (170089): 5e+03 ns of routing delay (approximately 2.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:12
Info (11888): Total time spent on timing analysis during the Fitter is 58.49 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:00
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 30 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_DDR3_DQS_P[3] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 28
    Info (169065): Pin HPS_DDR3_DQS_P[2] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 28
    Info (169065): Pin HPS_DDR3_DQ[8] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[9] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[10] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[11] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[12] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[13] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[14] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[15] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[16] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[17] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[18] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[19] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[20] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[21] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[22] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[23] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[24] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[25] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[26] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[27] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[28] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[29] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[30] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQ[31] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169065): Pin HPS_DDR3_DQS_N[1] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 27
    Info (169065): Pin HPS_DDR3_DQS_N[2] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 27
    Info (169065): Pin HPS_DDR3_DQS_N[3] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 27
    Info (169065): Pin HPS_DDR3_DQS_P[1] has a permanently disabled output enable File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 28
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 27
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/signal_processing_template.v Line: 28
Info (144001): Generated suppressed messages file C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/output_files/signal_processing_template.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 7250 megabytes
    Info: Processing ended: Thu Oct 13 19:09:41 2022
    Info: Elapsed time: 00:06:51
    Info: Total CPU time (on all processors): 00:12:00


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/MatiOliva/Documents/00-ProyectosQuartus/signal_processing_template/output_files/signal_processing_template.fit.smsg.


