$date
	Sun Oct 23 00:10:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1047848
b10000 !
1"
#1047850
b10000 &
b10000 %
1$
#1047851
0"
#1047854
b1000 &
b1000 %
#1047858
b100 &
b100 %
#1047862
b10 &
b10 %
#1047866
b1 &
b1 %
1#
#1047870
b0 &
0#
b0 %
0$
#2007555
b1101 !
1"
#2007558
b1101 &
b1101 %
1$
#2007559
0"
#2007562
b101000 &
b101000 %
#2007566
b10100 &
b10100 %
#2007570
b1010 &
b1010 %
#2007574
b101 &
b101 %
#2007578
b10000 &
b10000 %
#2007582
b1000 &
b1000 %
#2007586
b100 &
b100 %
#2007590
b10 &
b10 %
#2007594
b1 &
b1 %
1#
#2007598
b0 &
0#
b0 %
0$
#3062986
b10111 &
b10111 %
1$
b10111 !
1"
#3062987
0"
#3062990
b1000110 &
b1000110 %
#3062994
b100011 &
b100011 %
#3062998
b1101010 &
b1101010 %
#3063002
b110101 &
b110101 %
#3063006
b10100000 &
b10100000 %
#3063010
b1010000 &
b1010000 %
#3063014
b101000 &
b101000 %
#3063018
b10100 &
b10100 %
#3063022
b1010 &
b1010 %
#3063026
b101 &
b101 %
#3063030
b10000 &
b10000 %
#3063034
b1000 &
b1000 %
#3063038
b100 &
b100 %
#3063042
b10 &
b10 %
#3063046
b1 &
1#
b1 %
#3063050
b0 &
b0 %
0#
0$
#4500012
