#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Sep 19 14:48:58 2016
# Process ID: 7028
# Current directory: C:/Temp/inf3995-02/tp/tp3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7128 C:\Temp\inf3995-02\tp\tp3\tp3.xpr
# Log file: C:/Temp/inf3995-02/tp/tp3/vivado.log
# Journal file: C:/Temp/inf3995-02/tp/tp3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Temp/inf3995-02/tp/tp3/tp3.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Temp/inf3995-02/tp/tp3/tp3.ip_user_files'.
WARNING: [filemgmt 56-3] IPStaticSourceDir: Could not find the directory 'C:/Temp/inf3995-02/tp/tp3/tp3.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Logiciels/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.html'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_timer_0_0' generated file not found 'c:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_timer_0_0' generated file not found 'c:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_processing_system7_0_50M_0' generated file not found 'c:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_processing_system7_0_50M_0' generated file not found 'c:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.veo'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 857.531 ; gain = 177.914
open_bd_design {C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 960.676 ; gain = 90.887
set_property synth_checkpoint_mode Singular [get_files  C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_timer_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1000.488 ; gain = 39.813
export_ip_user_files -of_objects [get_files C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd]
launch_run -jobs 4 design_1_synth_1
[Mon Sep 19 14:50:30 2016] Launched design_1_synth_1...
Run output will be captured here: C:/Temp/inf3995-02/tp/tp3/tp3.runs/design_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Temp/inf3995-02/tp/tp3/tp3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Temp/inf3995-02/tp/tp3/tp3.ip_user_files/sim_scripts -force -quiet
ERROR: [Vivado 12-4392] The hardware handoff file(.sysdef) does not exist. It may not have generated because 
 1. Bitstream might nothave generated. Generate bitstream and export otherwise do not include bitstream in export. 
 2. There are no IPI design hardware handoff files. Check the log messages for more details 
exit
