 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:25:50 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay_out1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay_out1_reg[1]/CLK (DFFX1_RVT)        0.00       0.00 r
  Delay_out1_reg[1]/Q (DFFX1_RVT)          0.28       0.28 r
  U498/Y (XOR2X1_LVT)                      0.15       0.43 f
  U893/Y (OR2X1_RVT)                       0.11       0.54 f
  U1043/Y (AO21X1_LVT)                     0.09       0.63 f
  U1484/Y (NAND2X0_LVT)                    0.05       0.69 r
  U1487/Y (AND2X1_LVT)                     0.06       0.75 r
  U1042/Y (OR2X1_LVT)                      0.06       0.81 r
  U753/Y (INVX0_LVT)                       0.02       0.84 f
  U1040/Y (NAND3X0_LVT)                    0.04       0.88 r
  U1036/Y (NAND4X0_LVT)                    0.06       0.94 f
  U566/Y (INVX1_LVT)                       0.06       1.00 r
  U1071/Y (INVX2_LVT)                      0.06       1.06 f
  U729/Y (AOI21X1_RVT)                     0.21       1.26 r
  U724/Y (XOR2X1_LVT)                      0.13       1.39 f
  U1265/Y (NAND2X0_LVT)                    0.06       1.45 r
  U1264/Y (NAND4X0_LVT)                    0.06       1.51 f
  Delay3_out1_reg[19]/D (DFFX1_RVT)        0.00       1.51 f
  data arrival time                                   1.51

  clock clk (rise edge)                    1.65       1.65
  clock network delay (ideal)              0.00       1.65
  Delay3_out1_reg[19]/CLK (DFFX1_RVT)      0.00       1.65 r
  library setup time                      -0.14       1.51
  data required time                                  1.51
  -----------------------------------------------------------
  data required time                                  1.51
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
