============================================================
   Tang Dynasty, V4.3.949
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.3.949/bin/td.exe
   Built at =   16:22:07 Jun 19 2019
   Run by =     dell
   Run Date =   Fri Aug  9 16:41:44 2019

   Run on =     ANLOGIC-SUYANG
============================================================
RUN-1002 : start command "open_project sdram_test.al"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device eagle_s20.db -package BG256" in  2.778304s wall, 2.781250s user + 0.046875s system = 2.828125s CPU (101.8%)

RUN-1004 : used memory is 189 MB, reserved memory is 148 MB, peak memory is 189 MB
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in ../sdram_control.v(70)
HDL-1007 : elaborate module sdram_control in ../sdram_control.v(1)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'DATAOUT' in ../sdram_control.v(61)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1016 : Merged 53 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1109/93 useful/useless nets, 1033/92 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 886/155 useful/useless nets, 810/142 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 195 better
SYN-1014 : Optimize round 3
SYN-1032 : 870/2 useful/useless nets, 794/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 861/7 useful/useless nets, 785/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 40  -waveform 0 20"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_nets clk_150m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 59 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 839/0 useful/useless nets, 786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1029/0 useful/useless nets, 976/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1005/0 useful/useless nets, 952/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1631/4 useful/useless nets, 1578/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5663, tnet num: 1627, tinst num: 1568, tnode num: 7955, tedge num: 9904.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1627 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 278 (4.03), #lev = 4 (2.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 270 (3.98), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1171 instances into 270 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 713/0 useful/useless nets, 665/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 712/0 useful/useless nets, 664/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 269 LUT to BLE ...
SYN-4008 : Packed 269 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 103 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 313/426 primitive instances ...
SYN-4016 : Net clk_150m driven by BUFG (189 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.467449s wall, 7.500000s user + 0.437500s system = 7.937500s CPU (106.3%)

RUN-1004 : used memory is 228 MB, reserved memory is 183 MB, peak memory is 240 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 490 nets
RUN-1001 : 233 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 284 instances, 222 slices, 10 macros(47 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027598s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 157287
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 111645, overlap = 0
PHY-3002 : Step(2): len = 88952.3, overlap = 0
PHY-3002 : Step(3): len = 77800, overlap = 0
PHY-3002 : Step(4): len = 70203.5, overlap = 0
PHY-3002 : Step(5): len = 63670.8, overlap = 0
PHY-3002 : Step(6): len = 58328.6, overlap = 0
PHY-3002 : Step(7): len = 53309.5, overlap = 0
PHY-3002 : Step(8): len = 48037.2, overlap = 0
PHY-3002 : Step(9): len = 44120.8, overlap = 1.75
PHY-3002 : Step(10): len = 40489, overlap = 2.5
PHY-3002 : Step(11): len = 37340.5, overlap = 5.75
PHY-3002 : Step(12): len = 34377.3, overlap = 4.25
PHY-3002 : Step(13): len = 33178.8, overlap = 4.25
PHY-3002 : Step(14): len = 31462.1, overlap = 6.5
PHY-3002 : Step(15): len = 30570.9, overlap = 5.75
PHY-3002 : Step(16): len = 29708.3, overlap = 5.25
PHY-3002 : Step(17): len = 28742.7, overlap = 3.5
PHY-3002 : Step(18): len = 28012.8, overlap = 3
PHY-3002 : Step(19): len = 27842.6, overlap = 2.75
PHY-3002 : Step(20): len = 27378.7, overlap = 3.5
PHY-3002 : Step(21): len = 26743.4, overlap = 4.25
PHY-3002 : Step(22): len = 26333.6, overlap = 4.75
PHY-3002 : Step(23): len = 25966.2, overlap = 3.75
PHY-3002 : Step(24): len = 25966.2, overlap = 3.75
PHY-3002 : Step(25): len = 25774.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003490s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.21591e-06
PHY-3002 : Step(26): len = 25641.1, overlap = 13.25
PHY-3002 : Step(27): len = 25640.6, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04318e-05
PHY-3002 : Step(28): len = 25589.3, overlap = 12.5
PHY-3002 : Step(29): len = 25589.3, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.08636e-05
PHY-3002 : Step(30): len = 25659.9, overlap = 12.5
PHY-3002 : Step(31): len = 25659.9, overlap = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73485e-06
PHY-3002 : Step(32): len = 25679, overlap = 24.75
PHY-3002 : Step(33): len = 25679, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.4697e-06
PHY-3002 : Step(34): len = 25918.5, overlap = 22.25
PHY-3002 : Step(35): len = 26058.2, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89394e-05
PHY-3002 : Step(36): len = 26326.7, overlap = 20.5
PHY-3002 : Step(37): len = 27324.2, overlap = 19
PHY-3002 : Step(38): len = 27788.6, overlap = 19
PHY-3002 : Step(39): len = 27945.7, overlap = 16.75
PHY-3002 : Step(40): len = 28086, overlap = 16.75
PHY-3002 : Step(41): len = 27927.9, overlap = 18.5
PHY-3002 : Step(42): len = 27905.9, overlap = 17
PHY-3002 : Step(43): len = 27922.7, overlap = 16.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.78788e-05
PHY-3002 : Step(44): len = 28093.1, overlap = 16.75
PHY-3002 : Step(45): len = 28380.8, overlap = 16.75
PHY-3002 : Step(46): len = 28689.6, overlap = 16.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.57576e-05
PHY-3002 : Step(47): len = 29095.6, overlap = 14.25
PHY-3002 : Step(48): len = 29361.8, overlap = 13.25
PHY-3002 : Step(49): len = 29396.2, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022482s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (69.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00043656
PHY-3002 : Step(50): len = 32648.7, overlap = 6.25
PHY-3002 : Step(51): len = 32046.4, overlap = 7.5
PHY-3002 : Step(52): len = 31418.4, overlap = 7.75
PHY-3002 : Step(53): len = 30958, overlap = 7.75
PHY-3002 : Step(54): len = 30755.7, overlap = 8.75
PHY-3002 : Step(55): len = 30625.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00087312
PHY-3002 : Step(56): len = 30733, overlap = 9.75
PHY-3002 : Step(57): len = 30777.7, overlap = 9.5
PHY-3002 : Step(58): len = 30782.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174624
PHY-3002 : Step(59): len = 30834.5, overlap = 9.75
PHY-3002 : Step(60): len = 30874, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005462s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32403.2, Over = 0
PHY-3001 : Final: Len = 32403.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.275379s wall, 1.796875s user + 0.656250s system = 2.453125s CPU (192.3%)

RUN-1004 : used memory is 239 MB, reserved memory is 193 MB, peak memory is 251 MB
RUN-1002 : start command "set_param route opt_timing high"
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 265 to 217
PHY-1001 : Pin misalignment score is improved from 217 to 212
PHY-1001 : Pin misalignment score is improved from 212 to 208
PHY-1001 : Pin misalignment score is improved from 208 to 208
PHY-1001 : Pin local connectivity score is improved from 36 to 2
PHY-1001 : Pin misalignment score is improved from 225 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 212
PHY-1001 : Pin local connectivity score is improved from 14 to 2
PHY-1001 : End pin swap;  0.117923s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (119.3%)

PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 490 nets
RUN-1001 : 233 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39192, over cnt = 54(0%), over = 63, worst = 3
PHY-1002 : len = 39456, over cnt = 10(0%), over = 12, worst = 3
PHY-1002 : len = 39480, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 39632, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 18 out of 490 nets being processed.
PHY-1001 : End global routing;  0.195565s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (127.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.029191s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (160.6%)

PHY-1002 : len = 14296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.719848s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (99.8%)

PHY-1002 : len = 31968, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.163501s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.6%)

PHY-1002 : len = 31840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 91% nets.
PHY-1001 :  2.316750s wall, 2.843750s user + 0.078125s system = 2.921875s CPU (126.1%)

PHY-1002 : len = 92472, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.044584s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (140.2%)

PHY-1002 : len = 92512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 92512
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.710441s wall, 7.031250s user + 0.328125s system = 7.359375s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.096551s wall, 7.453125s user + 0.390625s system = 7.843750s CPU (110.5%)

RUN-1004 : used memory is 251 MB, reserved memory is 209 MB, peak memory is 683 MB
RUN-1002 : start command "report_area -io_info -file sdram_test_phy.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1002 : start command "export_db sdram_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 3.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in sdram_test_phy.timing, timing summay in sdram_test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing" in  1.140240s wall, 1.031250s user + 0.125000s system = 1.156250s CPU (101.4%)

RUN-1004 : used memory is 274 MB, reserved memory is 236 MB, peak memory is 687 MB
RUN-1002 : start command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 286
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 490, pip num: 5880
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 860 valid insts, and 16579 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file sdram_test.bit.
RUN-1003 : finish command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc" in  2.047954s wall, 6.390625s user + 0.031250s system = 6.421875s CPU (313.6%)

RUN-1004 : used memory is 290 MB, reserved memory is 256 MB, peak memory is 687 MB
RUN-1002 : start command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit" in  1.472586s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (100.8%)

RUN-1004 : used memory is 411 MB, reserved memory is 370 MB, peak memory is 687 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.979940s wall, 0.765625s user + 0.406250s system = 1.171875s CPU (16.8%)

RUN-1004 : used memory is 438 MB, reserved memory is 399 MB, peak memory is 687 MB
RUN-1003 : finish command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  9.002601s wall, 2.328125s user + 0.515625s system = 2.843750s CPU (31.6%)

RUN-1004 : used memory is 297 MB, reserved memory is 252 MB, peak memory is 687 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in ../sdram_control.v(76)
HDL-1007 : elaborate module sdram_control in ../sdram_control.v(1)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'DATAOUT' in ../sdram_control.v(67)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1016 : Merged 53 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1109/93 useful/useless nets, 1033/92 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 886/155 useful/useless nets, 810/142 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 195 better
SYN-1014 : Optimize round 3
SYN-1032 : 870/2 useful/useless nets, 794/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 861/7 useful/useless nets, 785/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 40  -waveform 0 20"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_nets clk_150m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error           LOCATION = M3;  "
USR-8052 ERROR: Cannot find pin test_error in the model sdram_control.
USR-8064 ERROR: Read sdram_test.adc error-out.
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in ../sdram_control.v(76)
HDL-1007 : elaborate module sdram_control in ../sdram_control.v(1)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'DATAOUT' in ../sdram_control.v(67)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1016 : Merged 53 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1109/93 useful/useless nets, 1033/92 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 886/155 useful/useless nets, 810/142 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 195 better
SYN-1014 : Optimize round 3
SYN-1032 : 870/2 useful/useless nets, 794/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 861/7 useful/useless nets, 785/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 40  -waveform 0 20"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_nets clk_150m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 59 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 839/0 useful/useless nets, 786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1029/0 useful/useless nets, 976/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1005/0 useful/useless nets, 952/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1631/4 useful/useless nets, 1578/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5663, tnet num: 1627, tinst num: 1568, tnode num: 7955, tedge num: 9904.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1627 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 278 (4.03), #lev = 4 (2.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 270 (3.98), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1171 instances into 270 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 713/0 useful/useless nets, 665/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 712/0 useful/useless nets, 664/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 269 LUT to BLE ...
SYN-4008 : Packed 269 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 103 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 313/426 primitive instances ...
SYN-4016 : Net clk_150m driven by BUFG (189 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.573860s wall, 7.468750s user + 0.343750s system = 7.812500s CPU (103.2%)

RUN-1004 : used memory is 287 MB, reserved memory is 243 MB, peak memory is 687 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 490 nets
RUN-1001 : 233 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 284 instances, 222 slices, 10 macros(47 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029836s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 157287
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(61): len = 111645, overlap = 0
PHY-3002 : Step(62): len = 88952.3, overlap = 0
PHY-3002 : Step(63): len = 77800, overlap = 0
PHY-3002 : Step(64): len = 70203.5, overlap = 0
PHY-3002 : Step(65): len = 63670.8, overlap = 0
PHY-3002 : Step(66): len = 58328.6, overlap = 0
PHY-3002 : Step(67): len = 53309.5, overlap = 0
PHY-3002 : Step(68): len = 48037.2, overlap = 0
PHY-3002 : Step(69): len = 44120.8, overlap = 1.75
PHY-3002 : Step(70): len = 40489, overlap = 2.5
PHY-3002 : Step(71): len = 37340.5, overlap = 5.75
PHY-3002 : Step(72): len = 34377.3, overlap = 4.25
PHY-3002 : Step(73): len = 33178.8, overlap = 4.25
PHY-3002 : Step(74): len = 31462.1, overlap = 6.5
PHY-3002 : Step(75): len = 30570.9, overlap = 5.75
PHY-3002 : Step(76): len = 29708.3, overlap = 5.25
PHY-3002 : Step(77): len = 28742.7, overlap = 3.5
PHY-3002 : Step(78): len = 28012.8, overlap = 3
PHY-3002 : Step(79): len = 27842.6, overlap = 2.75
PHY-3002 : Step(80): len = 27378.7, overlap = 3.5
PHY-3002 : Step(81): len = 26743.4, overlap = 4.25
PHY-3002 : Step(82): len = 26333.6, overlap = 4.75
PHY-3002 : Step(83): len = 25966.2, overlap = 3.75
PHY-3002 : Step(84): len = 25966.2, overlap = 3.75
PHY-3002 : Step(85): len = 25774.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003815s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.21591e-06
PHY-3002 : Step(86): len = 25641.1, overlap = 13.25
PHY-3002 : Step(87): len = 25640.6, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04318e-05
PHY-3002 : Step(88): len = 25589.3, overlap = 12.5
PHY-3002 : Step(89): len = 25589.3, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.08636e-05
PHY-3002 : Step(90): len = 25659.9, overlap = 12.5
PHY-3002 : Step(91): len = 25659.9, overlap = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73485e-06
PHY-3002 : Step(92): len = 25679, overlap = 24.75
PHY-3002 : Step(93): len = 25679, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.4697e-06
PHY-3002 : Step(94): len = 25918.5, overlap = 22.25
PHY-3002 : Step(95): len = 26058.2, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89394e-05
PHY-3002 : Step(96): len = 26326.7, overlap = 20.5
PHY-3002 : Step(97): len = 27324.2, overlap = 19
PHY-3002 : Step(98): len = 27788.6, overlap = 19
PHY-3002 : Step(99): len = 27945.7, overlap = 16.75
PHY-3002 : Step(100): len = 28086, overlap = 16.75
PHY-3002 : Step(101): len = 27927.9, overlap = 18.5
PHY-3002 : Step(102): len = 27905.9, overlap = 17
PHY-3002 : Step(103): len = 27922.7, overlap = 16.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.78788e-05
PHY-3002 : Step(104): len = 28093.1, overlap = 16.75
PHY-3002 : Step(105): len = 28380.8, overlap = 16.75
PHY-3002 : Step(106): len = 28689.6, overlap = 16.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.57576e-05
PHY-3002 : Step(107): len = 29095.6, overlap = 14.25
PHY-3002 : Step(108): len = 29361.8, overlap = 13.25
PHY-3002 : Step(109): len = 29396.2, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024888s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (125.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00043656
PHY-3002 : Step(110): len = 32648.7, overlap = 6.25
PHY-3002 : Step(111): len = 32046.4, overlap = 7.5
PHY-3002 : Step(112): len = 31418.4, overlap = 7.75
PHY-3002 : Step(113): len = 30958, overlap = 7.75
PHY-3002 : Step(114): len = 30755.7, overlap = 8.75
PHY-3002 : Step(115): len = 30625.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00087312
PHY-3002 : Step(116): len = 30733, overlap = 9.75
PHY-3002 : Step(117): len = 30777.7, overlap = 9.5
PHY-3002 : Step(118): len = 30782.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174624
PHY-3002 : Step(119): len = 30834.5, overlap = 9.75
PHY-3002 : Step(120): len = 30874, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005795s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32403.2, Over = 0
PHY-3001 : Final: Len = 32403.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.307995s wall, 2.109375s user + 0.734375s system = 2.843750s CPU (217.4%)

RUN-1004 : used memory is 292 MB, reserved memory is 244 MB, peak memory is 687 MB
RUN-1002 : start command "set_param route opt_timing high"
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 265 to 217
PHY-1001 : Pin misalignment score is improved from 217 to 212
PHY-1001 : Pin misalignment score is improved from 212 to 208
PHY-1001 : Pin misalignment score is improved from 208 to 208
PHY-1001 : Pin local connectivity score is improved from 36 to 2
PHY-1001 : Pin misalignment score is improved from 225 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 212
PHY-1001 : Pin local connectivity score is improved from 14 to 2
PHY-1001 : End pin swap;  0.117837s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (132.6%)

PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 490 nets
RUN-1001 : 233 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39192, over cnt = 54(0%), over = 63, worst = 3
PHY-1002 : len = 39456, over cnt = 10(0%), over = 12, worst = 3
PHY-1002 : len = 39480, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 39632, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 18 out of 490 nets being processed.
PHY-1001 : End global routing;  0.196945s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (126.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.028522s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.6%)

PHY-1002 : len = 14296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.718057s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (100.1%)

PHY-1002 : len = 31968, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.091572s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (85.3%)

PHY-1002 : len = 31840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 91% nets.
PHY-1001 :  2.354052s wall, 2.750000s user + 0.078125s system = 2.828125s CPU (120.1%)

PHY-1002 : len = 92472, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.044545s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (140.3%)

PHY-1002 : len = 92512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 92512
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.766707s wall, 5.937500s user + 0.328125s system = 6.265625s CPU (108.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.154083s wall, 6.375000s user + 0.359375s system = 6.734375s CPU (109.4%)

RUN-1004 : used memory is 304 MB, reserved memory is 261 MB, peak memory is 729 MB
RUN-1002 : start command "report_area -io_info -file sdram_test_phy.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1002 : start command "export_db sdram_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 3.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in sdram_test_phy.timing, timing summay in sdram_test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing" in  1.224483s wall, 1.109375s user + 0.093750s system = 1.203125s CPU (98.3%)

RUN-1004 : used memory is 333 MB, reserved memory is 293 MB, peak memory is 738 MB
RUN-1002 : start command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 286
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 490, pip num: 5880
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 860 valid insts, and 16579 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file sdram_test.bit.
RUN-1003 : finish command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc" in  2.057203s wall, 6.609375s user + 0.015625s system = 6.625000s CPU (322.0%)

RUN-1004 : used memory is 345 MB, reserved memory is 307 MB, peak memory is 738 MB
RUN-1002 : start command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit" in  1.563042s wall, 1.484375s user + 0.109375s system = 1.593750s CPU (102.0%)

RUN-1004 : used memory is 443 MB, reserved memory is 403 MB, peak memory is 738 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.677965s wall, 0.359375s user + 0.078125s system = 0.437500s CPU (6.6%)

RUN-1004 : used memory is 472 MB, reserved memory is 433 MB, peak memory is 738 MB
RUN-1003 : finish command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  8.792863s wall, 1.953125s user + 0.234375s system = 2.187500s CPU (24.9%)

RUN-1004 : used memory is 332 MB, reserved memory is 287 MB, peak memory is 738 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in ../sdram_control.v(76)
HDL-1007 : elaborate module sdram_control in ../sdram_control.v(1)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'DATAOUT' in ../sdram_control.v(67)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1016 : Merged 53 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1110/93 useful/useless nets, 1034/92 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 887/155 useful/useless nets, 811/142 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 195 better
SYN-1014 : Optimize round 3
SYN-1032 : 871/2 useful/useless nets, 795/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 862/7 useful/useless nets, 786/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 862/0 useful/useless nets, 786/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          524
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 22
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 40  -waveform 0 20"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_nets clk_150m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 59 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 840/0 useful/useless nets, 787/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1030/0 useful/useless nets, 977/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1006/0 useful/useless nets, 953/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1632/4 useful/useless nets, 1579/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5665, tnet num: 1628, tinst num: 1569, tnode num: 7957, tedge num: 9906.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1628 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 279 (4.03), #lev = 4 (2.12)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 271 (3.97), #lev = 4 (2.12)
SYN-2581 : Mapping with K=5, #lut = 269 (3.92), #lev = 4 (2.12)
SYN-2581 : Mapping with K=5, #lut = 268 (3.92), #lev = 4 (2.12)
SYN-2581 : Mapping with K=5, #lut = 268 (3.92), #lev = 4 (2.12)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1172 instances into 271 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 714/0 useful/useless nets, 666/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 713/0 useful/useless nets, 665/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 270 LUT to BLE ...
SYN-4008 : Packed 270 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 104 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 314/427 primitive instances ...
SYN-4016 : Net clk_150m driven by BUFG (190 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  401   out of  19600    2.05%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            38   out of    439    8.66%
  #lut&reg            175   out of    439   39.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.624271s wall, 7.406250s user + 0.406250s system = 7.812500s CPU (102.5%)

RUN-1004 : used memory is 337 MB, reserved memory is 317 MB, peak memory is 738 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 244 nets have 2 pins
RUN-1001 : 180 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2365, tnet num: 489, tinst num: 284, tnode num: 3001, tedge num: 3971.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 284 instances, 222 slices, 10 macros(47 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027640s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 159289
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(121): len = 118516, overlap = 0
PHY-3002 : Step(122): len = 96100.4, overlap = 0
PHY-3002 : Step(123): len = 81694.2, overlap = 0
PHY-3002 : Step(124): len = 72080.1, overlap = 0
PHY-3002 : Step(125): len = 64159.4, overlap = 0
PHY-3002 : Step(126): len = 57822.3, overlap = 0
PHY-3002 : Step(127): len = 52672.6, overlap = 0
PHY-3002 : Step(128): len = 48167.9, overlap = 0.75
PHY-3002 : Step(129): len = 44166.2, overlap = 0.25
PHY-3002 : Step(130): len = 40917.9, overlap = 0.25
PHY-3002 : Step(131): len = 37962.3, overlap = 0
PHY-3002 : Step(132): len = 33865.4, overlap = 1
PHY-3002 : Step(133): len = 32100.9, overlap = 0.5
PHY-3002 : Step(134): len = 30670.6, overlap = 0
PHY-3002 : Step(135): len = 29688.9, overlap = 0
PHY-3002 : Step(136): len = 29131.9, overlap = 0
PHY-3002 : Step(137): len = 28233.7, overlap = 0
PHY-3002 : Step(138): len = 28103.5, overlap = 0
PHY-3002 : Step(139): len = 27440.8, overlap = 0.5
PHY-3002 : Step(140): len = 27287, overlap = 0.75
PHY-3002 : Step(141): len = 27007.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003716s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.19912e-06
PHY-3002 : Step(142): len = 26787.7, overlap = 12.5
PHY-3002 : Step(143): len = 26789.5, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23982e-05
PHY-3002 : Step(144): len = 26701.2, overlap = 13
PHY-3002 : Step(145): len = 26710.8, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.47965e-05
PHY-3002 : Step(146): len = 26685.6, overlap = 13.25
PHY-3002 : Step(147): len = 26732.3, overlap = 13.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.75607e-06
PHY-3002 : Step(148): len = 26757.7, overlap = 24
PHY-3002 : Step(149): len = 26802.7, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35121e-05
PHY-3002 : Step(150): len = 27149.6, overlap = 22.5
PHY-3002 : Step(151): len = 27489.3, overlap = 21.5
PHY-3002 : Step(152): len = 27622.2, overlap = 20.75
PHY-3002 : Step(153): len = 28067.3, overlap = 21
PHY-3002 : Step(154): len = 28247.7, overlap = 21
PHY-3002 : Step(155): len = 28132.9, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70243e-05
PHY-3002 : Step(156): len = 28279.8, overlap = 21
PHY-3002 : Step(157): len = 28366.3, overlap = 20.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.40486e-05
PHY-3002 : Step(158): len = 28828.9, overlap = 17.75
PHY-3002 : Step(159): len = 29596.3, overlap = 13.75
PHY-3002 : Step(160): len = 29719.3, overlap = 12.5
PHY-3002 : Step(161): len = 29818.6, overlap = 12.25
PHY-3002 : Step(162): len = 29870.5, overlap = 12.75
PHY-3002 : Step(163): len = 29789.6, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033745s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000302907
PHY-3002 : Step(164): len = 31995.2, overlap = 6.75
PHY-3002 : Step(165): len = 31543, overlap = 8.25
PHY-3002 : Step(166): len = 31261.8, overlap = 9
PHY-3002 : Step(167): len = 31171.1, overlap = 9.5
PHY-3002 : Step(168): len = 31125.8, overlap = 9.25
PHY-3002 : Step(169): len = 31092.7, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000605813
PHY-3002 : Step(170): len = 31216.5, overlap = 8.25
PHY-3002 : Step(171): len = 31219.8, overlap = 7.25
PHY-3002 : Step(172): len = 31221, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00121163
PHY-3002 : Step(173): len = 31308.5, overlap = 7.5
PHY-3002 : Step(174): len = 31383.8, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005700s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (548.2%)

PHY-3001 : Legalized: Len = 32647.4, Over = 0
PHY-3001 : Final: Len = 32647.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.185480s wall, 1.609375s user + 0.703125s system = 2.312500s CPU (195.1%)

RUN-1004 : used memory is 347 MB, reserved memory is 324 MB, peak memory is 738 MB
RUN-1002 : start command "set_param route opt_timing high"
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 269 to 215
PHY-1001 : Pin misalignment score is improved from 215 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 210
PHY-1001 : Pin misalignment score is improved from 210 to 210
PHY-1001 : Pin local connectivity score is improved from 31 to 1
PHY-1001 : Pin misalignment score is improved from 223 to 214
PHY-1001 : Pin misalignment score is improved from 214 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 211
PHY-1001 : Pin local connectivity score is improved from 12 to 1
PHY-1001 : End pin swap;  0.130973s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (119.3%)

PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 244 nets have 2 pins
RUN-1001 : 180 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39720, over cnt = 54(0%), over = 68, worst = 3
PHY-1002 : len = 40048, over cnt = 13(0%), over = 17, worst = 3
PHY-1002 : len = 40144, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 40296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 40328, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2365, tnet num: 489, tinst num: 284, tnode num: 3001, tedge num: 3971.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 12 out of 491 nets being processed.
PHY-1001 : End global routing;  0.202706s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (107.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.031000s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.8%)

PHY-1002 : len = 16608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.780852s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (100.1%)

PHY-1002 : len = 35560, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.139589s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.7%)

PHY-1002 : len = 35416, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.051567s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (121.2%)

PHY-1002 : len = 35368, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.013084s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.4%)

PHY-1002 : len = 35368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 91% nets.
PHY-1001 :  2.359460s wall, 2.765625s user + 0.078125s system = 2.843750s CPU (120.5%)

PHY-1002 : len = 96616, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.019416s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.5%)

PHY-1002 : len = 96632, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 96632
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.869653s wall, 6.093750s user + 0.281250s system = 6.375000s CPU (108.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.276635s wall, 6.515625s user + 0.281250s system = 6.796875s CPU (108.3%)

RUN-1004 : used memory is 351 MB, reserved memory is 306 MB, peak memory is 757 MB
RUN-1002 : start command "report_area -io_info -file sdram_test_phy.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  401   out of  19600    2.05%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            38   out of    439    8.66%
  #lut&reg            175   out of    439   39.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1002 : start command "export_db sdram_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2365, tnet num: 489, tinst num: 284, tnode num: 3001, tedge num: 3971.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 3.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in sdram_test_phy.timing, timing summay in sdram_test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing" in  1.155761s wall, 1.109375s user + 0.062500s system = 1.171875s CPU (101.4%)

RUN-1004 : used memory is 370 MB, reserved memory is 330 MB, peak memory is 758 MB
RUN-1002 : start command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 286
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 491, pip num: 5946
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 898 valid insts, and 16706 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file sdram_test.bit.
RUN-1003 : finish command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc" in  2.133957s wall, 6.781250s user + 0.140625s system = 6.921875s CPU (324.4%)

RUN-1004 : used memory is 383 MB, reserved memory is 344 MB, peak memory is 758 MB
RUN-1002 : start command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit" in  1.584808s wall, 1.546875s user + 0.062500s system = 1.609375s CPU (101.6%)

RUN-1004 : used memory is 479 MB, reserved memory is 447 MB, peak memory is 758 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.927575s wall, 0.609375s user + 0.125000s system = 0.734375s CPU (10.6%)

RUN-1004 : used memory is 507 MB, reserved memory is 475 MB, peak memory is 758 MB
RUN-1003 : finish command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  9.058358s wall, 2.265625s user + 0.218750s system = 2.484375s CPU (27.4%)

RUN-1004 : used memory is 368 MB, reserved memory is 325 MB, peak memory is 758 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-8007 ERROR: concurrent assignment to a non-net 'sd_dataout' is not permitted in ../sdram_control.v(69)
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in ../sdram_control.v(78)
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in ../sdram_control.v(78)
HDL-1007 : elaborate module sdram_control in ../sdram_control.v(1)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1016 : Merged 53 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1110/93 useful/useless nets, 1034/92 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 887/155 useful/useless nets, 811/142 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 195 better
SYN-1014 : Optimize round 3
SYN-1032 : 871/2 useful/useless nets, 795/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 862/7 useful/useless nets, 786/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 862/0 useful/useless nets, 786/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          524
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 22
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 40  -waveform 0 20"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_nets clk_150m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 59 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 840/0 useful/useless nets, 787/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1030/0 useful/useless nets, 977/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1006/0 useful/useless nets, 953/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1632/4 useful/useless nets, 1579/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5665, tnet num: 1628, tinst num: 1569, tnode num: 7957, tedge num: 9906.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1628 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 279 (4.03), #lev = 4 (2.12)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 271 (3.97), #lev = 4 (2.12)
SYN-2581 : Mapping with K=5, #lut = 269 (3.92), #lev = 4 (2.12)
SYN-2581 : Mapping with K=5, #lut = 268 (3.92), #lev = 4 (2.12)
SYN-2581 : Mapping with K=5, #lut = 268 (3.92), #lev = 4 (2.12)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1172 instances into 271 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 714/0 useful/useless nets, 666/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 713/0 useful/useless nets, 665/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 270 LUT to BLE ...
SYN-4008 : Packed 270 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 104 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 314/427 primitive instances ...
SYN-4016 : Net clk_150m driven by BUFG (190 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  401   out of  19600    2.05%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            38   out of    439    8.66%
  #lut&reg            175   out of    439   39.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.555294s wall, 7.531250s user + 0.140625s system = 7.671875s CPU (101.5%)

RUN-1004 : used memory is 343 MB, reserved memory is 306 MB, peak memory is 758 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 244 nets have 2 pins
RUN-1001 : 180 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2365, tnet num: 489, tinst num: 284, tnode num: 3001, tedge num: 3971.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 284 instances, 222 slices, 10 macros(47 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028980s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 159289
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(175): len = 118516, overlap = 0
PHY-3002 : Step(176): len = 96100.4, overlap = 0
PHY-3002 : Step(177): len = 81694.2, overlap = 0
PHY-3002 : Step(178): len = 72080.1, overlap = 0
PHY-3002 : Step(179): len = 64159.4, overlap = 0
PHY-3002 : Step(180): len = 57822.3, overlap = 0
PHY-3002 : Step(181): len = 52672.6, overlap = 0
PHY-3002 : Step(182): len = 48167.9, overlap = 0.75
PHY-3002 : Step(183): len = 44166.2, overlap = 0.25
PHY-3002 : Step(184): len = 40917.9, overlap = 0.25
PHY-3002 : Step(185): len = 37962.3, overlap = 0
PHY-3002 : Step(186): len = 33865.4, overlap = 1
PHY-3002 : Step(187): len = 32100.9, overlap = 0.5
PHY-3002 : Step(188): len = 30670.6, overlap = 0
PHY-3002 : Step(189): len = 29688.9, overlap = 0
PHY-3002 : Step(190): len = 29131.9, overlap = 0
PHY-3002 : Step(191): len = 28233.7, overlap = 0
PHY-3002 : Step(192): len = 28103.5, overlap = 0
PHY-3002 : Step(193): len = 27440.8, overlap = 0.5
PHY-3002 : Step(194): len = 27287, overlap = 0.75
PHY-3002 : Step(195): len = 27007.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003759s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.19912e-06
PHY-3002 : Step(196): len = 26787.7, overlap = 12.5
PHY-3002 : Step(197): len = 26789.5, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23982e-05
PHY-3002 : Step(198): len = 26701.2, overlap = 13
PHY-3002 : Step(199): len = 26710.8, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.47965e-05
PHY-3002 : Step(200): len = 26685.6, overlap = 13.25
PHY-3002 : Step(201): len = 26732.3, overlap = 13.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.75607e-06
PHY-3002 : Step(202): len = 26757.7, overlap = 24
PHY-3002 : Step(203): len = 26802.7, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35121e-05
PHY-3002 : Step(204): len = 27149.6, overlap = 22.5
PHY-3002 : Step(205): len = 27489.3, overlap = 21.5
PHY-3002 : Step(206): len = 27622.2, overlap = 20.75
PHY-3002 : Step(207): len = 28067.3, overlap = 21
PHY-3002 : Step(208): len = 28247.7, overlap = 21
PHY-3002 : Step(209): len = 28132.9, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70243e-05
PHY-3002 : Step(210): len = 28279.8, overlap = 21
PHY-3002 : Step(211): len = 28366.3, overlap = 20.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.40486e-05
PHY-3002 : Step(212): len = 28828.9, overlap = 17.75
PHY-3002 : Step(213): len = 29596.3, overlap = 13.75
PHY-3002 : Step(214): len = 29719.3, overlap = 12.5
PHY-3002 : Step(215): len = 29818.6, overlap = 12.25
PHY-3002 : Step(216): len = 29870.5, overlap = 12.75
PHY-3002 : Step(217): len = 29789.6, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035345s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (176.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000302907
PHY-3002 : Step(218): len = 31995.2, overlap = 6.75
PHY-3002 : Step(219): len = 31543, overlap = 8.25
PHY-3002 : Step(220): len = 31261.8, overlap = 9
PHY-3002 : Step(221): len = 31171.1, overlap = 9.5
PHY-3002 : Step(222): len = 31125.8, overlap = 9.25
PHY-3002 : Step(223): len = 31092.7, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000605813
PHY-3002 : Step(224): len = 31216.5, overlap = 8.25
PHY-3002 : Step(225): len = 31219.8, overlap = 7.25
PHY-3002 : Step(226): len = 31221, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00121163
PHY-3002 : Step(227): len = 31308.5, overlap = 7.5
PHY-3002 : Step(228): len = 31383.8, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005967s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32647.4, Over = 0
PHY-3001 : Final: Len = 32647.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.230871s wall, 1.718750s user + 0.703125s system = 2.421875s CPU (196.8%)

RUN-1004 : used memory is 350 MB, reserved memory is 313 MB, peak memory is 758 MB
RUN-1002 : start command "set_param route opt_timing high"
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 269 to 215
PHY-1001 : Pin misalignment score is improved from 215 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 210
PHY-1001 : Pin misalignment score is improved from 210 to 210
PHY-1001 : Pin local connectivity score is improved from 31 to 1
PHY-1001 : Pin misalignment score is improved from 223 to 214
PHY-1001 : Pin misalignment score is improved from 214 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 211
PHY-1001 : Pin local connectivity score is improved from 12 to 1
PHY-1001 : End pin swap;  0.134109s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.9%)

PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 244 nets have 2 pins
RUN-1001 : 180 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39720, over cnt = 54(0%), over = 68, worst = 3
PHY-1002 : len = 40048, over cnt = 13(0%), over = 17, worst = 3
PHY-1002 : len = 40144, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 40296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 40328, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2365, tnet num: 489, tinst num: 284, tnode num: 3001, tedge num: 3971.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 12 out of 491 nets being processed.
PHY-1001 : End global routing;  0.208012s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (105.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.031323s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.8%)

PHY-1002 : len = 16608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.771930s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (101.2%)

PHY-1002 : len = 35560, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.146048s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.3%)

PHY-1002 : len = 35416, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.052468s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.3%)

PHY-1002 : len = 35368, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.014151s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (220.8%)

PHY-1002 : len = 35368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 91% nets.
PHY-1001 :  2.314571s wall, 2.703125s user + 0.015625s system = 2.718750s CPU (117.5%)

PHY-1002 : len = 96616, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.019614s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.7%)

PHY-1002 : len = 96632, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 96632
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.898705s wall, 6.093750s user + 0.328125s system = 6.421875s CPU (108.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.314496s wall, 6.515625s user + 0.328125s system = 6.843750s CPU (108.4%)

RUN-1004 : used memory is 359 MB, reserved memory is 320 MB, peak memory is 758 MB
RUN-1002 : start command "report_area -io_info -file sdram_test_phy.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  401   out of  19600    2.05%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            38   out of    439    8.66%
  #lut&reg            175   out of    439   39.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1002 : start command "export_db sdram_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2365, tnet num: 489, tinst num: 284, tnode num: 3001, tedge num: 3971.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 3.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in sdram_test_phy.timing, timing summay in sdram_test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing" in  1.175827s wall, 1.078125s user + 0.140625s system = 1.218750s CPU (103.7%)

RUN-1004 : used memory is 377 MB, reserved memory is 341 MB, peak memory is 759 MB
RUN-1002 : start command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 286
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 491, pip num: 5946
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 898 valid insts, and 16706 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file sdram_test.bit.
RUN-1003 : finish command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc" in  2.036135s wall, 6.515625s user + 0.046875s system = 6.562500s CPU (322.3%)

RUN-1004 : used memory is 386 MB, reserved memory is 350 MB, peak memory is 759 MB
RUN-1002 : start command "import_db sdram_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.3.949.
RUN-1001 : Database version number 46106.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
GUI-1001 : User opens chip watcher ...
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in ../sdram_control.v(78)
HDL-1007 : elaborate module sdram_control in ../sdram_control.v(1)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1016 : Merged 53 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1110/93 useful/useless nets, 1034/92 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 887/155 useful/useless nets, 811/142 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 195 better
SYN-1014 : Optimize round 3
SYN-1032 : 871/2 useful/useless nets, 795/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 862/7 useful/useless nets, 786/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 862/0 useful/useless nets, 786/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          524
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 22
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 40  -waveform 0 20"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_nets clk_150m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 59 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 840/0 useful/useless nets, 787/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1030/0 useful/useless nets, 977/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1006/0 useful/useless nets, 953/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1632/4 useful/useless nets, 1579/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5665, tnet num: 1628, tinst num: 1569, tnode num: 7957, tedge num: 9906.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1628 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 279 (4.03), #lev = 4 (2.12)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 271 (3.97), #lev = 4 (2.12)
SYN-2581 : Mapping with K=5, #lut = 269 (3.92), #lev = 4 (2.12)
SYN-2581 : Mapping with K=5, #lut = 268 (3.92), #lev = 4 (2.12)
SYN-2581 : Mapping with K=5, #lut = 268 (3.92), #lev = 4 (2.12)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1172 instances into 271 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 714/0 useful/useless nets, 666/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 713/0 useful/useless nets, 665/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 270 LUT to BLE ...
SYN-4008 : Packed 270 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 104 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 314/427 primitive instances ...
SYN-4016 : Net clk_150m driven by BUFG (190 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  401   out of  19600    2.05%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            38   out of    439    8.66%
  #lut&reg            175   out of    439   39.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.578612s wall, 7.500000s user + 0.328125s system = 7.828125s CPU (103.3%)

RUN-1004 : used memory is 387 MB, reserved memory is 349 MB, peak memory is 759 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 244 nets have 2 pins
RUN-1001 : 180 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2365, tnet num: 489, tinst num: 284, tnode num: 3001, tedge num: 3971.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 284 instances, 222 slices, 10 macros(47 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029888s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 159289
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(229): len = 118516, overlap = 0
PHY-3002 : Step(230): len = 96100.4, overlap = 0
PHY-3002 : Step(231): len = 81694.2, overlap = 0
PHY-3002 : Step(232): len = 72080.1, overlap = 0
PHY-3002 : Step(233): len = 64159.4, overlap = 0
PHY-3002 : Step(234): len = 57822.3, overlap = 0
PHY-3002 : Step(235): len = 52672.6, overlap = 0
PHY-3002 : Step(236): len = 48167.9, overlap = 0.75
PHY-3002 : Step(237): len = 44166.2, overlap = 0.25
PHY-3002 : Step(238): len = 40917.9, overlap = 0.25
PHY-3002 : Step(239): len = 37962.3, overlap = 0
PHY-3002 : Step(240): len = 33865.4, overlap = 1
PHY-3002 : Step(241): len = 32100.9, overlap = 0.5
PHY-3002 : Step(242): len = 30670.6, overlap = 0
PHY-3002 : Step(243): len = 29688.9, overlap = 0
PHY-3002 : Step(244): len = 29131.9, overlap = 0
PHY-3002 : Step(245): len = 28233.7, overlap = 0
PHY-3002 : Step(246): len = 28103.5, overlap = 0
PHY-3002 : Step(247): len = 27440.8, overlap = 0.5
PHY-3002 : Step(248): len = 27287, overlap = 0.75
PHY-3002 : Step(249): len = 27007.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003708s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.19912e-06
PHY-3002 : Step(250): len = 26787.7, overlap = 12.5
PHY-3002 : Step(251): len = 26789.5, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23982e-05
PHY-3002 : Step(252): len = 26701.2, overlap = 13
PHY-3002 : Step(253): len = 26710.8, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.47965e-05
PHY-3002 : Step(254): len = 26685.6, overlap = 13.25
PHY-3002 : Step(255): len = 26732.3, overlap = 13.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.75607e-06
PHY-3002 : Step(256): len = 26757.7, overlap = 24
PHY-3002 : Step(257): len = 26802.7, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35121e-05
PHY-3002 : Step(258): len = 27149.6, overlap = 22.5
PHY-3002 : Step(259): len = 27489.3, overlap = 21.5
PHY-3002 : Step(260): len = 27622.2, overlap = 20.75
PHY-3002 : Step(261): len = 28067.3, overlap = 21
PHY-3002 : Step(262): len = 28247.7, overlap = 21
PHY-3002 : Step(263): len = 28132.9, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70243e-05
PHY-3002 : Step(264): len = 28279.8, overlap = 21
PHY-3002 : Step(265): len = 28366.3, overlap = 20.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.40486e-05
PHY-3002 : Step(266): len = 28828.9, overlap = 17.75
PHY-3002 : Step(267): len = 29596.3, overlap = 13.75
PHY-3002 : Step(268): len = 29719.3, overlap = 12.5
PHY-3002 : Step(269): len = 29818.6, overlap = 12.25
PHY-3002 : Step(270): len = 29870.5, overlap = 12.75
PHY-3002 : Step(271): len = 29789.6, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038812s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000302907
PHY-3002 : Step(272): len = 31995.2, overlap = 6.75
PHY-3002 : Step(273): len = 31543, overlap = 8.25
PHY-3002 : Step(274): len = 31261.8, overlap = 9
PHY-3002 : Step(275): len = 31171.1, overlap = 9.5
PHY-3002 : Step(276): len = 31125.8, overlap = 9.25
PHY-3002 : Step(277): len = 31092.7, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000605813
PHY-3002 : Step(278): len = 31216.5, overlap = 8.25
PHY-3002 : Step(279): len = 31219.8, overlap = 7.25
PHY-3002 : Step(280): len = 31221, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00121163
PHY-3002 : Step(281): len = 31308.5, overlap = 7.5
PHY-3002 : Step(282): len = 31383.8, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006210s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32647.4, Over = 0
PHY-3001 : Final: Len = 32647.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.288358s wall, 1.828125s user + 0.609375s system = 2.437500s CPU (189.2%)

RUN-1004 : used memory is 392 MB, reserved memory is 352 MB, peak memory is 759 MB
RUN-1002 : start command "set_param route opt_timing high"
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 269 to 215
PHY-1001 : Pin misalignment score is improved from 215 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 210
PHY-1001 : Pin misalignment score is improved from 210 to 210
PHY-1001 : Pin local connectivity score is improved from 31 to 1
PHY-1001 : Pin misalignment score is improved from 223 to 214
PHY-1001 : Pin misalignment score is improved from 214 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 211
PHY-1001 : Pin local connectivity score is improved from 12 to 1
PHY-1001 : End pin swap;  0.133668s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (105.2%)

PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 244 nets have 2 pins
RUN-1001 : 180 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39720, over cnt = 54(0%), over = 68, worst = 3
PHY-1002 : len = 40048, over cnt = 13(0%), over = 17, worst = 3
PHY-1002 : len = 40144, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 40296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 40328, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2365, tnet num: 489, tinst num: 284, tnode num: 3001, tedge num: 3971.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 12 out of 491 nets being processed.
PHY-1001 : End global routing;  0.205609s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (144.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
GUI-1001 : User closes chip watcher ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.029001s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.9%)

PHY-1002 : len = 16608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.766809s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.8%)

PHY-1002 : len = 35560, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.141868s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.1%)

PHY-1002 : len = 35416, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.052470s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.3%)

PHY-1002 : len = 35368, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.014592s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (214.2%)

PHY-1002 : len = 35368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 91% nets.
PHY-1001 :  2.328926s wall, 2.640625s user + 0.046875s system = 2.687500s CPU (115.4%)

PHY-1002 : len = 96616, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.018756s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.3%)

PHY-1002 : len = 96632, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 96632
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.865078s wall, 6.015625s user + 0.312500s system = 6.328125s CPU (107.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.278313s wall, 6.500000s user + 0.390625s system = 6.890625s CPU (109.8%)

RUN-1004 : used memory is 392 MB, reserved memory is 351 MB, peak memory is 788 MB
RUN-1002 : start command "report_area -io_info -file sdram_test_phy.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  401   out of  19600    2.05%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            38   out of    439    8.66%
  #lut&reg            175   out of    439   39.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1002 : start command "export_db sdram_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2365, tnet num: 489, tinst num: 284, tnode num: 3001, tedge num: 3971.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 3.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in sdram_test_phy.timing, timing summay in sdram_test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing" in  1.123883s wall, 1.000000s user + 0.140625s system = 1.140625s CPU (101.5%)

RUN-1004 : used memory is 411 MB, reserved memory is 372 MB, peak memory is 788 MB
RUN-1002 : start command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 286
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 491, pip num: 5946
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 898 valid insts, and 16706 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file sdram_test.bit.
RUN-1003 : finish command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc" in  2.059692s wall, 6.656250s user + 0.015625s system = 6.671875s CPU (323.9%)

RUN-1004 : used memory is 420 MB, reserved memory is 380 MB, peak memory is 788 MB
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in ../sdram_control.v(78)
HDL-1007 : elaborate module sdram_control in ../sdram_control.v(1)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1016 : Merged 53 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1109/93 useful/useless nets, 1033/92 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 886/155 useful/useless nets, 810/142 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 195 better
SYN-1014 : Optimize round 3
SYN-1032 : 870/2 useful/useless nets, 794/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 861/7 useful/useless nets, 785/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 40  -waveform 0 20"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_nets clk_150m"
USR-8132 ERROR: No net match the pattern: clk_150m.
USR-8129 ERROR: sdram_test.sdc import error.
GUI-8301 ERROR: Failed to read sdc sdram_test.sdc.
GUI-1001 : User opens chip watcher ...
GUI-1001 : Disable bus trigger net SD_SA success
GUI-1001 : Disable bus trigger net SD_DQ success
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1011 : Flatten model sdram_control
SYN-1014 : Optimize round 1
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 40  -waveform 0 20"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_nets clk_150m"
USR-8132 ERROR: No net match the pattern: clk_150m.
USR-8129 ERROR: sdram_test.sdc import error.
GUI-8301 ERROR: Failed to read sdc sdram_test.sdc.
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in ../sdram_control.v(78)
HDL-1007 : elaborate module sdram_control in ../sdram_control.v(1)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1016 : Merged 53 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1109/93 useful/useless nets, 1033/92 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 886/155 useful/useless nets, 810/142 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 195 better
SYN-1014 : Optimize round 3
SYN-1032 : 870/2 useful/useless nets, 794/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 861/7 useful/useless nets, 785/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 40  -waveform 0 20"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_nets clk_200m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 59 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 839/0 useful/useless nets, 786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1029/0 useful/useless nets, 976/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1005/0 useful/useless nets, 952/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1631/4 useful/useless nets, 1578/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5663, tnet num: 1627, tinst num: 1568, tnode num: 7955, tedge num: 9904.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1627 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 278 (4.03), #lev = 4 (2.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 270 (3.98), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1171 instances into 270 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 713/0 useful/useless nets, 665/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 712/0 useful/useless nets, 664/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 269 LUT to BLE ...
SYN-4008 : Packed 269 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 103 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 313/426 primitive instances ...
SYN-4016 : Net clk_200m driven by BUFG (189 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_200m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.462383s wall, 7.359375s user + 0.109375s system = 7.468750s CPU (100.1%)

RUN-1004 : used memory is 354 MB, reserved memory is 369 MB, peak memory is 788 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[0] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[1] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[2] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[3] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[4] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[5] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[6] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[7] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[8] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[9] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[10] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[11] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[12] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[13] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[14] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[15] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[16] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[17] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[18] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[19] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[20] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[21] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[22] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[23] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[24] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[25] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[26] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[27] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[28] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[29] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[30] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_DQ[31] of bus SD_DQ is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_SA[0] of bus SD_SA is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_SA[1] of bus SD_SA is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_SA[2] of bus SD_SA is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_SA[3] of bus SD_SA is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_SA[4] of bus SD_SA is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_SA[5] of bus SD_SA is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_SA[6] of bus SD_SA is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_SA[7] of bus SD_SA is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_SA[8] of bus SD_SA is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_SA[9] of bus SD_SA is invalid.
KIT-5602 WARNING: ChipWatcher: data view net SD_SA[10] of bus SD_SA is invalid.
KIT-5603 WARNING: ChipWatcher: data view net SD_WE_N is invalid.
KIT-5604 WARNING: ChipWatcher: trigger net SD_WE_N is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[0] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[10] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[11] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[12] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[13] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[14] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[15] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[16] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[17] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[18] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[19] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[1] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[20] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[21] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[22] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[23] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[24] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[25] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[26] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[27] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[28] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[29] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[2] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[30] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[31] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[3] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[4] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[5] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[6] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[7] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[8] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_DQ[9] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_SA[0] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_SA[10] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_SA[1] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_SA[2] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_SA[3] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_SA[4] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_SA[5] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_SA[6] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_SA[7] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_SA[8] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_SA[9] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net SD_WE_N is not included by view data.
KIT-5607 WARNING: ChipWatcher: unknown trigger net SD_WE_N of condition.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 0 trigger nets, 0 data nets.
KIT-5609 WARNING: ChipWatcher: there are 90 errors happened during importing.
KIT-1004 : Chipwatcher code = 0100010000111011
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
KIT-8446 ERROR: Sanity check failed: No signal/data signal.
GUI-8306 ERROR: compile chipwatcher failed!
KIT-8429 ERROR: DisableNetData: cannot find signal SD_WE_N in current watcher instance.
KIT-8429 ERROR: DisableNetTrig: cannot find signal SD_WE_N in current watcher instance.
GUI-1001 : Enable data bus SD_DQ success
GUI-1001 : Enable data bus SD_SA success
KIT-8446 ERROR: Sanity check failed: No signal/data signal.
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db sdram_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.3.949.
RUN-1001 : Database version number 46106.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in ../sdram_control.v(78)
HDL-1007 : elaborate module sdram_control in ../sdram_control.v(1)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1016 : Merged 53 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1109/93 useful/useless nets, 1033/92 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 886/155 useful/useless nets, 810/142 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 195 better
SYN-1014 : Optimize round 3
SYN-1032 : 870/2 useful/useless nets, 794/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 861/7 useful/useless nets, 785/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 40  -waveform 0 20"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_nets clk_200m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 16 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 59 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 839/0 useful/useless nets, 786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1029/0 useful/useless nets, 976/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1005/0 useful/useless nets, 952/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1631/4 useful/useless nets, 1578/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5663, tnet num: 1627, tinst num: 1568, tnode num: 7955, tedge num: 9904.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1627 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 278 (4.03), #lev = 4 (2.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 270 (3.98), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1171 instances into 270 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 713/0 useful/useless nets, 665/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 712/0 useful/useless nets, 664/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 269 LUT to BLE ...
SYN-4008 : Packed 269 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 103 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 313/426 primitive instances ...
SYN-4016 : Net clk_200m driven by BUFG (189 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_200m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.482778s wall, 7.343750s user + 0.203125s system = 7.546875s CPU (100.9%)

RUN-1004 : used memory is 353 MB, reserved memory is 369 MB, peak memory is 788 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in ../sdram_control.v(78)
HDL-1007 : elaborate module sdram_control in ../sdram_control.v(1)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1016 : Merged 53 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1109/93 useful/useless nets, 1033/92 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 886/155 useful/useless nets, 810/142 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 195 better
SYN-1014 : Optimize round 3
SYN-1032 : 870/2 useful/useless nets, 794/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 861/7 useful/useless nets, 785/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 41.6  -waveform 0 20.8"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "get_nets clk_200m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 18 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 59 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 839/0 useful/useless nets, 786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1029/0 useful/useless nets, 976/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1005/0 useful/useless nets, 952/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1631/4 useful/useless nets, 1578/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5663, tnet num: 1627, tinst num: 1568, tnode num: 7955, tedge num: 9904.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1627 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 278 (4.03), #lev = 4 (2.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 270 (3.98), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1171 instances into 270 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 713/0 useful/useless nets, 665/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 712/0 useful/useless nets, 664/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 269 LUT to BLE ...
SYN-4008 : Packed 269 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 103 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 313/426 primitive instances ...
SYN-4016 : Net clk_200m driven by BUFG (189 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_200m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.517601s wall, 7.359375s user + 0.281250s system = 7.640625s CPU (101.6%)

RUN-1004 : used memory is 356 MB, reserved memory is 375 MB, peak memory is 788 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 490 nets
RUN-1001 : 233 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 284 instances, 222 slices, 10 macros(47 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028634s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 157287
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(283): len = 111645, overlap = 0
PHY-3002 : Step(284): len = 88952.3, overlap = 0
PHY-3002 : Step(285): len = 77800, overlap = 0
PHY-3002 : Step(286): len = 70203.5, overlap = 0
PHY-3002 : Step(287): len = 63670.8, overlap = 0
PHY-3002 : Step(288): len = 58328.6, overlap = 0
PHY-3002 : Step(289): len = 53309.5, overlap = 0
PHY-3002 : Step(290): len = 48037.2, overlap = 0
PHY-3002 : Step(291): len = 44120.8, overlap = 1.75
PHY-3002 : Step(292): len = 40489, overlap = 2.5
PHY-3002 : Step(293): len = 37340.5, overlap = 5.75
PHY-3002 : Step(294): len = 34377.3, overlap = 4.25
PHY-3002 : Step(295): len = 33178.8, overlap = 4.25
PHY-3002 : Step(296): len = 31462.1, overlap = 6.5
PHY-3002 : Step(297): len = 30570.9, overlap = 5.75
PHY-3002 : Step(298): len = 29708.3, overlap = 5.25
PHY-3002 : Step(299): len = 28742.7, overlap = 3.5
PHY-3002 : Step(300): len = 28012.8, overlap = 3
PHY-3002 : Step(301): len = 27842.6, overlap = 2.75
PHY-3002 : Step(302): len = 27378.7, overlap = 3.5
PHY-3002 : Step(303): len = 26743.4, overlap = 4.25
PHY-3002 : Step(304): len = 26333.6, overlap = 4.75
PHY-3002 : Step(305): len = 25966.2, overlap = 3.75
PHY-3002 : Step(306): len = 25966.2, overlap = 3.75
PHY-3002 : Step(307): len = 25774.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003544s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.21591e-06
PHY-3002 : Step(308): len = 25641.1, overlap = 13.25
PHY-3002 : Step(309): len = 25640.6, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04318e-05
PHY-3002 : Step(310): len = 25589.3, overlap = 12.5
PHY-3002 : Step(311): len = 25589.3, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.08636e-05
PHY-3002 : Step(312): len = 25659.9, overlap = 12.5
PHY-3002 : Step(313): len = 25659.9, overlap = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73485e-06
PHY-3002 : Step(314): len = 25679, overlap = 24.75
PHY-3002 : Step(315): len = 25679, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.4697e-06
PHY-3002 : Step(316): len = 25918.5, overlap = 22.25
PHY-3002 : Step(317): len = 26058.2, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89394e-05
PHY-3002 : Step(318): len = 26326.7, overlap = 20.5
PHY-3002 : Step(319): len = 27324.2, overlap = 19
PHY-3002 : Step(320): len = 27788.6, overlap = 19
PHY-3002 : Step(321): len = 27945.7, overlap = 16.75
PHY-3002 : Step(322): len = 28086, overlap = 16.75
PHY-3002 : Step(323): len = 27927.9, overlap = 18.5
PHY-3002 : Step(324): len = 27905.9, overlap = 17
PHY-3002 : Step(325): len = 27922.7, overlap = 16.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.78788e-05
PHY-3002 : Step(326): len = 28093.1, overlap = 16.75
PHY-3002 : Step(327): len = 28380.8, overlap = 16.75
PHY-3002 : Step(328): len = 28689.6, overlap = 16.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.57576e-05
PHY-3002 : Step(329): len = 29095.6, overlap = 14.25
PHY-3002 : Step(330): len = 29361.8, overlap = 13.25
PHY-3002 : Step(331): len = 29396.2, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023101s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (135.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00043656
PHY-3002 : Step(332): len = 32648.7, overlap = 6.25
PHY-3002 : Step(333): len = 32046.4, overlap = 7.5
PHY-3002 : Step(334): len = 31418.4, overlap = 7.75
PHY-3002 : Step(335): len = 30958, overlap = 7.75
PHY-3002 : Step(336): len = 30755.7, overlap = 8.75
PHY-3002 : Step(337): len = 30625.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00087312
PHY-3002 : Step(338): len = 30733, overlap = 9.75
PHY-3002 : Step(339): len = 30777.7, overlap = 9.5
PHY-3002 : Step(340): len = 30782.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174624
PHY-3002 : Step(341): len = 30834.5, overlap = 9.75
PHY-3002 : Step(342): len = 30874, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005646s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32403.2, Over = 0
PHY-3001 : Final: Len = 32403.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.299085s wall, 1.781250s user + 0.640625s system = 2.421875s CPU (186.4%)

RUN-1004 : used memory is 361 MB, reserved memory is 378 MB, peak memory is 788 MB
RUN-1002 : start command "set_param route opt_timing high"
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 265 to 217
PHY-1001 : Pin misalignment score is improved from 217 to 212
PHY-1001 : Pin misalignment score is improved from 212 to 208
PHY-1001 : Pin misalignment score is improved from 208 to 208
PHY-1001 : Pin local connectivity score is improved from 36 to 2
PHY-1001 : Pin misalignment score is improved from 225 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 212
PHY-1001 : Pin local connectivity score is improved from 14 to 2
PHY-1001 : End pin swap;  0.119812s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (117.4%)

PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 490 nets
RUN-1001 : 233 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39192, over cnt = 54(0%), over = 63, worst = 3
PHY-1002 : len = 39456, over cnt = 10(0%), over = 12, worst = 3
PHY-1002 : len = 39480, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 39632, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 18 out of 490 nets being processed.
PHY-1001 : End global routing;  0.196569s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (127.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.029817s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.4%)

PHY-1002 : len = 14296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.714407s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (105.0%)

PHY-1002 : len = 31968, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.087976s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (88.8%)

PHY-1002 : len = 31840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 91% nets.
PHY-1001 :  2.321088s wall, 2.578125s user + 0.062500s system = 2.640625s CPU (113.8%)

PHY-1002 : len = 92472, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.045219s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (138.2%)

PHY-1002 : len = 92512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 92512
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.685610s wall, 5.703125s user + 0.343750s system = 6.046875s CPU (106.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.073747s wall, 6.140625s user + 0.359375s system = 6.500000s CPU (107.0%)

RUN-1004 : used memory is 367 MB, reserved memory is 380 MB, peak memory is 788 MB
RUN-1002 : start command "report_area -io_info -file sdram_test_phy.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1002 : start command "export_db sdram_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 3.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in sdram_test_phy.timing, timing summay in sdram_test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing" in  1.116557s wall, 1.031250s user + 0.093750s system = 1.125000s CPU (100.8%)

RUN-1004 : used memory is 534 MB, reserved memory is 547 MB, peak memory is 788 MB
RUN-1002 : start command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 286
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 490, pip num: 5880
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 860 valid insts, and 16579 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file sdram_test.bit.
RUN-1003 : finish command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc" in  2.015495s wall, 6.500000s user + 0.031250s system = 6.531250s CPU (324.1%)

RUN-1004 : used memory is 536 MB, reserved memory is 548 MB, peak memory is 788 MB
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file rst.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file rst.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(78)
HDL-1007 : elaborate module sdram_control in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(1)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1016 : Merged 53 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1109/93 useful/useless nets, 1033/92 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 886/155 useful/useless nets, 810/142 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 195 better
SYN-1014 : Optimize round 3
SYN-1032 : 870/2 useful/useless nets, 794/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 861/7 useful/useless nets, 785/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 41.6  -waveform 0 20.8"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "get_nets clk_200m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 20 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 59 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 839/0 useful/useless nets, 786/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1029/0 useful/useless nets, 976/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1005/0 useful/useless nets, 952/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1631/4 useful/useless nets, 1578/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5663, tnet num: 1627, tinst num: 1568, tnode num: 7955, tedge num: 9904.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1627 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 278 (4.03), #lev = 4 (2.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 270 (3.98), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1171 instances into 270 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 713/0 useful/useless nets, 665/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 712/0 useful/useless nets, 664/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 269 LUT to BLE ...
SYN-4008 : Packed 269 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 103 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 313/426 primitive instances ...
SYN-4016 : Net clk_200m driven by BUFG (189 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_200m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.529822s wall, 7.421875s user + 0.203125s system = 7.625000s CPU (101.3%)

RUN-1004 : used memory is 469 MB, reserved memory is 544 MB, peak memory is 788 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 490 nets
RUN-1001 : 233 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 284 instances, 222 slices, 10 macros(47 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028687s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 157287
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(343): len = 111645, overlap = 0
PHY-3002 : Step(344): len = 88952.3, overlap = 0
PHY-3002 : Step(345): len = 77800, overlap = 0
PHY-3002 : Step(346): len = 70203.5, overlap = 0
PHY-3002 : Step(347): len = 63670.8, overlap = 0
PHY-3002 : Step(348): len = 58328.6, overlap = 0
PHY-3002 : Step(349): len = 53309.5, overlap = 0
PHY-3002 : Step(350): len = 48037.2, overlap = 0
PHY-3002 : Step(351): len = 44120.8, overlap = 1.75
PHY-3002 : Step(352): len = 40489, overlap = 2.5
PHY-3002 : Step(353): len = 37340.5, overlap = 5.75
PHY-3002 : Step(354): len = 34377.3, overlap = 4.25
PHY-3002 : Step(355): len = 33178.8, overlap = 4.25
PHY-3002 : Step(356): len = 31462.1, overlap = 6.5
PHY-3002 : Step(357): len = 30570.9, overlap = 5.75
PHY-3002 : Step(358): len = 29708.3, overlap = 5.25
PHY-3002 : Step(359): len = 28742.7, overlap = 3.5
PHY-3002 : Step(360): len = 28012.8, overlap = 3
PHY-3002 : Step(361): len = 27842.6, overlap = 2.75
PHY-3002 : Step(362): len = 27378.7, overlap = 3.5
PHY-3002 : Step(363): len = 26743.4, overlap = 4.25
PHY-3002 : Step(364): len = 26333.6, overlap = 4.75
PHY-3002 : Step(365): len = 25966.2, overlap = 3.75
PHY-3002 : Step(366): len = 25966.2, overlap = 3.75
PHY-3002 : Step(367): len = 25774.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003687s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.21591e-06
PHY-3002 : Step(368): len = 25641.1, overlap = 13.25
PHY-3002 : Step(369): len = 25640.6, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04318e-05
PHY-3002 : Step(370): len = 25589.3, overlap = 12.5
PHY-3002 : Step(371): len = 25589.3, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.08636e-05
PHY-3002 : Step(372): len = 25659.9, overlap = 12.5
PHY-3002 : Step(373): len = 25659.9, overlap = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73485e-06
PHY-3002 : Step(374): len = 25679, overlap = 24.75
PHY-3002 : Step(375): len = 25679, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.4697e-06
PHY-3002 : Step(376): len = 25918.5, overlap = 22.25
PHY-3002 : Step(377): len = 26058.2, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89394e-05
PHY-3002 : Step(378): len = 26326.7, overlap = 20.5
PHY-3002 : Step(379): len = 27324.2, overlap = 19
PHY-3002 : Step(380): len = 27788.6, overlap = 19
PHY-3002 : Step(381): len = 27945.7, overlap = 16.75
PHY-3002 : Step(382): len = 28086, overlap = 16.75
PHY-3002 : Step(383): len = 27927.9, overlap = 18.5
PHY-3002 : Step(384): len = 27905.9, overlap = 17
PHY-3002 : Step(385): len = 27922.7, overlap = 16.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.78788e-05
PHY-3002 : Step(386): len = 28093.1, overlap = 16.75
PHY-3002 : Step(387): len = 28380.8, overlap = 16.75
PHY-3002 : Step(388): len = 28689.6, overlap = 16.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.57576e-05
PHY-3002 : Step(389): len = 29095.6, overlap = 14.25
PHY-3002 : Step(390): len = 29361.8, overlap = 13.25
PHY-3002 : Step(391): len = 29396.2, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024938s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (188.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00043656
PHY-3002 : Step(392): len = 32648.7, overlap = 6.25
PHY-3002 : Step(393): len = 32046.4, overlap = 7.5
PHY-3002 : Step(394): len = 31418.4, overlap = 7.75
PHY-3002 : Step(395): len = 30958, overlap = 7.75
PHY-3002 : Step(396): len = 30755.7, overlap = 8.75
PHY-3002 : Step(397): len = 30625.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00087312
PHY-3002 : Step(398): len = 30733, overlap = 9.75
PHY-3002 : Step(399): len = 30777.7, overlap = 9.5
PHY-3002 : Step(400): len = 30782.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174624
PHY-3002 : Step(401): len = 30834.5, overlap = 9.75
PHY-3002 : Step(402): len = 30874, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005730s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32403.2, Over = 0
PHY-3001 : Final: Len = 32403.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.333712s wall, 2.062500s user + 0.765625s system = 2.828125s CPU (212.0%)

RUN-1004 : used memory is 469 MB, reserved memory is 544 MB, peak memory is 788 MB
RUN-1002 : start command "set_param route opt_timing high"
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 265 to 217
PHY-1001 : Pin misalignment score is improved from 217 to 212
PHY-1001 : Pin misalignment score is improved from 212 to 208
PHY-1001 : Pin misalignment score is improved from 208 to 208
PHY-1001 : Pin local connectivity score is improved from 36 to 2
PHY-1001 : Pin misalignment score is improved from 225 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 212
PHY-1001 : Pin local connectivity score is improved from 14 to 2
PHY-1001 : End pin swap;  0.123395s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.3%)

PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 286 instances
RUN-1001 : 111 mslices, 111 lslices, 59 pads, 0 brams, 0 dsps
RUN-1001 : There are total 490 nets
RUN-1001 : 233 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39192, over cnt = 54(0%), over = 63, worst = 3
PHY-1002 : len = 39456, over cnt = 10(0%), over = 12, worst = 3
PHY-1002 : len = 39480, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 39632, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 18 out of 490 nets being processed.
PHY-1001 : End global routing;  0.205697s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (106.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.029288s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.7%)

PHY-1002 : len = 14296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.725819s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (101.2%)

PHY-1002 : len = 31968, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.092564s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.3%)

PHY-1002 : len = 31840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 91% nets.
PHY-1001 :  2.613768s wall, 2.921875s user + 0.046875s system = 2.968750s CPU (113.6%)

PHY-1002 : len = 92472, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.049616s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.5%)

PHY-1002 : len = 92512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 92512
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.012138s wall, 6.156250s user + 0.250000s system = 6.406250s CPU (106.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.412921s wall, 6.531250s user + 0.281250s system = 6.812500s CPU (106.2%)

RUN-1004 : used memory is 470 MB, reserved memory is 547 MB, peak memory is 788 MB
RUN-1002 : start command "report_area -io_info -file sdram_test_phy.area"
RUN-1001 : simple
IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   59   out of    243   24.28%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1002 : start command "export_db sdram_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2385, tnet num: 488, tinst num: 284, tnode num: 3018, tedge num: 4014.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 3.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in sdram_test_phy.timing, timing summay in sdram_test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing" in  1.131552s wall, 1.093750s user + 0.062500s system = 1.156250s CPU (102.2%)

RUN-1004 : used memory is 482 MB, reserved memory is 558 MB, peak memory is 788 MB
RUN-1002 : start command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 286
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 490, pip num: 5880
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 860 valid insts, and 16579 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file sdram_test.bit.
RUN-1003 : finish command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc" in  2.023233s wall, 6.484375s user + 0.031250s system = 6.515625s CPU (322.0%)

RUN-1004 : used memory is 483 MB, reserved memory is 558 MB, peak memory is 788 MB
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file rst.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file rst.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-8007 ERROR: concurrent assignment to a non-net 'sm_seg_reg' is not permitted in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(65)
HDL-8007 ERROR: concurrent assignment to a non-net 'sm_bit_reg' is not permitted in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(66)
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(89)
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file rst.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file rst.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(89)
HDL-1007 : elaborate module sdram_control in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(1)
HDL-1007 : elaborate module seg4(CNT_TIME=24000000) in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(14)
HDL-5007 WARNING: net 'rst_n' does not have a driver in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(25)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file rst.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(89)
HDL-1007 : elaborate module sdram_control in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(1)
HDL-1007 : elaborate module seg4(CNT_TIME=24000000) in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(14)
HDL-5007 WARNING: net 'rst_n' does not have a driver in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(25)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1012 : SanityCheck: Model "seg4(CNT_TIME=24000000)"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-5013 WARNING: Undriven net: model "seg4(CNT_TIME=24000000)" / net "rst_n" in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(25)
SYN-5014 WARNING: the net's pin: pin "I" in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(60)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1011 : Flatten model seg4(CNT_TIME=24000000)
SYN-1016 : Merged 55 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1220/61 useful/useless nets, 1127/60 useful/useless insts
SYN-1017 : Remove 26 const input seq instances
SYN-1002 :     ux_seg/reg0_b0
SYN-1002 :     ux_seg/reg0_b1
SYN-1002 :     ux_seg/reg0_b10
SYN-1002 :     ux_seg/reg0_b11
SYN-1002 :     ux_seg/reg0_b12
SYN-1002 :     ux_seg/reg0_b13
SYN-1002 :     ux_seg/reg0_b14
SYN-1002 :     ux_seg/reg0_b15
SYN-1002 :     ux_seg/reg0_b16
SYN-1002 :     ux_seg/reg0_b17
SYN-1002 :     ux_seg/reg0_b2
SYN-1002 :     ux_seg/reg0_b3
SYN-1002 :     ux_seg/reg0_b4
SYN-1002 :     ux_seg/reg0_b5
SYN-1002 :     ux_seg/reg0_b6
SYN-1002 :     ux_seg/reg0_b7
SYN-1002 :     ux_seg/reg0_b8
SYN-1002 :     ux_seg/reg0_b9
SYN-1002 :     ux_seg/reg1_b0
SYN-1002 :     ux_seg/reg1_b1
SYN-1002 :     ux_seg/reg1_b2
SYN-1002 :     ux_seg/reg1_b3
SYN-1002 :     ux_seg/reg2_b0
SYN-1002 :     ux_seg/reg2_b1
SYN-1002 :     ux_seg/reg2_b2
SYN-1002 :     ux_seg/reg2_b3
SYN-1019 : Optimized 34 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 940 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 886/180 useful/useless nets, 810/174 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 243 better
SYN-1014 : Optimize round 3
SYN-1032 : 870/2 useful/useless nets, 794/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 861/7 useful/useless nets, 785/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 41.6  -waveform 0 20.8"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "get_nets clk_200m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 22 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 71 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 851/0 useful/useless nets, 798/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1041/0 useful/useless nets, 988/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1017/0 useful/useless nets, 964/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1643/4 useful/useless nets, 1590/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 5687, tnet num: 1639, tinst num: 1580, tnode num: 7979, tedge num: 9916.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 278 (4.03), #lev = 4 (2.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 270 (3.98), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1171 instances into 270 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 725/0 useful/useless nets, 677/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 724/0 useful/useless nets, 676/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 269 LUT to BLE ...
SYN-4008 : Packed 269 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 103 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 313/438 primitive instances ...
SYN-4016 : Net clk_200m driven by BUFG (189 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_200m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   71   out of    243   29.22%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.545409s wall, 7.406250s user + 0.234375s system = 7.640625s CPU (101.3%)

RUN-1004 : used memory is 483 MB, reserved memory is 558 MB, peak memory is 788 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 298 instances
RUN-1001 : 111 mslices, 111 lslices, 71 pads, 0 brams, 0 dsps
RUN-1001 : There are total 502 nets
RUN-1001 : 245 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2409, tnet num: 500, tinst num: 296, tnode num: 3042, tedge num: 4026.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 296 instances, 222 slices, 10 macros(47 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028035s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (167.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 149499
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(403): len = 111349, overlap = 0
PHY-3002 : Step(404): len = 89175.2, overlap = 0
PHY-3002 : Step(405): len = 75478.9, overlap = 0
PHY-3002 : Step(406): len = 66385.7, overlap = 0
PHY-3002 : Step(407): len = 59589.8, overlap = 0
PHY-3002 : Step(408): len = 54032.9, overlap = 0
PHY-3002 : Step(409): len = 48398.6, overlap = 0
PHY-3002 : Step(410): len = 44562.2, overlap = 0
PHY-3002 : Step(411): len = 41511.1, overlap = 1
PHY-3002 : Step(412): len = 37465.1, overlap = 3
PHY-3002 : Step(413): len = 35732.2, overlap = 6.75
PHY-3002 : Step(414): len = 32933.4, overlap = 9.75
PHY-3002 : Step(415): len = 31474.1, overlap = 13.25
PHY-3002 : Step(416): len = 30165.8, overlap = 18
PHY-3002 : Step(417): len = 28868.2, overlap = 18.25
PHY-3002 : Step(418): len = 28292.3, overlap = 19.25
PHY-3002 : Step(419): len = 27698.6, overlap = 19
PHY-3002 : Step(420): len = 27422.6, overlap = 19.25
PHY-3002 : Step(421): len = 27283.2, overlap = 19.75
PHY-3002 : Step(422): len = 26696.3, overlap = 19.75
PHY-3002 : Step(423): len = 26638.6, overlap = 19.5
PHY-3002 : Step(424): len = 26384.3, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0171453
PHY-3002 : Step(425): len = 26357.1, overlap = 19
PHY-3002 : Step(426): len = 26358.4, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003806s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.93402e-06
PHY-3002 : Step(427): len = 26228.9, overlap = 23
PHY-3002 : Step(428): len = 26229.1, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1868e-05
PHY-3002 : Step(429): len = 26147.5, overlap = 22.75
PHY-3002 : Step(430): len = 26162, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.37361e-05
PHY-3002 : Step(431): len = 26124.2, overlap = 22.75
PHY-3002 : Step(432): len = 26179.7, overlap = 22.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.95989e-06
PHY-3002 : Step(433): len = 26186.5, overlap = 26.75
PHY-3002 : Step(434): len = 26215.8, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39198e-05
PHY-3002 : Step(435): len = 26418.4, overlap = 25.5
PHY-3002 : Step(436): len = 26543.6, overlap = 25
PHY-3002 : Step(437): len = 26755.8, overlap = 23.75
PHY-3002 : Step(438): len = 27493.9, overlap = 19.5
PHY-3002 : Step(439): len = 27941.8, overlap = 20.75
PHY-3002 : Step(440): len = 27818.2, overlap = 20
PHY-3002 : Step(441): len = 27825.3, overlap = 20
PHY-3002 : Step(442): len = 27624.4, overlap = 20.25
PHY-3002 : Step(443): len = 27672.5, overlap = 21.25
PHY-3002 : Step(444): len = 27732.7, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.78396e-05
PHY-3002 : Step(445): len = 27941.2, overlap = 20.75
PHY-3002 : Step(446): len = 28215.2, overlap = 20.5
PHY-3002 : Step(447): len = 28578.5, overlap = 19
PHY-3002 : Step(448): len = 28587.7, overlap = 18.25
PHY-3002 : Step(449): len = 28587.7, overlap = 18.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.56792e-05
PHY-3002 : Step(450): len = 29040.5, overlap = 16
PHY-3002 : Step(451): len = 29240.7, overlap = 16
PHY-3002 : Step(452): len = 29305.6, overlap = 15.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000111358
PHY-3002 : Step(453): len = 29971.3, overlap = 12.5
PHY-3002 : Step(454): len = 30209.9, overlap = 11.5
PHY-3002 : Step(455): len = 30106.5, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041202s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (189.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000461359
PHY-3002 : Step(456): len = 32177.5, overlap = 4.75
PHY-3002 : Step(457): len = 31734.4, overlap = 7.25
PHY-3002 : Step(458): len = 31370.8, overlap = 9.75
PHY-3002 : Step(459): len = 31218.2, overlap = 9
PHY-3002 : Step(460): len = 31198.6, overlap = 9.75
PHY-3002 : Step(461): len = 31192.1, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000922719
PHY-3002 : Step(462): len = 31348.3, overlap = 10
PHY-3002 : Step(463): len = 31394.1, overlap = 9.25
PHY-3002 : Step(464): len = 31390.7, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00184544
PHY-3002 : Step(465): len = 31459.2, overlap = 9.5
PHY-3002 : Step(466): len = 31505.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005978s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32727.2, Over = 0
PHY-3001 : Final: Len = 32727.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.426302s wall, 1.937500s user + 0.750000s system = 2.687500s CPU (188.4%)

RUN-1004 : used memory is 483 MB, reserved memory is 558 MB, peak memory is 788 MB
RUN-1002 : start command "set_param route opt_timing high"
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 260 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 207
PHY-1001 : Pin misalignment score is improved from 207 to 202
PHY-1001 : Pin misalignment score is improved from 202 to 202
PHY-1001 : Pin local connectivity score is improved from 37 to 2
PHY-1001 : Pin misalignment score is improved from 219 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 201
PHY-1001 : Pin local connectivity score is improved from 16 to 2
PHY-1001 : End pin swap;  0.115622s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (121.6%)

PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 298 instances
RUN-1001 : 111 mslices, 111 lslices, 71 pads, 0 brams, 0 dsps
RUN-1001 : There are total 502 nets
RUN-1001 : 245 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 38928, over cnt = 48(0%), over = 65, worst = 3
PHY-1002 : len = 39168, over cnt = 18(0%), over = 25, worst = 3
PHY-1002 : len = 39256, over cnt = 15(0%), over = 19, worst = 2
PHY-1002 : len = 39528, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39584, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2409, tnet num: 500, tinst num: 296, tnode num: 3042, tedge num: 4026.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 502 nets being processed.
PHY-1001 : End global routing;  0.206565s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (113.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.029387s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.3%)

PHY-1002 : len = 15208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.768488s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (99.6%)

PHY-1002 : len = 32152, over cnt = 7(0%), over = 8, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.039611s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (157.8%)

PHY-1002 : len = 32128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.023926s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.6%)

PHY-1002 : len = 32128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.020430s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.0%)

PHY-1002 : len = 32128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.022371s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.7%)

PHY-1002 : len = 32128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.011316s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 32136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.014358s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 32136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 88% nets.
PHY-1001 :  2.529078s wall, 2.609375s user + 0.031250s system = 2.640625s CPU (104.4%)

PHY-1002 : len = 91944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 91944
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.919520s wall, 5.843750s user + 0.234375s system = 6.078125s CPU (102.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.314400s wall, 6.250000s user + 0.265625s system = 6.515625s CPU (103.2%)

RUN-1004 : used memory is 484 MB, reserved memory is 562 MB, peak memory is 788 MB
RUN-1002 : start command "report_area -io_info -file sdram_test_phy.area"
RUN-1001 : simple
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   71   out of    243   29.22%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1002 : start command "export_db sdram_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2409, tnet num: 500, tinst num: 296, tnode num: 3042, tedge num: 4026.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 3.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in sdram_test_phy.timing, timing summay in sdram_test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing" in  1.111666s wall, 1.031250s user + 0.093750s system = 1.125000s CPU (101.2%)

RUN-1004 : used memory is 507 MB, reserved memory is 583 MB, peak memory is 788 MB
RUN-1002 : start command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 298
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 502, pip num: 5872
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 856 valid insts, and 16643 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file sdram_test.bit.
RUN-1003 : finish command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc" in  2.035544s wall, 6.546875s user + 0.000000s system = 6.546875s CPU (321.6%)

RUN-1004 : used memory is 509 MB, reserved memory is 584 MB, peak memory is 788 MB
RUN-1002 : start command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit" in  1.452895s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (101.1%)

RUN-1004 : used memory is 579 MB, reserved memory is 655 MB, peak memory is 788 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.093015s wall, 0.421875s user + 0.359375s system = 0.781250s CPU (11.0%)

RUN-1004 : used memory is 587 MB, reserved memory is 664 MB, peak memory is 788 MB
RUN-1003 : finish command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  9.087388s wall, 1.968750s user + 0.421875s system = 2.390625s CPU (26.3%)

RUN-1004 : used memory is 545 MB, reserved memory is 623 MB, peak memory is 788 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(89)
HDL-1007 : elaborate module sdram_control in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(1)
HDL-1007 : elaborate module seg4(CNT_TIME=24000000) in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(14)
HDL-5007 WARNING: net 'rst_n' does not have a driver in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(25)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1012 : SanityCheck: Model "seg4(CNT_TIME=24000000)"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-5013 WARNING: Undriven net: model "seg4(CNT_TIME=24000000)" / net "rst_n" in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(25)
SYN-5014 WARNING: the net's pin: pin "I" in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1011 : Flatten model seg4(CNT_TIME=24000000)
SYN-1016 : Merged 55 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1344/61 useful/useless nets, 1227/60 useful/useless insts
SYN-1017 : Remove 51 const input seq instances
SYN-1002 :     ux_seg/reg4_b0
SYN-1002 :     ux_seg/reg4_b1
SYN-1002 :     ux_seg/reg4_b10
SYN-1002 :     ux_seg/reg4_b11
SYN-1002 :     ux_seg/reg4_b12
SYN-1002 :     ux_seg/reg4_b13
SYN-1002 :     ux_seg/reg4_b14
SYN-1002 :     ux_seg/reg4_b15
SYN-1002 :     ux_seg/reg4_b16
SYN-1002 :     ux_seg/reg4_b17
SYN-1002 :     ux_seg/reg4_b2
SYN-1002 :     ux_seg/reg4_b3
SYN-1002 :     ux_seg/reg4_b4
SYN-1002 :     ux_seg/reg4_b5
SYN-1002 :     ux_seg/reg4_b6
SYN-1002 :     ux_seg/reg4_b7
SYN-1002 :     ux_seg/reg4_b8
SYN-1002 :     ux_seg/reg4_b9
SYN-1002 :     ux_seg/reg5_b0
SYN-1002 :     ux_seg/reg5_b1
SYN-1002 :     ux_seg/reg5_b2
SYN-1002 :     ux_seg/reg5_b3
SYN-1002 :     ux_seg/reg6_b0
SYN-1002 :     ux_seg/reg6_b1
SYN-1002 :     ux_seg/reg6_b10
SYN-1002 :     ux_seg/reg6_b11
SYN-1002 :     ux_seg/reg6_b12
SYN-1002 :     ux_seg/reg6_b13
SYN-1002 :     ux_seg/reg6_b14
SYN-1002 :     ux_seg/reg6_b15
SYN-1002 :     ux_seg/reg6_b16
SYN-1002 :     ux_seg/reg6_b17
SYN-1002 :     ux_seg/reg6_b18
SYN-1002 :     ux_seg/reg6_b19
SYN-1002 :     ux_seg/reg6_b2
SYN-1002 :     ux_seg/reg6_b20
SYN-1002 :     ux_seg/reg6_b21
SYN-1002 :     ux_seg/reg6_b22
SYN-1002 :     ux_seg/reg6_b23
SYN-1002 :     ux_seg/reg6_b24
SYN-1002 :     ux_seg/reg6_b3
SYN-1002 :     ux_seg/reg6_b4
SYN-1002 :     ux_seg/reg6_b5
SYN-1002 :     ux_seg/reg6_b6
SYN-1002 :     ux_seg/reg6_b7
SYN-1002 :     ux_seg/reg6_b8
SYN-1002 :     ux_seg/reg6_b9
SYN-1002 :     ux_seg/reg7_b0
SYN-1002 :     ux_seg/reg7_b1
SYN-1002 :     ux_seg/reg7_b2
SYN-1002 :     ux_seg/reg7_b3
SYN-1019 : Optimized 75 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 1010 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 886/230 useful/useless nets, 810/206 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 307 better
SYN-1014 : Optimize round 3
SYN-1032 : 870/2 useful/useless nets, 794/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 861/7 useful/useless nets, 785/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 41.6  -waveform 0 20.8"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "get_nets clk_200m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 24 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 71 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 851/0 useful/useless nets, 798/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1041/0 useful/useless nets, 988/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1017/0 useful/useless nets, 964/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1643/4 useful/useless nets, 1590/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 5687, tnet num: 1639, tinst num: 1580, tnode num: 7979, tedge num: 9916.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 278 (4.03), #lev = 4 (2.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 270 (3.98), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1171 instances into 270 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 725/0 useful/useless nets, 677/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 724/0 useful/useless nets, 676/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 269 LUT to BLE ...
SYN-4008 : Packed 269 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 103 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 313/438 primitive instances ...
SYN-4016 : Net clk_200m driven by BUFG (189 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_200m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   71   out of    243   29.22%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.542933s wall, 7.328125s user + 0.218750s system = 7.546875s CPU (100.1%)

RUN-1004 : used memory is 527 MB, reserved memory is 604 MB, peak memory is 788 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 298 instances
RUN-1001 : 111 mslices, 111 lslices, 71 pads, 0 brams, 0 dsps
RUN-1001 : There are total 502 nets
RUN-1001 : 245 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2409, tnet num: 500, tinst num: 296, tnode num: 3042, tedge num: 4026.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 296 instances, 222 slices, 10 macros(47 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028575s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 149499
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(467): len = 111349, overlap = 0
PHY-3002 : Step(468): len = 89175.2, overlap = 0
PHY-3002 : Step(469): len = 75478.9, overlap = 0
PHY-3002 : Step(470): len = 66385.7, overlap = 0
PHY-3002 : Step(471): len = 59589.8, overlap = 0
PHY-3002 : Step(472): len = 54032.9, overlap = 0
PHY-3002 : Step(473): len = 48398.6, overlap = 0
PHY-3002 : Step(474): len = 44562.2, overlap = 0
PHY-3002 : Step(475): len = 41511.1, overlap = 1
PHY-3002 : Step(476): len = 37465.1, overlap = 3
PHY-3002 : Step(477): len = 35732.2, overlap = 6.75
PHY-3002 : Step(478): len = 32933.4, overlap = 9.75
PHY-3002 : Step(479): len = 31474.1, overlap = 13.25
PHY-3002 : Step(480): len = 30165.8, overlap = 18
PHY-3002 : Step(481): len = 28868.2, overlap = 18.25
PHY-3002 : Step(482): len = 28292.3, overlap = 19.25
PHY-3002 : Step(483): len = 27698.6, overlap = 19
PHY-3002 : Step(484): len = 27422.6, overlap = 19.25
PHY-3002 : Step(485): len = 27283.2, overlap = 19.75
PHY-3002 : Step(486): len = 26696.3, overlap = 19.75
PHY-3002 : Step(487): len = 26638.6, overlap = 19.5
PHY-3002 : Step(488): len = 26384.3, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0171453
PHY-3002 : Step(489): len = 26357.1, overlap = 19
PHY-3002 : Step(490): len = 26358.4, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003595s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.93402e-06
PHY-3002 : Step(491): len = 26228.9, overlap = 23
PHY-3002 : Step(492): len = 26229.1, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1868e-05
PHY-3002 : Step(493): len = 26147.5, overlap = 22.75
PHY-3002 : Step(494): len = 26162, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.37361e-05
PHY-3002 : Step(495): len = 26124.2, overlap = 22.75
PHY-3002 : Step(496): len = 26179.7, overlap = 22.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.95989e-06
PHY-3002 : Step(497): len = 26186.5, overlap = 26.75
PHY-3002 : Step(498): len = 26215.8, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39198e-05
PHY-3002 : Step(499): len = 26418.4, overlap = 25.5
PHY-3002 : Step(500): len = 26543.6, overlap = 25
PHY-3002 : Step(501): len = 26755.8, overlap = 23.75
PHY-3002 : Step(502): len = 27493.9, overlap = 19.5
PHY-3002 : Step(503): len = 27941.8, overlap = 20.75
PHY-3002 : Step(504): len = 27818.2, overlap = 20
PHY-3002 : Step(505): len = 27825.3, overlap = 20
PHY-3002 : Step(506): len = 27624.4, overlap = 20.25
PHY-3002 : Step(507): len = 27672.5, overlap = 21.25
PHY-3002 : Step(508): len = 27732.7, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.78396e-05
PHY-3002 : Step(509): len = 27941.2, overlap = 20.75
PHY-3002 : Step(510): len = 28215.2, overlap = 20.5
PHY-3002 : Step(511): len = 28578.5, overlap = 19
PHY-3002 : Step(512): len = 28587.7, overlap = 18.25
PHY-3002 : Step(513): len = 28587.7, overlap = 18.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.56792e-05
PHY-3002 : Step(514): len = 29040.5, overlap = 16
PHY-3002 : Step(515): len = 29240.7, overlap = 16
PHY-3002 : Step(516): len = 29305.6, overlap = 15.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000111358
PHY-3002 : Step(517): len = 29971.3, overlap = 12.5
PHY-3002 : Step(518): len = 30209.9, overlap = 11.5
PHY-3002 : Step(519): len = 30106.5, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042177s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (259.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000461359
PHY-3002 : Step(520): len = 32177.5, overlap = 4.75
PHY-3002 : Step(521): len = 31734.4, overlap = 7.25
PHY-3002 : Step(522): len = 31370.8, overlap = 9.75
PHY-3002 : Step(523): len = 31218.2, overlap = 9
PHY-3002 : Step(524): len = 31198.6, overlap = 9.75
PHY-3002 : Step(525): len = 31192.1, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000922719
PHY-3002 : Step(526): len = 31348.3, overlap = 10
PHY-3002 : Step(527): len = 31394.1, overlap = 9.25
PHY-3002 : Step(528): len = 31390.7, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00184544
PHY-3002 : Step(529): len = 31459.2, overlap = 9.5
PHY-3002 : Step(530): len = 31505.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005982s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32727.2, Over = 0
PHY-3001 : Final: Len = 32727.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.427681s wall, 1.984375s user + 0.750000s system = 2.734375s CPU (191.5%)

RUN-1004 : used memory is 527 MB, reserved memory is 604 MB, peak memory is 788 MB
RUN-1002 : start command "set_param route opt_timing high"
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 260 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 207
PHY-1001 : Pin misalignment score is improved from 207 to 202
PHY-1001 : Pin misalignment score is improved from 202 to 202
PHY-1001 : Pin local connectivity score is improved from 37 to 2
PHY-1001 : Pin misalignment score is improved from 219 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 201
PHY-1001 : Pin local connectivity score is improved from 16 to 2
PHY-1001 : End pin swap;  0.116260s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.1%)

PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 298 instances
RUN-1001 : 111 mslices, 111 lslices, 71 pads, 0 brams, 0 dsps
RUN-1001 : There are total 502 nets
RUN-1001 : 245 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 38928, over cnt = 48(0%), over = 65, worst = 3
PHY-1002 : len = 39168, over cnt = 18(0%), over = 25, worst = 3
PHY-1002 : len = 39256, over cnt = 15(0%), over = 19, worst = 2
PHY-1002 : len = 39528, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39584, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2409, tnet num: 500, tinst num: 296, tnode num: 3042, tedge num: 4026.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 502 nets being processed.
PHY-1001 : End global routing;  0.202919s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (130.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.027957s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.8%)

PHY-1002 : len = 15208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.789868s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (98.9%)

PHY-1002 : len = 32152, over cnt = 7(0%), over = 8, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.040692s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.2%)

PHY-1002 : len = 32128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.023915s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.3%)

PHY-1002 : len = 32128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.020559s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (228.0%)

PHY-1002 : len = 32128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.022417s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.7%)

PHY-1002 : len = 32128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.012252s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 32136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.015101s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (310.4%)

PHY-1002 : len = 32136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 88% nets.
PHY-1001 :  2.451070s wall, 2.703125s user + 0.109375s system = 2.812500s CPU (114.7%)

PHY-1002 : len = 91944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 91944
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.777727s wall, 5.968750s user + 0.187500s system = 6.156250s CPU (106.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.170768s wall, 6.375000s user + 0.218750s system = 6.593750s CPU (106.9%)

RUN-1004 : used memory is 538 MB, reserved memory is 614 MB, peak memory is 788 MB
RUN-1002 : start command "report_area -io_info -file sdram_test_phy.area"
RUN-1001 : simple
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   71   out of    243   29.22%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1002 : start command "export_db sdram_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2409, tnet num: 500, tinst num: 296, tnode num: 3042, tedge num: 4026.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 3.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in sdram_test_phy.timing, timing summay in sdram_test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing" in  1.092007s wall, 1.046875s user + 0.109375s system = 1.156250s CPU (105.9%)

RUN-1004 : used memory is 549 MB, reserved memory is 626 MB, peak memory is 788 MB
RUN-1002 : start command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 298
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 502, pip num: 5872
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 856 valid insts, and 16643 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file sdram_test.bit.
RUN-1003 : finish command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc" in  1.981392s wall, 6.390625s user + 0.046875s system = 6.437500s CPU (324.9%)

RUN-1004 : used memory is 549 MB, reserved memory is 626 MB, peak memory is 788 MB
RUN-1002 : start command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit" in  1.442920s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.6%)

RUN-1004 : used memory is 599 MB, reserved memory is 678 MB, peak memory is 788 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.001583s wall, 0.484375s user + 0.171875s system = 0.656250s CPU (9.4%)

RUN-1004 : used memory is 607 MB, reserved memory is 687 MB, peak memory is 788 MB
RUN-1003 : finish command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  8.979215s wall, 2.031250s user + 0.187500s system = 2.218750s CPU (24.7%)

RUN-1004 : used memory is 565 MB, reserved memory is 645 MB, peak memory is 788 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(89)
HDL-1007 : elaborate module sdram_control in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(1)
HDL-1007 : elaborate module seg4(CNT_TIME=24000000) in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(14)
HDL-5007 WARNING: net 'rst_n' does not have a driver in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(25)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1012 : SanityCheck: Model "seg4(CNT_TIME=24000000)"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-5013 WARNING: Undriven net: model "seg4(CNT_TIME=24000000)" / net "rst_n" in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(25)
SYN-5014 WARNING: the net's pin: pin "I" in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(51)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1011 : Flatten model seg4(CNT_TIME=24000000)
SYN-1016 : Merged 55 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1312/93 useful/useless nets, 1195/92 useful/useless insts
SYN-1017 : Remove 51 const input seq instances
SYN-1002 :     ux_seg/reg4_b0
SYN-1002 :     ux_seg/reg4_b1
SYN-1002 :     ux_seg/reg4_b10
SYN-1002 :     ux_seg/reg4_b11
SYN-1002 :     ux_seg/reg4_b12
SYN-1002 :     ux_seg/reg4_b13
SYN-1002 :     ux_seg/reg4_b14
SYN-1002 :     ux_seg/reg4_b15
SYN-1002 :     ux_seg/reg4_b16
SYN-1002 :     ux_seg/reg4_b17
SYN-1002 :     ux_seg/reg4_b2
SYN-1002 :     ux_seg/reg4_b3
SYN-1002 :     ux_seg/reg4_b4
SYN-1002 :     ux_seg/reg4_b5
SYN-1002 :     ux_seg/reg4_b6
SYN-1002 :     ux_seg/reg4_b7
SYN-1002 :     ux_seg/reg4_b8
SYN-1002 :     ux_seg/reg4_b9
SYN-1002 :     ux_seg/reg5_b0
SYN-1002 :     ux_seg/reg5_b1
SYN-1002 :     ux_seg/reg5_b2
SYN-1002 :     ux_seg/reg5_b3
SYN-1002 :     ux_seg/reg6_b0
SYN-1002 :     ux_seg/reg6_b1
SYN-1002 :     ux_seg/reg6_b10
SYN-1002 :     ux_seg/reg6_b11
SYN-1002 :     ux_seg/reg6_b12
SYN-1002 :     ux_seg/reg6_b13
SYN-1002 :     ux_seg/reg6_b14
SYN-1002 :     ux_seg/reg6_b15
SYN-1002 :     ux_seg/reg6_b16
SYN-1002 :     ux_seg/reg6_b17
SYN-1002 :     ux_seg/reg6_b18
SYN-1002 :     ux_seg/reg6_b19
SYN-1002 :     ux_seg/reg6_b2
SYN-1002 :     ux_seg/reg6_b20
SYN-1002 :     ux_seg/reg6_b21
SYN-1002 :     ux_seg/reg6_b22
SYN-1002 :     ux_seg/reg6_b23
SYN-1002 :     ux_seg/reg6_b24
SYN-1002 :     ux_seg/reg6_b3
SYN-1002 :     ux_seg/reg6_b4
SYN-1002 :     ux_seg/reg6_b5
SYN-1002 :     ux_seg/reg6_b6
SYN-1002 :     ux_seg/reg6_b7
SYN-1002 :     ux_seg/reg6_b8
SYN-1002 :     ux_seg/reg6_b9
SYN-1002 :     ux_seg/reg7_b0
SYN-1002 :     ux_seg/reg7_b1
SYN-1002 :     ux_seg/reg7_b2
SYN-1002 :     ux_seg/reg7_b3
SYN-1019 : Optimized 75 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 204 distributor mux.
SYN-1016 : Merged 330 instances.
SYN-1015 : Optimize round 1, 1074 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 886/198 useful/useless nets, 810/174 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 243 better
SYN-1014 : Optimize round 3
SYN-1032 : 870/2 useful/useless nets, 794/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 861/7 useful/useless nets, 785/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 861/0 useful/useless nets, 785/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Gate Statistics
#Basic gates          523
  #and                 36
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 21
  #bufif1              32
  #MX21               163
  #FADD                 0
  #DFF                263
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              19
#MACRO_MUX            223

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 41.6  -waveform 0 20.8"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "get_nets clk_200m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 26 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 71 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 851/0 useful/useless nets, 798/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1041/0 useful/useless nets, 988/1 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 133 better
SYN-2501 : Optimize round 2
SYN-1032 : 1017/0 useful/useless nets, 964/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-2501 : Map 223 macro mux
SYN-1032 : 1643/4 useful/useless nets, 1590/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 5687, tnet num: 1639, tinst num: 1580, tnode num: 7979, tedge num: 9916.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 278 (4.03), #lev = 4 (2.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 270 (3.98), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-2581 : Mapping with K=5, #lut = 268 (3.95), #lev = 4 (2.13)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1171 instances into 270 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 725/0 useful/useless nets, 677/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 724/0 useful/useless nets, 676/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 269 LUT to BLE ...
SYN-4008 : Packed 269 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 15 SEQ (426 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 103 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 313/438 primitive instances ...
SYN-4016 : Net clk_200m driven by BUFG (189 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_200m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   71   out of    243   29.22%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  7.475571s wall, 7.375000s user + 0.156250s system = 7.531250s CPU (100.7%)

RUN-1004 : used memory is 549 MB, reserved memory is 626 MB, peak memory is 788 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 298 instances
RUN-1001 : 111 mslices, 111 lslices, 71 pads, 0 brams, 0 dsps
RUN-1001 : There are total 502 nets
RUN-1001 : 245 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2409, tnet num: 500, tinst num: 296, tnode num: 3042, tedge num: 4026.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 296 instances, 222 slices, 10 macros(47 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029003s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 149499
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(531): len = 111349, overlap = 0
PHY-3002 : Step(532): len = 89175.2, overlap = 0
PHY-3002 : Step(533): len = 75478.9, overlap = 0
PHY-3002 : Step(534): len = 66385.7, overlap = 0
PHY-3002 : Step(535): len = 59589.8, overlap = 0
PHY-3002 : Step(536): len = 54032.9, overlap = 0
PHY-3002 : Step(537): len = 48398.6, overlap = 0
PHY-3002 : Step(538): len = 44562.2, overlap = 0
PHY-3002 : Step(539): len = 41511.1, overlap = 1
PHY-3002 : Step(540): len = 37465.1, overlap = 3
PHY-3002 : Step(541): len = 35732.2, overlap = 6.75
PHY-3002 : Step(542): len = 32933.4, overlap = 9.75
PHY-3002 : Step(543): len = 31474.1, overlap = 13.25
PHY-3002 : Step(544): len = 30165.8, overlap = 18
PHY-3002 : Step(545): len = 28868.2, overlap = 18.25
PHY-3002 : Step(546): len = 28292.3, overlap = 19.25
PHY-3002 : Step(547): len = 27698.6, overlap = 19
PHY-3002 : Step(548): len = 27422.6, overlap = 19.25
PHY-3002 : Step(549): len = 27283.2, overlap = 19.75
PHY-3002 : Step(550): len = 26696.3, overlap = 19.75
PHY-3002 : Step(551): len = 26638.6, overlap = 19.5
PHY-3002 : Step(552): len = 26384.3, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0171453
PHY-3002 : Step(553): len = 26357.1, overlap = 19
PHY-3002 : Step(554): len = 26358.4, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004435s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.93402e-06
PHY-3002 : Step(555): len = 26228.9, overlap = 23
PHY-3002 : Step(556): len = 26229.1, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1868e-05
PHY-3002 : Step(557): len = 26147.5, overlap = 22.75
PHY-3002 : Step(558): len = 26162, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.37361e-05
PHY-3002 : Step(559): len = 26124.2, overlap = 22.75
PHY-3002 : Step(560): len = 26179.7, overlap = 22.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.95989e-06
PHY-3002 : Step(561): len = 26186.5, overlap = 26.75
PHY-3002 : Step(562): len = 26215.8, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39198e-05
PHY-3002 : Step(563): len = 26418.4, overlap = 25.5
PHY-3002 : Step(564): len = 26543.6, overlap = 25
PHY-3002 : Step(565): len = 26755.8, overlap = 23.75
PHY-3002 : Step(566): len = 27493.9, overlap = 19.5
PHY-3002 : Step(567): len = 27941.8, overlap = 20.75
PHY-3002 : Step(568): len = 27818.2, overlap = 20
PHY-3002 : Step(569): len = 27825.3, overlap = 20
PHY-3002 : Step(570): len = 27624.4, overlap = 20.25
PHY-3002 : Step(571): len = 27672.5, overlap = 21.25
PHY-3002 : Step(572): len = 27732.7, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.78396e-05
PHY-3002 : Step(573): len = 27941.2, overlap = 20.75
PHY-3002 : Step(574): len = 28215.2, overlap = 20.5
PHY-3002 : Step(575): len = 28578.5, overlap = 19
PHY-3002 : Step(576): len = 28587.7, overlap = 18.25
PHY-3002 : Step(577): len = 28587.7, overlap = 18.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.56792e-05
PHY-3002 : Step(578): len = 29040.5, overlap = 16
PHY-3002 : Step(579): len = 29240.7, overlap = 16
PHY-3002 : Step(580): len = 29305.6, overlap = 15.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000111358
PHY-3002 : Step(581): len = 29971.3, overlap = 12.5
PHY-3002 : Step(582): len = 30209.9, overlap = 11.5
PHY-3002 : Step(583): len = 30106.5, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040678s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (192.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000461359
PHY-3002 : Step(584): len = 32177.5, overlap = 4.75
PHY-3002 : Step(585): len = 31734.4, overlap = 7.25
PHY-3002 : Step(586): len = 31370.8, overlap = 9.75
PHY-3002 : Step(587): len = 31218.2, overlap = 9
PHY-3002 : Step(588): len = 31198.6, overlap = 9.75
PHY-3002 : Step(589): len = 31192.1, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000922719
PHY-3002 : Step(590): len = 31348.3, overlap = 10
PHY-3002 : Step(591): len = 31394.1, overlap = 9.25
PHY-3002 : Step(592): len = 31390.7, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00184544
PHY-3002 : Step(593): len = 31459.2, overlap = 9.5
PHY-3002 : Step(594): len = 31505.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006090s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (256.6%)

PHY-3001 : Legalized: Len = 32727.2, Over = 0
PHY-3001 : Final: Len = 32727.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.413405s wall, 2.203125s user + 0.796875s system = 3.000000s CPU (212.3%)

RUN-1004 : used memory is 549 MB, reserved memory is 626 MB, peak memory is 788 MB
RUN-1002 : start command "set_param route opt_timing high"
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 260 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 207
PHY-1001 : Pin misalignment score is improved from 207 to 202
PHY-1001 : Pin misalignment score is improved from 202 to 202
PHY-1001 : Pin local connectivity score is improved from 37 to 2
PHY-1001 : Pin misalignment score is improved from 219 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 201
PHY-1001 : Pin local connectivity score is improved from 16 to 2
PHY-1001 : End pin swap;  0.118778s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.2%)

PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 298 instances
RUN-1001 : 111 mslices, 111 lslices, 71 pads, 0 brams, 0 dsps
RUN-1001 : There are total 502 nets
RUN-1001 : 245 nets have 2 pins
RUN-1001 : 192 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 38928, over cnt = 48(0%), over = 65, worst = 3
PHY-1002 : len = 39168, over cnt = 18(0%), over = 25, worst = 3
PHY-1002 : len = 39256, over cnt = 15(0%), over = 19, worst = 2
PHY-1002 : len = 39528, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39584, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2409, tnet num: 500, tinst num: 296, tnode num: 3042, tedge num: 4026.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 502 nets being processed.
PHY-1001 : End global routing;  0.213477s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (109.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.030423s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.7%)

PHY-1002 : len = 15208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.847389s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (94.0%)

PHY-1002 : len = 32152, over cnt = 7(0%), over = 8, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.039851s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.4%)

PHY-1002 : len = 32128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.025819s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.0%)

PHY-1002 : len = 32128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.019747s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.1%)

PHY-1002 : len = 32128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.021276s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.4%)

PHY-1002 : len = 32128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.013050s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.7%)

PHY-1002 : len = 32136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.015043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 32136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 88% nets.
PHY-1001 :  2.344685s wall, 2.546875s user + 0.093750s system = 2.640625s CPU (112.6%)

PHY-1002 : len = 91944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 91944
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.716150s wall, 5.812500s user + 0.187500s system = 6.000000s CPU (105.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.120575s wall, 6.234375s user + 0.187500s system = 6.421875s CPU (104.9%)

RUN-1004 : used memory is 557 MB, reserved memory is 631 MB, peak memory is 806 MB
RUN-1002 : start command "report_area -io_info -file sdram_test_phy.area"
RUN-1001 : simple
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Utilization Statistics
#lut                  405   out of  19600    2.07%
#reg                  213   out of  19600    1.09%
#le                   439
  #lut only           226   out of    439   51.48%
  #reg only            34   out of    439    7.74%
  #lut&reg            179   out of    439   40.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   71   out of    243   29.22%
  #ireg                32
  #oreg                18
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1002 : start command "export_db sdram_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2409, tnet num: 500, tinst num: 296, tnode num: 3042, tedge num: 4026.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 3.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in sdram_test_phy.timing, timing summay in sdram_test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing" in  1.093978s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (104.3%)

RUN-1004 : used memory is 574 MB, reserved memory is 648 MB, peak memory is 806 MB
RUN-1002 : start command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 298
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 502, pip num: 5872
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 856 valid insts, and 16643 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file sdram_test.bit.
RUN-1003 : finish command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc" in  2.000722s wall, 6.421875s user + 0.015625s system = 6.437500s CPU (321.8%)

RUN-1004 : used memory is 575 MB, reserved memory is 648 MB, peak memory is 806 MB
RUN-1002 : start command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit" in  1.440799s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (99.8%)

RUN-1004 : used memory is 625 MB, reserved memory is 701 MB, peak memory is 806 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.060488s wall, 0.515625s user + 0.109375s system = 0.625000s CPU (8.9%)

RUN-1004 : used memory is 632 MB, reserved memory is 709 MB, peak memory is 806 MB
RUN-1003 : finish command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  9.044806s wall, 2.062500s user + 0.156250s system = 2.218750s CPU (24.5%)

RUN-1004 : used memory is 590 MB, reserved memory is 667 MB, peak memory is 806 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file seg_4.v
HDL-5007 WARNING: redeclaration of ansi port 'rst_n' is not allowed in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(26)
HDL-1007 : analyze verilog file C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v
HDL-5007 WARNING: redeclaration of ansi port 'rst_n' is not allowed in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(26)
RUN-1002 : start command "set_param rtl infer_mux on"
RUN-1002 : start command "set_param rtl infer_fsm auto"
HDL-1007 : analyze verilog file ../Command.v
HDL-1007 : analyze verilog file ../control_interface.v
HDL-1007 : analyze verilog file ../sdr_data_path.v
HDL-1007 : analyze verilog file ../sdr_sdram.v
HDL-1007 : analyze verilog file ../sdram_control.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file seg_4.v
HDL-5007 WARNING: redeclaration of ansi port 'rst_n' is not allowed in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(26)
RUN-1002 : start command "elaborate -top sdram_control"
HDL-5007 WARNING: port 'CKE' remains unconnected for this instance in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(90)
HDL-1007 : elaborate module sdram_control in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_control.v(1)
HDL-1007 : elaborate module seg4(CNT_TIME=24000000) in C:/Users/dell/Desktop/Tang_FPGA_Examples-master/3.SDRAM/SDRAM_TEST/sdram_test/seg_4.v(14)
HDL-1007 : elaborate module sdr_sdram in ../sdr_sdram.v(3)
HDL-1007 : elaborate module control_interface in ../control_interface.v(17)
HDL-1007 : elaborate module command in ../Command.v(17)
HDL-1007 : elaborate module sdr_data_path in ../sdr_data_path.v(17)
HDL-1007 : elaborate module pll1 in al_ip/pll1.v(23)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=2,CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(976)
HDL-1007 : elaborate module EG_LOGIC_ODDR in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(165)
HDL-1007 : elaborate module SDRAM in al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD4.3.949/arch/eagle_macro.v(791)
HDL-1200 : Current top model is sdram_control
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sdram_control"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "sdr_sdram"
SYN-1012 : SanityCheck: Model "command"
SYN-1012 : SanityCheck: Model "control_interface"
SYN-1012 : SanityCheck: Model "sdr_data_path"
SYN-1012 : SanityCheck: Model "pll1"
SYN-1012 : SanityCheck: Model "seg4(CNT_TIME=24000000)"
SYN-1043 : Mark pll1 as IO macro for instance bufg_feedback
SYN-1043 : Mark sdr_sdram as IO macro for instance u1
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model sdram_control
SYN-1011 : Flatten model SDRAM
SYN-1011 : Flatten model sdr_sdram
SYN-1011 : Flatten model command
SYN-1011 : Flatten model control_interface
SYN-1011 : Flatten model sdr_data_path
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model pll1
SYN-1011 : Flatten model seg4(CNT_TIME=24000000)
SYN-1016 : Merged 56 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1312/93 useful/useless nets, 1195/92 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 109 onehot mux instances.
SYN-1020 : Optimized 225 distributor mux.
SYN-1016 : Merged 379 instances.
SYN-1015 : Optimize round 1, 1031 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1055/176 useful/useless nets, 938/150 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 203 better
SYN-1014 : Optimize round 3
SYN-1032 : 1039/2 useful/useless nets, 922/16 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_sdram/ux_command/reg2_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 1030/7 useful/useless nets, 913/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 15 better
SYN-1014 : Optimize round 5
SYN-1032 : 1030/0 useful/useless nets, 913/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file sdram_test_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Gate Statistics
#Basic gates          594
  #and                 42
  #nand                 0
  #or                   8
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 26
  #bufif1              32
  #MX21               164
  #FADD                 0
  #DFF                322
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              21
#MACRO_MUX            276

RUN-1002 : start command "read_sdc sdram_test.sdc"
RUN-1002 : start command "get_ports CLKIN"
RUN-1002 : start command "create_clock -name clkin -period 41.6  -waveform 0 20.8"
RUN-1102 : create_clock: clock name: clkin, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "get_nets clk_200m"
RUN-1002 : start command "create_clock -name sd_clk -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1002 : start command "get_nets sd_clk_int"
RUN-1002 : start command "create_clock -name sd_clk1 -period 5  -waveform 0 2.5"
RUN-1102 : create_clock: clock name: sd_clk1, type: 0, period: 5000, rise: 0, fall: 2500.
RUN-1104 : Import SDC file sdram_test.sdc finished, there are 28 nets kept by constraints.
RUN-1002 : start command "read_adc sdram_test.adc"
RUN-1002 : start command "set_pin_assignment CLKIN               LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst_n                LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment test_error_led           LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment test_io               LOCATION = M4;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "export_db sdram_test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "set_param gate report simple"
RUN-1002 : start command "set_param gate auto_partition off"
RUN-1002 : start command "optimize_gate -packarea sdram_test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_EG_SDRAM_2M_32/sdram.
SYN-2001 : Map 71 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1028/0 useful/useless nets, 934/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1279/0 useful/useless nets, 1185/1 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 186 better
SYN-2501 : Optimize round 2
SYN-1032 : 1253/0 useful/useless nets, 1159/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-2501 : Inferred 6 ROM instances
SYN-2501 : Map 270 macro mux
SYN-1032 : 1932/4 useful/useless nets, 1838/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 6524, tnet num: 1926, tinst num: 1826, tnode num: 9370, tedge num: 11538.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 60 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1926 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 353 (3.80), #lev = 5 (2.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 345 (3.74), #lev = 5 (2.66)
SYN-2581 : Mapping with K=5, #lut = 345 (3.69), #lev = 5 (2.66)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1311 instances into 347 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "sdram_control" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 949/0 useful/useless nets, 860/0 useful/useless insts
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 948/0 useful/useless nets, 859/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 71 adder to BLE ...
SYN-4008 : Packed 71 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 352 LUT to BLE ...
SYN-4008 : Packed 352 LUT and 201 SEQ to BLE.
SYN-4003 : Packing 67 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (67 nodes)...
SYN-4004 : #1: Packed 16 SEQ (518 nodes)...
SYN-4005 : Packed 16 SEQ with LUT/SLICE
SYN-4006 : 138 single LUT's are left
SYN-4006 : 67 single SEQ's are left
SYN-4011 : Packing model "sdram_control" (AL_USER_NORMAL) with 403/544 primitive instances ...
SYN-4016 : Net clk_200m driven by BUFG (192 clock/control pins, 1 other pins).
SYN-4027 : Net sd_clk_int is clkc1 of pll u_sys_pll/pll_inst.
SYN-4019 : Net CLKIN_pad is refclk of pll u_sys_pll/pll_inst.
SYN-4020 : Net CLKIN_pad is fbclk of pll u_sys_pll/pll_inst.
SYN-4025 : Tag rtl::Net CLKIN_pad as clock net
SYN-4025 : Tag rtl::Net clk_200m as clock net
SYN-4025 : Tag rtl::Net sd_clk_int as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1002 : start command "report_area -file sdram_test_gate.area"
RUN-1001 : simple
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Utilization Statistics
#lut                  521   out of  19600    2.66%
#reg                  268   out of  19600    1.37%
#le                   562
  #lut only           294   out of    562   52.31%
  #reg only            41   out of    562    7.30%
  #lut&reg            227   out of    562   40.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   71   out of    243   29.22%
  #ireg                32
  #oreg                22
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1003 : finish command "optimize_gate -packarea sdram_test_gate.area" in  9.195783s wall, 9.031250s user + 0.218750s system = 9.250000s CPU (100.6%)

RUN-1004 : used memory is 590 MB, reserved memory is 667 MB, peak memory is 806 MB
RUN-1002 : start command "export_db sdram_test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 361 instances
RUN-1001 : 143 mslices, 142 lslices, 71 pads, 0 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 361 nets have 2 pins
RUN-1001 : 213 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2953, tnet num: 648, tinst num: 359, tnode num: 3720, tedge num: 4975.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 359 instances, 285 slices, 12 macros(63 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036834s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (127.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 207689
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(595): len = 157384, overlap = 0
PHY-3002 : Step(596): len = 127791, overlap = 0
PHY-3002 : Step(597): len = 109360, overlap = 0
PHY-3002 : Step(598): len = 96622.6, overlap = 0
PHY-3002 : Step(599): len = 87637, overlap = 0
PHY-3002 : Step(600): len = 80450.8, overlap = 2.75
PHY-3002 : Step(601): len = 73193.3, overlap = 7.75
PHY-3002 : Step(602): len = 67412.6, overlap = 9.5
PHY-3002 : Step(603): len = 60404.3, overlap = 12.25
PHY-3002 : Step(604): len = 53488.4, overlap = 14.5
PHY-3002 : Step(605): len = 48416.2, overlap = 16.5
PHY-3002 : Step(606): len = 42643.5, overlap = 18
PHY-3002 : Step(607): len = 39399.6, overlap = 22.25
PHY-3002 : Step(608): len = 37326.2, overlap = 23.5
PHY-3002 : Step(609): len = 34726, overlap = 23
PHY-3002 : Step(610): len = 33980.6, overlap = 25
PHY-3002 : Step(611): len = 33275.5, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000201757
PHY-3002 : Step(612): len = 32845.5, overlap = 25.5
PHY-3002 : Step(613): len = 32567, overlap = 23.25
PHY-3002 : Step(614): len = 31811.3, overlap = 16.75
PHY-3002 : Step(615): len = 31585.8, overlap = 10.75
PHY-3002 : Step(616): len = 31601.2, overlap = 11.75
PHY-3002 : Step(617): len = 31317, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000403513
PHY-3002 : Step(618): len = 31268.5, overlap = 10.25
PHY-3002 : Step(619): len = 31268.5, overlap = 10.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000807027
PHY-3002 : Step(620): len = 31211.5, overlap = 10
PHY-3002 : Step(621): len = 31237.2, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003641s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.13546e-06
PHY-3002 : Step(622): len = 31111.2, overlap = 19.75
PHY-3002 : Step(623): len = 31111.2, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.27092e-06
PHY-3002 : Step(624): len = 31028.1, overlap = 19.75
PHY-3002 : Step(625): len = 31004.5, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25418e-05
PHY-3002 : Step(626): len = 30935.5, overlap = 19.75
PHY-3002 : Step(627): len = 30935.5, overlap = 19.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.5754e-06
PHY-3002 : Step(628): len = 30934.1, overlap = 27.75
PHY-3002 : Step(629): len = 30934.1, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15081e-06
PHY-3002 : Step(630): len = 30977.4, overlap = 26.5
PHY-3002 : Step(631): len = 31094.3, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64384e-05
PHY-3002 : Step(632): len = 31289.1, overlap = 25.5
PHY-3002 : Step(633): len = 31790.4, overlap = 24.75
PHY-3002 : Step(634): len = 32019.5, overlap = 23.25
PHY-3002 : Step(635): len = 32093.8, overlap = 22
PHY-3002 : Step(636): len = 32201.3, overlap = 21.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.28767e-05
PHY-3002 : Step(637): len = 32281, overlap = 21.75
PHY-3002 : Step(638): len = 32411.4, overlap = 21
PHY-3002 : Step(639): len = 32799, overlap = 19
PHY-3002 : Step(640): len = 32787.6, overlap = 18
PHY-3002 : Step(641): len = 32826.7, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.57534e-05
PHY-3002 : Step(642): len = 33388.7, overlap = 16
PHY-3002 : Step(643): len = 33836.2, overlap = 14.5
PHY-3002 : Step(644): len = 33902.4, overlap = 13.75
PHY-3002 : Step(645): len = 33898.9, overlap = 13
PHY-3002 : Step(646): len = 33941.7, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034099s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (183.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000296932
PHY-3002 : Step(647): len = 38367.5, overlap = 6
PHY-3002 : Step(648): len = 37838.3, overlap = 8.25
PHY-3002 : Step(649): len = 36839.3, overlap = 10.25
PHY-3002 : Step(650): len = 36295.4, overlap = 12.5
PHY-3002 : Step(651): len = 35947.7, overlap = 14.25
PHY-3002 : Step(652): len = 35719.8, overlap = 14.75
PHY-3002 : Step(653): len = 35561.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000593865
PHY-3002 : Step(654): len = 35862.1, overlap = 14.75
PHY-3002 : Step(655): len = 35938.3, overlap = 13.25
PHY-3002 : Step(656): len = 35974.8, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00118773
PHY-3002 : Step(657): len = 36104.2, overlap = 12.75
PHY-3002 : Step(658): len = 36151.6, overlap = 13.25
PHY-3002 : Step(659): len = 36179.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006878s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 38550.8, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 4.
PHY-3001 : Final: Len = 38604.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.505688s wall, 2.171875s user + 0.875000s system = 3.046875s CPU (202.4%)

RUN-1004 : used memory is 591 MB, reserved memory is 667 MB, peak memory is 806 MB
RUN-1002 : start command "set_param route opt_timing high"
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.949/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 307 to 257
PHY-1001 : Pin misalignment score is improved from 257 to 252
PHY-1001 : Pin misalignment score is improved from 252 to 252
PHY-1001 : Pin local connectivity score is improved from 40 to 1
PHY-1001 : Pin misalignment score is improved from 271 to 263
PHY-1001 : Pin misalignment score is improved from 263 to 263
PHY-1001 : Pin local connectivity score is improved from 8 to 1
PHY-1001 : End pin swap;  0.127939s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (109.9%)

PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 361 instances
RUN-1001 : 143 mslices, 142 lslices, 71 pads, 0 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 361 nets have 2 pins
RUN-1001 : 213 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 46576, over cnt = 76(0%), over = 89, worst = 3
PHY-1002 : len = 46808, over cnt = 27(0%), over = 34, worst = 3
PHY-1002 : len = 46856, over cnt = 27(0%), over = 32, worst = 2
PHY-1002 : len = 47328, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2953, tnet num: 648, tinst num: 359, tnode num: 3720, tedge num: 4975.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 650 nets being processed.
PHY-1001 : End global routing;  0.237155s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.032741s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (143.2%)

PHY-1002 : len = 20056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.960108s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (97.6%)

PHY-1002 : len = 41600, over cnt = 24(0%), over = 26, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.189206s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (115.6%)

PHY-1002 : len = 41256, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.040466s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.2%)

PHY-1002 : len = 41256, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.053537s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.6%)

PHY-1002 : len = 41232, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.017211s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 41232, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.013935s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 41232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 89% nets.
PHY-1001 :  2.525869s wall, 2.890625s user + 0.078125s system = 2.968750s CPU (117.5%)

PHY-1002 : len = 115288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 115288
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.296627s wall, 6.546875s user + 0.250000s system = 6.796875s CPU (107.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.733378s wall, 6.968750s user + 0.250000s system = 7.218750s CPU (107.2%)

RUN-1004 : used memory is 601 MB, reserved memory is 675 MB, peak memory is 848 MB
RUN-1002 : start command "report_area -io_info -file sdram_test_phy.area"
RUN-1001 : simple
IO Statistics
#IO                    16
  #input                2
  #output              14
  #inout                0

Utilization Statistics
#lut                  521   out of  19600    2.66%
#reg                  268   out of  19600    1.37%
#le                   562
  #lut only           294   out of    562   52.31%
  #reg only            41   out of    562    7.30%
  #lut&reg            227   out of    562   40.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   71   out of    243   29.22%
  #ireg                32
  #oreg                22
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1002 : start command "export_db sdram_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sdram_control.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2953, tnet num: 648, tinst num: 359, tnode num: 3720, tedge num: 4975.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 18 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLKIN_pad will be routed on clock mesh
PHY-1001 : clock net clk_200m will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net sd_clk_int will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 3.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in sdram_test_phy.timing, timing summay in sdram_test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file sdram_test_phy.timing" in  1.118654s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (100.6%)

RUN-1004 : used memory is 614 MB, reserved memory is 688 MB, peak memory is 848 MB
RUN-1002 : start command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 361
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 650, pip num: 7239
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 931 valid insts, and 20505 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file sdram_test.bit.
RUN-1003 : finish command "bitgen -bit sdram_test.bit -version 0X0000 -g ucode:00000000000000000000000000000000 -f sdram_test.btc" in  2.144919s wall, 7.187500s user + 0.046875s system = 7.234375s CPU (337.3%)

RUN-1004 : used memory is 615 MB, reserved memory is 688 MB, peak memory is 848 MB
RUN-1002 : start command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit sdram_test.bit" in  1.534189s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (99.8%)

RUN-1004 : used memory is 646 MB, reserved memory is 722 MB, peak memory is 848 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.185001s wall, 0.484375s user + 0.203125s system = 0.687500s CPU (9.6%)

RUN-1004 : used memory is 653 MB, reserved memory is 731 MB, peak memory is 848 MB
RUN-1003 : finish command "download -bit sdram_test.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  9.262447s wall, 2.109375s user + 0.281250s system = 2.390625s CPU (25.8%)

RUN-1004 : used memory is 611 MB, reserved memory is 688 MB, peak memory is 848 MB
GUI-1001 : Download success!
