
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007465                       # Number of seconds simulated
sim_ticks                                  7465459500                       # Number of ticks simulated
final_tick                                 7465459500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 349287                       # Simulator instruction rate (inst/s)
host_op_rate                                   349361                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              102306232                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681600                       # Number of bytes of host memory used
host_seconds                                    72.97                       # Real time elapsed on the host
sim_insts                                    25488059                       # Number of instructions simulated
sim_ops                                      25493471                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           32000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           13632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        42176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              87808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        32000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32000                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1372                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            4286407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            1826010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       5649485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              11761902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       4286407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4286407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           4286407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           1826010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      5649485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11761902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  87872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   87872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7465450500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    312.442804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.102081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.696112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           56     20.66%     20.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          123     45.39%     66.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23      8.49%     74.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      2.95%     77.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      3.69%     81.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.32%     84.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.85%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.48%     87.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33     12.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          271                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     42843914                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                68587664                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31204.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49954.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        11.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     11.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    5437327.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   440220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6047580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             12160950                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1056960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        46745700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        17896800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1752174240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1854596310                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            248.423581                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           7435977250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1777000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7316000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7286921500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     46609993                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      20312250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    102522757                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1142400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   588225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3748500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         57161520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             16494660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1690560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       225623670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        59773440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1628625900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1994848875                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            267.210443                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           7424867500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1915000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24210000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6774436000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    155653761                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      14467000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    494777739                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  851514                       # Number of BP lookups
system.cpu.branchPred.condPredicted            731739                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18422                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               799923                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  796701                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.597211                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   49649                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             134                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              116                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           51                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert            0                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         14930920                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              30736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       26375697                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      851514                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             846368                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      14834673                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   37276                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  296                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          600                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   7389772                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   313                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           14884943                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.772491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.133939                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1711274     11.50%     11.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6514286     43.76%     55.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   109009      0.73%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6550374     44.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14884943                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.057030                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.766515                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1099350                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4771236                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7597588                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1398404                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18365                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               777868                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   280                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               25789428                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                108087                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  18365                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1854819                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3419291                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4407                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7932625                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1655436                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25774621                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  7526                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1008174                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7161                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               65                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            26909714                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              47456039                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         32680759                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups          3296860                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps              26647177                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   262537                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                115                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3040666                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8784609                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1547249                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1458475                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           319112                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25707298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  61                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  25565157                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1294                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          213887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       282464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14884943                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.717518                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.903672                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1382532      9.29%      9.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4274438     28.72%     38.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6745105     45.31%     83.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2130964     14.32%     97.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              351903      2.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14884943                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  860592     31.01%     31.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    415      0.01%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       2      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    9      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     13      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1812963     65.34%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                100817      3.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                22      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13810505     54.02%     54.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                65657      0.26%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   197      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              640000      2.50%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  20      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               32000      0.13%     56.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             640000      2.50%     59.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               32000      0.13%     59.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              32025      0.13%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   51      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   88      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   88      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  67      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8767246     34.29%     93.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1545191      6.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25565157                       # Type of FU issued
system.cpu.iq.rate                           1.712229                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2774812                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.108539                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           60825803                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          21920510                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     21559188                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               24343091                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3060203                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        70937                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2910                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            52                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18365                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3190                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25723450                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8784609                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1547249                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 60                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            228                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          17583                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          617                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                18200                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              25546793                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8750454                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18364                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         16091                       # number of nop insts executed
system.cpu.iew.exec_refs                     10295305                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   828655                       # Number of branches executed
system.cpu.iew.exec_stores                    1544851                       # Number of stores executed
system.cpu.iew.exec_rate                     1.710999                       # Inst execution rate
system.cpu.iew.wb_sent                       25527972                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      25527804                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  22438953                       # num instructions producing a value
system.cpu.iew.wb_consumers                  26714547                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.709727                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.839953                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          163544                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18149                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14863388                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.716265                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.797745                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8145745     54.80%     54.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2160708     14.54%     69.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2038984     13.72%     83.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        51627      0.35%     83.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        48842      0.33%     83.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15843      0.11%     83.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17394      0.12%     83.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       336953      2.27%     86.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2047292     13.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14863388                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             25504099                       # Number of instructions committed
system.cpu.commit.committedOps               25509511                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       10258011                       # Number of memory references committed
system.cpu.commit.loads                       8713672                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.branches                     826140                       # Number of branches committed
system.cpu.commit.vec_insts                   3968598                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  23421793                       # Number of committed integer instructions.
system.cpu.commit.function_calls                48616                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           22      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13810103     54.14%     54.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           64845      0.25%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              196      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         640000      2.51%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             20      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          32000      0.13%     57.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        640000      2.51%     59.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          32000      0.13%     59.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         32020      0.13%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              51      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              88      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              88      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             67      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8713672     34.16%     93.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1544339      6.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          25509511                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2047292                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     38489008                       # The number of ROB reads
system.cpu.rob.rob_writes                    51367668                       # The number of ROB writes
system.cpu.timesIdled                             398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    25488059                       # Number of Instructions Simulated
system.cpu.committedOps                      25493471                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.585801                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.585801                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.707066                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.707066                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 32368488                       # number of integer regfile reads
system.cpu.int_regfile_writes                19909173                       # number of integer regfile writes
system.cpu.vec_regfile_reads                  3296729                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 3296423                       # number of vector regfile writes
system.cpu.cc_regfile_reads                   2131107                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2131313                       # number of cc regfile writes
system.cpu.misc_regfile_reads                31449295                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1344101                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               212                       # number of replacements
system.cpu.dcache.tags.tagsinuse           783.961953                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7233056                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1018                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           7105.163065                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   783.961953                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.765588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.765588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          779                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14470256                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14470256                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      5690000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5690000                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1542985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1542985                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           35                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       7232985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7232985                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7232985                       # number of overall hits
system.cpu.dcache.overall_hits::total         7232985                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           242                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1319                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1319                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1561                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1561                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1561                       # number of overall misses
system.cpu.dcache.overall_misses::total          1561                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     14396000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14396000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     56179468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     56179468                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       152500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       152500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     70575468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     70575468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     70575468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     70575468                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      5690242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5690242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1544304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1544304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7234546                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7234546                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7234546                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7234546                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000854                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000854                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000216                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000216                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000216                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000216                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59487.603306                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59487.603306                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42592.470053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42592.470053                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        76250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45211.702755                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45211.702755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45211.702755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45211.702755                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6528                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              45                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   145.066667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu.dcache.writebacks::total               212                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           61                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          483                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          544                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          544                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          181                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          836                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          836                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1017                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10118000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10118000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     18140469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18140469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        73000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        73000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     28258469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28258469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     28258469                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28258469                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000141                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000141                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000141                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55900.552486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55900.552486                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21699.125598                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21699.125598                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        73000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27786.105211                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27786.105211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27786.105211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27786.105211                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               212                       # number of replacements
system.cpu.icache.tags.tagsinuse           361.780578                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7389036                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               619                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11937.053312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   361.780578                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.706603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14780157                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14780157                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      7389036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7389036                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       7389036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7389036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      7389036                       # number of overall hits
system.cpu.icache.overall_hits::total         7389036                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          733                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           733                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          733                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            733                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          733                       # number of overall misses
system.cpu.icache.overall_misses::total           733                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     49251984                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49251984                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     49251984                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49251984                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     49251984                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49251984                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      7389769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7389769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      7389769                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7389769                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      7389769                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7389769                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000099                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000099                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67192.338336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67192.338336                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 67192.338336                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67192.338336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 67192.338336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67192.338336                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        18171                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               168                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   108.160714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          212                       # number of writebacks
system.cpu.icache.writebacks::total               212                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          113                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          113                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          620                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          620                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          620                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          620                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          620                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     42942986                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42942986                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     42942986                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42942986                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     42942986                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42942986                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69262.880645                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69262.880645                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69262.880645                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69262.880645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69262.880645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69262.880645                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued             4785                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                4803                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   397                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   103.750474                       # Cycle average of tags in use
system.l2.tags.total_refs                         170                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       158                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.075949                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       77.844663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    25.905811                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.003166                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000793                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.004028                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17552                       # Number of tag accesses
system.l2.tags.data_accesses                    17552                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          160                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              160                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          261                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              261                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   727                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data             72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                72                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   119                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   799                       # number of demand (read+write) hits
system.l2.demand_hits::total                      918                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  119                       # number of overall hits
system.l2.overall_hits::cpu.data                  799                       # number of overall hits
system.l2.overall_hits::total                     918                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              501                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             110                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 501                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 219                       # number of demand (read+write) misses
system.l2.demand_misses::total                    720                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                501                       # number of overall misses
system.l2.overall_misses::cpu.data                219                       # number of overall misses
system.l2.overall_misses::total                   720                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     12133500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12133500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     41518000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41518000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      9437500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9437500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      41518000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      21571000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         63089000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     41518000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     21571000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        63089000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          160                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          160                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          261                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          261                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               620                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1018                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1638                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              620                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1018                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1638                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.130383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.130383                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.808065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.808065                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.604396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.604396                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.808065                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.215128                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.439560                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.808065                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.215128                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.439560                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 111316.513761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111316.513761                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82870.259481                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82870.259481                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85795.454545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85795.454545                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82870.259481                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 98497.716895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87623.611111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82870.259481                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 98497.716895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87623.611111                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          711                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            711                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            108                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          501                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          105                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               714                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1425                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     57136164                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     57136164                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11470000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11470000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     38518000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38518000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      8489000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8489000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     38518000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     19959000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58477000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     38518000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     19959000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     57136164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    115613164                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.129187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.129187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.808065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.808065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.576923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576923                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.808065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.209234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.435897                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.808065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.209234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869963                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 80360.286920                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80360.286920                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 106203.703704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106203.703704                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76882.235529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76882.235529                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80847.619048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80847.619048                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76882.235529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 93704.225352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81900.560224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76882.235529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 93704.225352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 80360.286920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81132.044912                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1373                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           15                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1264                       # Transaction distribution
system.membus.trans_dist::ReadExReq               108                       # Transaction distribution
system.membus.trans_dist::ReadExResp              108                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1265                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        87808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   87808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1373                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1938781                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7238542                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         2062                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             52                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           52                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7465459500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          160                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          264                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              821                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              836                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             836                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           620                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          182                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        78720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 131904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             821                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2459                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028060                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165178                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2390     97.19%     97.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     69      2.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2459                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1455000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            928500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1527998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
