@ARTICLE{nicolici,
author={Ho Fai Ko and Nicolici, N.},
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, title={Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug},
year={2009},
month={feb. },
volume={28},
number={2},
pages={285 -297},
keywords={Si;data acquisition;digital integrated circuits;embedded logic analysis;silicon debug;state restoration;trace-signal selection;data acquisition;digital integrated circuits;elemental semiconductors;logic analysers;signal restoration;silicon;},
doi={10.1109/TCAD.2008.2009158},
ISSN={0278-0070},}

@article{Patra2007,
 author = {Patra, Priyadarsan},
 title = {On the Cusp of a Validation Wall},
 journal = {IEEE Des. Test},
 issue_date = {March 2007},
 volume = {24},
 number = {2},
 month = mar,
 year = {2007},
 issn = {0740-7475},
 pages = {193--196},
 numpages = {4},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
 keywords = {logic, low DPM, modular validation, validation wall, validation wall, logic, low DPM, virtual platform, modular validation, virtual platform},
} 

@misc{gem5,
    title = {The gem5 Simulator: A modular platform for computer-system architecture research},
    howpublished = {{http://www.gem5.org/docs/html/gem5MemorySystem.html}},
}

@INPROCEEDINGS{basu,
author={Basu, K. and Mishra, P.},
booktitle={VLSI Design (VLSI Design), 2011 24th International Conference on}, title={Efficient Trace Signal Selection for Post Silicon Validation and Debug},
year={2011},
month={jan.},
volume={},
number={},
pages={352 -357},
keywords={debug;design errors;integrated circuit design;post silicon validation;signal restoration;signals reconstruction;trace signal selection;integrated circuit design;signal reconstruction;},
doi={10.1109/VLSID.2011.14},
ISSN={1063-9667},}
}

@INPROCEEDINGS{Krstic14HOST, 
author={Krstic, S. and Jin Yang and Palmer, D.W. and Osborne, R.B. and Talmor, E.}, 
booktitle={Hardware-Oriented Security and Trust (HOST), 2014 IEEE International Symposium on}, 
title={Security of SoC firmware load protocols}, 
year={2014}, 
month={May}, 
pages={70-75}, 
keywords={cryptographic protocols;firmware;system-on-chip;IP blocks;SoC firmware load protocol security;security architecture;security sensitive firmware load protocols;systems-on-a-chip;tool-supported specification;validation technology;Authentication;Hardware;IP networks;Load modeling;Protocols;System-on-chip}, 
doi={10.1109/HST.2014.6855571},
}
@inproceedings{Dehbash2014,
 author = {Dehbashi, Mehdi and Fey, Gšrschwin},
 title = {Transaction-Based Online Debug for NoC-Based Multiprocessor SoCs},
 booktitle = {Proceedings of the 2014 22Nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing},
 series = {PDP '14},
 year = {2014},
 isbn = {978-1-4799-2729-6},
 pages = {400--404},
 numpages = {5},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {transaction-based online debug, system-on-chip (SoC), network-on-chip (NoC)},
} 
@inproceedings{Abarbanel2014DAC,
 author = {Abarbanel, Yael and Singerman, Eli and Vardi, Moshe Y.},
 title = {Validation of SoC Firmware-Hardware Flows: Challenges and Solution Directions},
 booktitle = {Proceedings of the The 51st Annual Design Automation Conference on Design Automation Conference},
 series = {DAC '14},
 year = {2014},
 isbn = {978-1-4503-2730-5},
 location = {San Francisco, CA, USA},
 pages = {2:1--2:4},
 articleno = {2},
 numpages = {4},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Debug, Flows, Formal Analysis, Hardware-Software co-validation, Simulation, SoC, Validation, Virtual Platform},
} 
@ARTICLE{Murata89, 
author={Murata, T.}, 
journal={Proceedings of the IEEE}, 
title={Petri nets: Properties, analysis and applications}, 
year={1989}, 
volume={77}, 
number={4}, 
pages={541-580}, 
keywords={Petri nets;logic programming;stochastic processes;Petri nets;behavioural properties;concurrent system model;high-level nets;logic programming;marked graphs;performance modeling;reachability criteria;stochastic nets;structural properties;subclasses;Books;Equations;History;Information processing;Logic programming;Mathematical model;Petri nets;Power system modeling;Stochastic processes;Stochastic systems}, 
doi={10.1109/5.24143}, 
ISSN={0018-9219}, 
month={Apr},
}

@inproceedings{Gharehbaghi2012ISQED,
  author    = {Amir Masoud Gharehbaghi and
               Masahiro Fujita},
  title     = {Transaction-based post-silicon debug of many-core System-on-Chips},
  booktitle = {ISQED},
  year      = {2012},
  pages     = {702-708},
  misc		= {not well written, only showed simulation results},
}
@article{Binkert2011,
 author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and Wood, David A.},
 title = {The Gem5 Simulator},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2011},
 volume = {39},
 number = {2},
 month = aug,
 year = {2011},
 issn = {0163-5964},
 pages = {1--7},
 numpages = {7},
} 
@inproceedings{Singerman2011DAC,
 author = {Singerman, Eli and Abarbanel, Yael and Baartmans, Sean},
 title = {Transaction Based Pre-to-post Silicon Validation},
 booktitle = {Proceedings of the 48th Design Automation Conference},
 series = {DAC '11},
 year = {2011},
 isbn = {978-1-4503-0636-2},
 location = {San Diego, California},
 pages = {564--568},
 numpages = {5},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {DFx, silicon coverage, silicon debug, test suite optimization, transaction},
} 

@inproceedings{Gharehbaghi2009ICCD,
 author = {Gharehbaghi, Amir Masoud and Fujita, Masahiro},
 title = {Transaction-based Debugging of System-on-chips with Patterns},
 booktitle = {Proceedings of the 2009 IEEE International Conference on Computer Design},
 series = {ICCD'09},
 year = {2009},
 isbn = {978-1-4244-5029-9},
 location = {Lake Tahoe, California, USA},
 pages = {186--192},
 numpages = {7},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
}
@inproceedings{Vermeulen2009VLSI-DAT,
 author = {Vermeulen, Bart and Goossens, Kees},
 title = {A Network-on-Chip monitoring infrastructure for communication-centric debug of embedded multi-processor SoCs},
 booktitle = {VLSI Design, Automation and Test, 2009. VLSI-DAT '09. International Symposium on},
 series = {VLSI-DAT '09},
 year = {2009},
 pages = {183--186},
 numpages = {4},
} 
@inproceedings{Goossens2009DATE,
 author = {Goossens, Kees and Vermeulen, Bart and Nejad, Ashkan Beyranvand},
 title = {A High-level Debug Environment for Communication-centric Debug},
 booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe},
 series = {DATE '09},
 year = {2009},
 isbn = {978-3-9810801-5-5},
 location = {Nice, France},
 pages = {202--207},
 numpages = {6},
 publisher = {European Design and Automation Association},
 address = {3001 Leuven, Belgium, Belgium},
} 

@inproceedings{Goossens2007NOCS,
 author = {Goossens, Kees and Vermeulen, Bart and Steeden, Remco van and Bennebroek, Martijn},
 title = {Transaction-Based Communication-Centric Debug},
 booktitle = {Proceedings of the First International Symposium on Networks-on-Chip},
 series = {NOCS '07},
 year = {2007},
 isbn = {0-7695-2773-6},
 pages = {95--106},
 numpages = {12},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}
@inproceedings{Boule2007ISQED,
 author = {Boule, Marc and Chenard, Jean-Samuel and Zilic, Zeljko},
 title = {Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis},
 booktitle = {Proceedings of the 8th International Symposium on Quality Electronic Design},
 series = {ISQED '07},
 year = {2007},
 isbn = {0-7695-2795-7},
 pages = {613--620},
 numpages = {8},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@incollection{Damm99,
author={Damm, Werner and Harel, David},
year={1999},
isbn={978-1-4757-5266-3},
booktitle={Formal Methods for Open Object-Based Distributed Systems},
volume={10},
series={IFIP â€” The International Federation for Information Processing},
editor={Ciancarini, Paolo and Fantechi, Alessandro and Gorrieri, Robert},
title={Lscâ€™s: Breathing Life Into Message Sequence Charts},
publisher={Springer US},
pages={293-311},
language={English}
}



@inproceedings{forestMa,
 author = {Ma, Sai and Pal, Debjit and Jiang, Rui and Ray, Sandip and Vasudevan, Shobha},
 title = {Can'T See the Forest for the Trees: State Restoration's Limitations in Post-silicon Trace Signal Selection},
 booktitle = {Proceedings of the IEEE/ACM International Conference on Computer-Aided Design},
 series = {ICCAD '15},
 year = {2015},
 isbn = {978-1-4673-8389-9},
 location = {Austin, TX, USA},
 pages = {1--8},
 numpages = {8},
 url = {http://dl.acm.org/citation.cfm?id=2840819.2840820},
 acmid = {2840820},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
} 

@article{qed,
  title={Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection},
  author={Lin, Dongyang and Hong, Tianqi and Li, Yanjing and Eswaran, S and Kumar, Sudhakar and Fallah, Farzan and Hakim, Nagib and Gardner, Donald S and Mitra, Subhasish},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={33},
  number={10},
  pages={1573--1590},
  year={2014},
  publisher={IEEE}
}


@inproceedings{commonplatform,
  title={A common platform for bridging pre-and post-silicon verification in mixed-signal designs},
  author={Widhalm, Dominik and Tauner, Stefan and Horauer, Martin and Schumacher, Achim and Haggenmiller, Alexander},
  booktitle={Instrumentation and Measurement Technology Conference (I2MTC), 2015 IEEE International},
  pages={1584--1589},
  year={2015},
  organization={IEEE}
}


@ARTICLE{validationWall, 
author={P. Patra}, 
journal={IEEE Design Test of Computers}, 
title={On the cusp of a validation wall}, 
year={2007}, 
volume={24}, 
number={2}, 
pages={193-196}, 
keywords={formal specification;formal verification;postsilicon validation;product specifications;reference specifications;Circuit testing;Computer architecture;Computer bugs;Debugging;Energy management;Fasteners;Logic;Observability;Silicon;Turning;logic;low DPM;modular validation;validation wall;virtual platform}, 
doi={10.1109/MDT.2007.54}, 
ISSN={0740-7475}, 
month={March},}

@inproceedings{fw,
 author = {Abarbanel, Yael and Singerman, Eli and Vardi, Moshe Y.},
 title = {Validation of SoC Firmware-Hardware Flows: Challenges and Solution Directions},
 booktitle = {Proceedings of the 51st Annual Design Automation Conference},
 series = {DAC '14},
 year = {2014},
 isbn = {978-1-4503-2730-5},
 location = {San Francisco, CA, USA},
 pages = {2:1--2:4},
 articleno = {2},
 numpages = {4},
 url = {http://doi.acm.org/10.1145/2593069.2596692},
 doi = {10.1145/2593069.2596692},
 acmid = {2596692},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Debug, Emulation, FPGA, Flows, Formal Analysis, Hardware-Software co-validation, Simulation, SoC, Validation, Virtual Platform},
} 


@INPROCEEDINGS{Harel03,
    author = {David Harel and P. S. Thiagarajan},
    title = {Message Sequence Charts},
    booktitle = {In UML for Real: Design of Embedded Real-Time Systems},
    year = {2003},
    pages = {77--105},
    publisher = {Kluwer Academic Publishers}
}
