{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 17:51:31 2017 " "Info: Processing started: Tue Nov 07 17:51:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK audio.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at audio.v(54): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "audio.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK audio.v(55) " "Warning (10236): Verilog HDL Implicit Net warning at audio.v(55): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "audio.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "VGA_CLK audio.v(56) " "Warning (10236): Verilog HDL Implicit Net warning at audio.v(56): created implicit net for \"VGA_CLK\"" {  } { { "audio.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Info: Found entity 1: audio" {  } { { "audio.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Info: Found entity 1: audio_clock" {  } { { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio_clock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_converter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Info: Found entity 1: audio_converter" {  } { { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio_converter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Info: Found entity 1: hex_7seg" {  } { { "hex_7seg.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/hex_7seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_AV_Config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/I2C_AV_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Audio_PLL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EqualizerTransposed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file EqualizerTransposed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EqualizerTransposed-fpga " "Info: Found design unit 1: EqualizerTransposed-fpga" {  } { { "EqualizerTransposed.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/EqualizerTransposed.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 EqualizerTransposed " "Info: Found entity 1: EqualizerTransposed" {  } { { "EqualizerTransposed.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/EqualizerTransposed.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Equalizer.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file Equalizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_int " "Info: Found design unit 1: eight_bit_int" {  } { { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Equalizer-flex " "Info: Found design unit 2: Equalizer-flex" {  } { { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Equalizer " "Info: Found entity 1: Equalizer" {  } { { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio " "Info: Elaborating entity \"audio\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST audio.v(36) " "Warning (10036): Verilog HDL or VHDL warning at audio.v(36): object \"RST\" assigned a value but never read" {  } { { "audio.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "audio.v" "r0" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "audio.v" "p1" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/VGA_Audio_PLL.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/VGA_Audio_PLL.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "audio.v" "u3" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/I2C_AV_Config.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock audio_clock:u4 " "Info: Elaborating entity \"audio_clock\" for hierarchy \"audio_clock:u4\"" {  } { { "audio.v" "u4" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_converter audio_converter:u5 " "Info: Elaborating entity \"audio_converter\" for hierarchy \"audio_converter:u5\"" {  } { { "audio.v" "u5" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg hex_7seg:d7 " "Info: Elaborating entity \"hex_7seg\" for hierarchy \"hex_7seg:d7\"" {  } { { "audio.v" "d7" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/audio.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
