-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.2
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity median_filter_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (11 downto 0);
    src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_data_stream_0_V_empty_n : IN STD_LOGIC;
    src_data_stream_0_V_read : OUT STD_LOGIC;
    dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_data_stream_0_V_full_n : IN STD_LOGIC;
    dst_data_stream_0_V_write : OUT STD_LOGIC );
end;


architecture behav of median_filter_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal t_V_reg_605 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_bdd_39 : BOOLEAN;
    signal op2_assign_fu_621_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_assign_reg_3712 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_assign_2_fu_631_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_assign_2_reg_3717 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_addr_i_i_fu_637_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_addr_i_i_reg_3722 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_addr_i_i1_fu_643_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_addr_i_i1_reg_3727 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_V_fu_658_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_reg_3735 : STD_LOGIC_VECTOR (11 downto 0);
    signal not_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_reg_3740 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp6_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp6_reg_3745 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_reg_3750 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_3755 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_reg_3760 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal tmp_3_reg_3773 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_3795 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_83 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it22 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it23 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it24 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it25 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it26 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it27 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it28 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it29 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it30 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it31 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it32 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it33 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it34 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it35 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it36 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it37 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it38 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it39 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it40 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it41 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it42 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it43 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it44 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it45 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it46 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it47 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it48 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it49 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it50 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it51 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it52 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond_reg_3804 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_199 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it53 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_2_reg_3760_pp0_it1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3773_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_713_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal not4_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not4_reg_3782 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3782_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3795_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_reg_3799 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3799_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3804_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal return_value_25_reg_3813 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_1_addr_reg_3819 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_2_addr_reg_3825 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_3_addr_reg_3831 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_4_addr_reg_3837 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_5_addr_reg_3843 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_6_addr_reg_3849 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_7_addr_reg_3855 : STD_LOGIC_VECTOR (10 downto 0);
    signal not_tmp_s_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_s_reg_3861 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_1_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_1_reg_3866 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_0_1_fu_832_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_0_1_reg_3871 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_0_2_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_2_reg_3876 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_3_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_3_reg_3881 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_4_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_4_reg_3886 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_reg_3886_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_5_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_5_reg_3891 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_0_5_reg_3891_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_6_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_6_reg_3896 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_0_6_reg_3896_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_0_6_reg_3896_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_7_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_7_reg_3901 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_0_7_reg_3901_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_0_7_reg_3901_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_8_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_0_8_reg_3906 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_0_8_reg_3906_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_0_8_reg_3906_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_3_fu_1014_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_3_reg_3911 : STD_LOGIC_VECTOR (2 downto 0);
    signal lineBuff7_load_reg_3917 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff6_load_reg_3922 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff5_load_reg_3927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff4_load_reg_3932 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff3_load_reg_3937 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it23 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it24 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it25 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it26 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it27 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff2_load_reg_3942 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it23 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it24 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it25 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it26 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it27 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it28 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it29 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it30 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it31 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it32 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it33 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff1_load_reg_3947 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it23 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it24 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it25 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it26 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it27 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it28 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it29 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it30 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it31 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it32 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it33 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it34 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it35 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it36 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it37 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it38 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it39 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff0_load_reg_3952 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it23 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it24 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it25 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it26 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it27 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it28 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it29 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it30 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it31 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it32 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it33 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it34 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it35 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it36 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it37 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it38 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it39 : STD_LOGIC_VECTOR (7 downto 0);
    signal countOnes_5_fu_1062_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_5_reg_3957 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_0_6_fu_1069_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_0_6_reg_3962 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_8_fu_1133_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_8_reg_3967 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_60_1_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_reg_3973 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_1_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_1_reg_3978 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_2_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_2_reg_3983 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_2_reg_3983_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_3_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_3_reg_3988 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_3_reg_3988_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_4_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_4_reg_3993 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_4_reg_3993_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_5_fu_1170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_5_reg_3998 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_5_reg_3998_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_5_reg_3998_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_6_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_6_reg_4003 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_6_reg_4003_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_6_reg_4003_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_7_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_7_reg_4008 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_7_reg_4008_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_7_reg_4008_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_7_reg_4008_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_8_fu_1188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_1_8_reg_4013 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_fu_1272_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_reg_4018 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_61_1_2_fu_1279_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_61_1_2_reg_4023 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_82_fu_1309_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_82_reg_4028 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_84_fu_1337_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_84_reg_4034 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_85_fu_1349_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_85_reg_4040 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_1_8_fu_1355_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_1_8_reg_4045 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_87_fu_1408_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_87_reg_4050 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_60_2_1_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_1_reg_4056 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_2_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_2_reg_4061 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_2_reg_4061_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_3_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_3_reg_4066 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_3_reg_4066_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_4_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_4_reg_4071 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_4_reg_4071_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_4_reg_4071_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_5_fu_1440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_5_reg_4076 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_5_reg_4076_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_5_reg_4076_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_5_reg_4076_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_6_fu_1446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_6_reg_4081 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_6_reg_4081_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_6_reg_4081_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_6_reg_4081_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_7_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_7_reg_4086 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_8_fu_1458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_2_8_reg_4091 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_88_fu_1530_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_88_reg_4096 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_2_2_fu_1536_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_2_2_reg_4101 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_90_fu_1553_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_90_reg_4106 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_91_fu_1565_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_91_reg_4112 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_2_5_fu_1571_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_2_5_reg_4117 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_93_fu_1588_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_93_reg_4122 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_94_fu_1600_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_94_reg_4128 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_2_8_fu_1606_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_2_8_reg_4133 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_96_fu_1659_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_96_reg_4138 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_60_3_1_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_1_reg_4144 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_2_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_2_reg_4149 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_2_reg_4149_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_3_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_3_reg_4154 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_3_reg_4154_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_4_fu_1685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_4_reg_4159 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_4_reg_4159_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_4_reg_4159_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_5_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_5_reg_4164 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_5_reg_4164_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_5_reg_4164_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_5_reg_4164_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_6_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_6_reg_4169 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_6_reg_4169_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_6_reg_4169_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_6_reg_4169_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_7_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_7_reg_4174 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_8_fu_1709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_3_8_reg_4179 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_97_fu_1781_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_97_reg_4184 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_3_2_fu_1787_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_3_2_reg_4189 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_99_fu_1804_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_99_reg_4194 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_100_fu_1820_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_100_reg_4199 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_3_5_fu_1827_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_3_5_reg_4204 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_102_fu_1844_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_102_reg_4209 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_103_fu_1856_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_103_reg_4215 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_3_8_fu_1862_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_3_8_reg_4220 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_105_fu_1915_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_105_reg_4225 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_4_1_fu_1923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_1_reg_4231 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_2_fu_1929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_2_reg_4236 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_2_reg_4236_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_3_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_3_reg_4241 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_3_reg_4241_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_4_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_4_reg_4246 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_4_reg_4246_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_4_reg_4246_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_5_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_5_reg_4251 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_5_reg_4251_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_5_reg_4251_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_5_reg_4251_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_6_fu_1953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_6_reg_4256 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_6_reg_4256_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_6_reg_4256_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_6_reg_4256_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_7_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_7_reg_4261 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_8_fu_1965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_4_8_reg_4266 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_106_fu_2037_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_106_reg_4271 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_4_2_fu_2043_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_4_2_reg_4276 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_108_fu_2060_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_108_reg_4281 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_109_fu_2072_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_109_reg_4287 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_4_5_fu_2078_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_4_5_reg_4292 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_111_fu_2095_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_111_reg_4297 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_112_fu_2107_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_112_reg_4303 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_4_8_fu_2113_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_4_8_reg_4308 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_114_fu_2166_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_114_reg_4313 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_5_1_fu_2174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_1_reg_4319 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_2_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_2_reg_4324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_2_reg_4324_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_3_fu_2186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_3_reg_4329 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_3_reg_4329_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_4_fu_2192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_4_reg_4334 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_4_reg_4334_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_4_reg_4334_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_5_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_5_reg_4339 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_5_reg_4339_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_5_reg_4339_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_5_reg_4339_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_6_fu_2204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_6_reg_4344 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_6_reg_4344_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_6_reg_4344_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_6_reg_4344_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_7_fu_2210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_7_reg_4349 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_8_fu_2216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_5_8_reg_4354 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_115_fu_2288_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_115_reg_4359 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_5_2_fu_2294_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_5_2_reg_4364 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_117_fu_2311_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_117_reg_4369 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_118_fu_2323_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_118_reg_4375 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_5_5_fu_2329_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_5_5_reg_4380 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_120_fu_2346_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_120_reg_4385 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_121_fu_2358_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_121_reg_4391 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_5_8_fu_2364_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_5_8_reg_4396 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_123_fu_2417_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_123_reg_4401 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_6_1_fu_2425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_1_reg_4407 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_2_fu_2431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_2_reg_4412 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_2_reg_4412_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_3_fu_2437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_3_reg_4417 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_3_reg_4417_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_4_fu_2443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_4_reg_4422 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_4_reg_4422_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_4_reg_4422_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_5_fu_2449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_5_reg_4427 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_5_reg_4427_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_5_reg_4427_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_5_reg_4427_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_6_fu_2455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_6_reg_4432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_6_reg_4432_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_6_reg_4432_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_6_reg_4432_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_7_fu_2461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_7_reg_4437 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_8_fu_2467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_6_8_reg_4442 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_124_fu_2539_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_124_reg_4447 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_6_2_fu_2545_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_6_2_reg_4452 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_126_fu_2562_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_126_reg_4457 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_127_fu_2574_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_127_reg_4463 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_6_5_fu_2580_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_6_5_reg_4468 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_129_fu_2597_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_129_reg_4473 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_130_fu_2609_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_130_reg_4479 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_6_8_fu_2615_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_6_8_reg_4484 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_132_fu_2702_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_132_reg_4489 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_60_7_1_fu_2710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_1_reg_4495 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_2_fu_2716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_2_reg_4500 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_2_reg_4500_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_3_fu_2722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_3_reg_4505 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_3_reg_4505_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_4_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_4_reg_4510 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_4_reg_4510_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_4_reg_4510_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_5_fu_2734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_5_reg_4515 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_5_reg_4515_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_5_reg_4515_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_5_reg_4515_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_6_fu_2740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_6_reg_4520 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_6_reg_4520_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_6_reg_4520_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_6_reg_4520_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_7_fu_2746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_7_reg_4525 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_8_fu_2752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_7_8_reg_4530 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_fu_2758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_reg_4535 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_1_fu_2764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_1_reg_4540 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_2_fu_2770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_2_reg_4545 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_3_fu_2776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_3_reg_4550 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_4_fu_2782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_4_reg_4555 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_5_fu_2788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_5_reg_4560 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_6_fu_2794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_6_reg_4565 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_7_fu_2800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_7_reg_4570 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_8_fu_2806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_8_8_reg_4575 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_133_fu_2939_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_133_reg_4580 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_7_2_fu_2945_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_7_2_reg_4585 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_135_fu_2962_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_135_reg_4590 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_136_fu_2974_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_136_reg_4596 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_7_5_fu_2980_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_7_5_reg_4601 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_138_fu_2997_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_138_reg_4606 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_139_fu_3009_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_139_reg_4612 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_7_8_fu_3015_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_7_8_reg_4617 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_141_fu_3032_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_141_reg_4622 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_142_fu_3044_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_142_reg_4628 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_8_2_fu_3050_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_8_2_reg_4633 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_144_fu_3067_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_144_reg_4638 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_145_fu_3079_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_145_reg_4644 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_8_5_fu_3085_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_8_5_reg_4649 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_147_fu_3102_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_147_reg_4654 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_148_fu_3114_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_148_reg_4660 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_fu_3131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4666 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_0_ce0 : STD_LOGIC;
    signal lineBuffer_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_0_ce1 : STD_LOGIC;
    signal lineBuffer_val_0_we1 : STD_LOGIC;
    signal lineBuffer_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_1_ce0 : STD_LOGIC;
    signal lineBuffer_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_1_ce1 : STD_LOGIC;
    signal lineBuffer_val_1_we1 : STD_LOGIC;
    signal lineBuffer_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_2_ce0 : STD_LOGIC;
    signal lineBuffer_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_2_ce1 : STD_LOGIC;
    signal lineBuffer_val_2_we1 : STD_LOGIC;
    signal lineBuffer_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_3_ce0 : STD_LOGIC;
    signal lineBuffer_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_3_ce1 : STD_LOGIC;
    signal lineBuffer_val_3_we1 : STD_LOGIC;
    signal lineBuffer_val_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_4_ce0 : STD_LOGIC;
    signal lineBuffer_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_4_ce1 : STD_LOGIC;
    signal lineBuffer_val_4_we1 : STD_LOGIC;
    signal lineBuffer_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_5_ce0 : STD_LOGIC;
    signal lineBuffer_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_5_ce1 : STD_LOGIC;
    signal lineBuffer_val_5_we1 : STD_LOGIC;
    signal lineBuffer_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_6_ce0 : STD_LOGIC;
    signal lineBuffer_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_6_ce1 : STD_LOGIC;
    signal lineBuffer_val_6_we1 : STD_LOGIC;
    signal lineBuffer_val_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_7_ce0 : STD_LOGIC;
    signal lineBuffer_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_7_ce1 : STD_LOGIC;
    signal lineBuffer_val_7_we1 : STD_LOGIC;
    signal lineBuffer_val_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_4_reg_594 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuff7_fu_88 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff6_fu_92 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff5_fu_96 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff4_fu_100 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff3_fu_104 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff2_fu_108 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff1_fu_112 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff0_fu_116 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_in_val_fu_120 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_0_fu_124 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_0_4_fu_813_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_1_fu_128 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_2_fu_132 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_3_fu_136 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_4_fu_140 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_5_fu_144 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_6_fu_148 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_7_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_0_fu_156 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_0_4_fu_1099_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_1_fu_160 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_2_fu_164 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_3_fu_168 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_4_fu_172 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_5_fu_176 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_6_fu_180 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_7_fu_184 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_0_fu_188 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_0_4_fu_1385_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_1_fu_192 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_2_fu_196 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_3_fu_200 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_4_fu_204 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_5_fu_208 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_6_fu_212 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_7_fu_216 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_0_fu_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_0_4_fu_1636_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_1_fu_224 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_2_fu_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_3_fu_232 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_4_fu_236 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_5_fu_240 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_6_fu_244 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_7_fu_248 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_0_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_0_4_fu_1892_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_1_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_2_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_3_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_4_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_5_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_6_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_7_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_0_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_0_4_fu_2143_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_1_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_2_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_3_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_4_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_5_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_6_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_7_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_0_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_0_4_fu_2394_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_1_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_2_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_3_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_4_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_5_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_6_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_7_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_0_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_0_4_fu_2675_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_1_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_2_fu_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_3_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_4_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_5_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_6_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_7_fu_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_0_fu_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_0_4_fu_2669_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_1_fu_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_2_fu_388 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_3_fu_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_4_fu_396 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_5_fu_400 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_6_fu_404 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_7_fu_408 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_i4_cast_fu_617_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal retval_i_cast_fu_627_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_cast_fu_649_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tr5_fu_669_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_33_cast_fu_704_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_V_6_cast_fu_696_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tr_fu_729_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_cast_fu_982_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal countOnes_1_fu_985_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_0_2_fu_991_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal countOnes_2_fu_997_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal countOnes_2_cast_fu_1004_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_0_3_fu_1008_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_0_4_fu_1045_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_4_fu_1050_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_0_5_fu_1056_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_6_fu_1105_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_6_cast_fu_1110_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_61_0_7_fu_1114_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_7_fu_1120_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_61_0_8_fu_1127_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_61_1_fu_1255_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_9_fu_1260_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_61_1_1_fu_1266_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_80_fu_1285_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_61_1_3_fu_1290_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_81_fu_1296_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_61_1_4_fu_1303_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_61_1_5_fu_1316_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_83_fu_1321_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_14_cast_fu_1327_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_1_6_fu_1331_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_1_7_fu_1344_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_86_fu_1391_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_60_2_fu_1396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_2_fu_1402_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_2_1_fu_1525_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_89_fu_1542_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_2_3_fu_1547_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_2_4_fu_1560_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_92_fu_1577_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_2_6_fu_1582_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_2_7_fu_1595_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_95_fu_1642_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_60_3_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_3_fu_1653_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_3_1_fu_1776_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_98_fu_1793_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_3_3_fu_1798_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_30_cast_fu_1811_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_3_4_fu_1814_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_101_fu_1833_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_3_6_fu_1838_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_3_7_fu_1851_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_104_fu_1898_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_4_fu_1903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_4_fu_1909_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_4_1_fu_2032_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_107_fu_2049_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_4_3_fu_2054_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_4_4_fu_2067_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_110_fu_2084_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_4_6_fu_2089_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_4_7_fu_2102_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_113_fu_2149_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_5_fu_2154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_5_fu_2160_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_5_1_fu_2283_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_116_fu_2300_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_5_3_fu_2305_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_5_4_fu_2318_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_119_fu_2335_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_5_6_fu_2340_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_5_7_fu_2353_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_122_fu_2400_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_6_fu_2405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_6_fu_2411_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_6_1_fu_2534_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_125_fu_2551_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_6_3_fu_2556_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_6_4_fu_2569_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_128_fu_2586_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_6_6_fu_2591_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_6_7_fu_2604_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_131_fu_2681_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_62_cast_fu_2686_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_60_7_fu_2690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_7_fu_2696_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_7_1_fu_2934_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_134_fu_2951_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_7_3_fu_2956_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_7_4_fu_2969_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_137_fu_2986_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_7_6_fu_2991_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_7_7_fu_3004_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_140_fu_3021_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_8_fu_3026_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_8_1_fu_3039_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_143_fu_3056_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_8_3_fu_3061_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_8_4_fu_3074_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_146_fu_3091_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_8_6_fu_3096_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_8_7_fu_3109_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_8_8_fu_3120_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_149_fu_3125_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal not_or_cond7_fu_3137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixel_out_val_fu_3142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal pixel_out_val_fu_3142_p2_temp: signed (1-1 downto 0);

    component median_filter_lineBuffer_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    lineBuffer_val_0_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_0_address0,
        ce0 => lineBuffer_val_0_ce0,
        q0 => lineBuffer_val_0_q0,
        address1 => lineBuffer_val_0_address1,
        ce1 => lineBuffer_val_0_ce1,
        we1 => lineBuffer_val_0_we1,
        d1 => lineBuffer_val_0_d1);

    lineBuffer_val_1_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_1_address0,
        ce0 => lineBuffer_val_1_ce0,
        q0 => lineBuffer_val_1_q0,
        address1 => lineBuffer_val_1_address1,
        ce1 => lineBuffer_val_1_ce1,
        we1 => lineBuffer_val_1_we1,
        d1 => lineBuffer_val_1_d1);

    lineBuffer_val_2_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_2_address0,
        ce0 => lineBuffer_val_2_ce0,
        q0 => lineBuffer_val_2_q0,
        address1 => lineBuffer_val_2_address1,
        ce1 => lineBuffer_val_2_ce1,
        we1 => lineBuffer_val_2_we1,
        d1 => lineBuffer_val_2_d1);

    lineBuffer_val_3_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_3_address0,
        ce0 => lineBuffer_val_3_ce0,
        q0 => lineBuffer_val_3_q0,
        address1 => lineBuffer_val_3_address1,
        ce1 => lineBuffer_val_3_ce1,
        we1 => lineBuffer_val_3_we1,
        d1 => lineBuffer_val_3_d1);

    lineBuffer_val_4_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_4_address0,
        ce0 => lineBuffer_val_4_ce0,
        q0 => lineBuffer_val_4_q0,
        address1 => lineBuffer_val_4_address1,
        ce1 => lineBuffer_val_4_ce1,
        we1 => lineBuffer_val_4_we1,
        d1 => lineBuffer_val_4_d1);

    lineBuffer_val_5_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_5_address0,
        ce0 => lineBuffer_val_5_ce0,
        q0 => lineBuffer_val_5_q0,
        address1 => lineBuffer_val_5_address1,
        ce1 => lineBuffer_val_5_ce1,
        we1 => lineBuffer_val_5_we1,
        d1 => lineBuffer_val_5_d1);

    lineBuffer_val_6_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_6_address0,
        ce0 => lineBuffer_val_6_ce0,
        q0 => lineBuffer_val_6_q0,
        address1 => lineBuffer_val_6_address1,
        ce1 => lineBuffer_val_6_ce1,
        we1 => lineBuffer_val_6_we1,
        d1 => lineBuffer_val_6_d1);

    lineBuffer_val_7_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_7_address0,
        ce0 => lineBuffer_val_7_ce0,
        q0 => lineBuffer_val_7_q0,
        address1 => lineBuffer_val_7_address1,
        ce1 => lineBuffer_val_7_ce1,
        we1 => lineBuffer_val_7_we1,
        d1 => lineBuffer_val_7_d1);




    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (tmp_s_fu_653_p2 = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and (ap_const_lv1_0 = tmp_3_fu_708_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = tmp_3_fu_708_p2)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and (ap_const_lv1_0 = tmp_3_fu_708_p2)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it11 assign process. --
    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it12 assign process. --
    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it13 assign process. --
    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it14 assign process. --
    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it15 assign process. --
    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it16 assign process. --
    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it17 assign process. --
    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it18 assign process. --
    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it19 assign process. --
    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it20 assign process. --
    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it21 assign process. --
    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it22 assign process. --
    ap_reg_ppiten_pp0_it22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it23 assign process. --
    ap_reg_ppiten_pp0_it23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it24 assign process. --
    ap_reg_ppiten_pp0_it24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it25 assign process. --
    ap_reg_ppiten_pp0_it25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it26 assign process. --
    ap_reg_ppiten_pp0_it26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it27 assign process. --
    ap_reg_ppiten_pp0_it27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it28 assign process. --
    ap_reg_ppiten_pp0_it28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it29 assign process. --
    ap_reg_ppiten_pp0_it29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it30 assign process. --
    ap_reg_ppiten_pp0_it30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it31 assign process. --
    ap_reg_ppiten_pp0_it31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it32 assign process. --
    ap_reg_ppiten_pp0_it32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it33 assign process. --
    ap_reg_ppiten_pp0_it33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it34 assign process. --
    ap_reg_ppiten_pp0_it34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it35 assign process. --
    ap_reg_ppiten_pp0_it35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it36 assign process. --
    ap_reg_ppiten_pp0_it36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it37 assign process. --
    ap_reg_ppiten_pp0_it37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it38 assign process. --
    ap_reg_ppiten_pp0_it38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it39 assign process. --
    ap_reg_ppiten_pp0_it39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it40 assign process. --
    ap_reg_ppiten_pp0_it40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it41 assign process. --
    ap_reg_ppiten_pp0_it41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it42 assign process. --
    ap_reg_ppiten_pp0_it42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it43 assign process. --
    ap_reg_ppiten_pp0_it43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it44 assign process. --
    ap_reg_ppiten_pp0_it44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it45 assign process. --
    ap_reg_ppiten_pp0_it45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it46 assign process. --
    ap_reg_ppiten_pp0_it46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it47 assign process. --
    ap_reg_ppiten_pp0_it47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it48 assign process. --
    ap_reg_ppiten_pp0_it48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it49 assign process. --
    ap_reg_ppiten_pp0_it49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it50 assign process. --
    ap_reg_ppiten_pp0_it50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it51 assign process. --
    ap_reg_ppiten_pp0_it51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it52 assign process. --
    ap_reg_ppiten_pp0_it52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it53 assign process. --
    ap_reg_ppiten_pp0_it53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- t_V_4_reg_594 assign process. --
    t_V_4_reg_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and (ap_const_lv1_0 = tmp_3_fu_708_p2))) then 
                t_V_4_reg_594 <= i_V_reg_3735;
            elsif (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not(ap_sig_bdd_39))) then 
                t_V_4_reg_594 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- t_V_reg_605 assign process. --
    t_V_reg_605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = tmp_3_fu_708_p2)))) then 
                t_V_reg_605 <= j_V_fu_713_p2;
            elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
                t_V_reg_605 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it10 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it9;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it11 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it10;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it12 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it11;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it13 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it12;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it14 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it13;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it15 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it14;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it16 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it15;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it17 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it16;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it18 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it17;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it19 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it18;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it20 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it19;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it21 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it20;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it22 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it21;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it23 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it22;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it24 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it23;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it25 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it24;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it26 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it25;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it27 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it26;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it28 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it27;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it29 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it28;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it30 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it29;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it31 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it30;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it32 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it31;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it33 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it32;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it34 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it33;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it35 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it34;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it36 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it35;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it37 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it36;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it38 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it37;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it39 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it38;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it5 <= lineBuff0_load_reg_3952;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it6 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it5;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it7 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it6;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it8 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it7;
                ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it9 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it8;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it10 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it9;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it11 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it10;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it12 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it11;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it13 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it12;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it14 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it13;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it15 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it14;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it16 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it15;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it17 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it16;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it18 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it17;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it19 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it18;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it20 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it19;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it21 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it20;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it22 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it21;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it23 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it22;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it24 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it23;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it25 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it24;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it26 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it25;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it27 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it26;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it28 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it27;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it29 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it28;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it30 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it29;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it31 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it30;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it32 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it31;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it33 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it32;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it34 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it33;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it35 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it34;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it36 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it35;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it37 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it36;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it38 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it37;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it39 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it38;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it5 <= lineBuff1_load_reg_3947;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it6 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it5;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it7 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it6;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it8 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it7;
                ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it9 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it8;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it10 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it9;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it11 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it10;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it12 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it11;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it13 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it12;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it14 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it13;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it15 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it14;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it16 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it15;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it17 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it16;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it18 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it17;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it19 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it18;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it20 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it19;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it21 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it20;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it22 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it21;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it23 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it22;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it24 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it23;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it25 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it24;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it26 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it25;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it27 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it26;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it28 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it27;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it29 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it28;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it30 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it29;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it31 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it30;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it32 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it31;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it33 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it32;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it5 <= lineBuff2_load_reg_3942;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it6 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it5;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it7 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it6;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it8 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it7;
                ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it9 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it8;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it10 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it9;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it11 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it10;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it12 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it11;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it13 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it12;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it14 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it13;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it15 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it14;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it16 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it15;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it17 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it16;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it18 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it17;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it19 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it18;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it20 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it19;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it21 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it20;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it22 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it21;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it23 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it22;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it24 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it23;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it25 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it24;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it26 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it25;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it27 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it26;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it5 <= lineBuff3_load_reg_3937;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it6 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it5;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it7 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it6;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it8 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it7;
                ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it9 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it8;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it10 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it9;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it11 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it10;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it12 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it11;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it13 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it12;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it14 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it13;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it15 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it14;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it16 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it15;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it17 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it16;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it18 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it17;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it19 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it18;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it20 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it19;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it21 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it20;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it5 <= lineBuff4_load_reg_3932;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it6 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it5;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it7 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it6;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it8 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it7;
                ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it9 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it8;
                ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it10 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it9;
                ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it11 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it10;
                ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it12 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it11;
                ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it13 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it12;
                ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it14 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it13;
                ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it15 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it14;
                ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it5 <= lineBuff5_load_reg_3927;
                ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it6 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it5;
                ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it7 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it6;
                ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it8 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it7;
                ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it9 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it8;
                ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it5 <= lineBuff6_load_reg_3922;
                ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it6 <= ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it5;
                ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it7 <= ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it6;
                ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it8 <= ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it7;
                ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it9 <= ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it8;
                ap_reg_ppstg_not4_reg_3782_pp0_it1 <= not4_reg_3782;
                ap_reg_ppstg_not4_reg_3782_pp0_it10 <= ap_reg_ppstg_not4_reg_3782_pp0_it9;
                ap_reg_ppstg_not4_reg_3782_pp0_it11 <= ap_reg_ppstg_not4_reg_3782_pp0_it10;
                ap_reg_ppstg_not4_reg_3782_pp0_it12 <= ap_reg_ppstg_not4_reg_3782_pp0_it11;
                ap_reg_ppstg_not4_reg_3782_pp0_it13 <= ap_reg_ppstg_not4_reg_3782_pp0_it12;
                ap_reg_ppstg_not4_reg_3782_pp0_it14 <= ap_reg_ppstg_not4_reg_3782_pp0_it13;
                ap_reg_ppstg_not4_reg_3782_pp0_it15 <= ap_reg_ppstg_not4_reg_3782_pp0_it14;
                ap_reg_ppstg_not4_reg_3782_pp0_it16 <= ap_reg_ppstg_not4_reg_3782_pp0_it15;
                ap_reg_ppstg_not4_reg_3782_pp0_it17 <= ap_reg_ppstg_not4_reg_3782_pp0_it16;
                ap_reg_ppstg_not4_reg_3782_pp0_it18 <= ap_reg_ppstg_not4_reg_3782_pp0_it17;
                ap_reg_ppstg_not4_reg_3782_pp0_it19 <= ap_reg_ppstg_not4_reg_3782_pp0_it18;
                ap_reg_ppstg_not4_reg_3782_pp0_it2 <= ap_reg_ppstg_not4_reg_3782_pp0_it1;
                ap_reg_ppstg_not4_reg_3782_pp0_it20 <= ap_reg_ppstg_not4_reg_3782_pp0_it19;
                ap_reg_ppstg_not4_reg_3782_pp0_it21 <= ap_reg_ppstg_not4_reg_3782_pp0_it20;
                ap_reg_ppstg_not4_reg_3782_pp0_it22 <= ap_reg_ppstg_not4_reg_3782_pp0_it21;
                ap_reg_ppstg_not4_reg_3782_pp0_it23 <= ap_reg_ppstg_not4_reg_3782_pp0_it22;
                ap_reg_ppstg_not4_reg_3782_pp0_it24 <= ap_reg_ppstg_not4_reg_3782_pp0_it23;
                ap_reg_ppstg_not4_reg_3782_pp0_it25 <= ap_reg_ppstg_not4_reg_3782_pp0_it24;
                ap_reg_ppstg_not4_reg_3782_pp0_it26 <= ap_reg_ppstg_not4_reg_3782_pp0_it25;
                ap_reg_ppstg_not4_reg_3782_pp0_it27 <= ap_reg_ppstg_not4_reg_3782_pp0_it26;
                ap_reg_ppstg_not4_reg_3782_pp0_it28 <= ap_reg_ppstg_not4_reg_3782_pp0_it27;
                ap_reg_ppstg_not4_reg_3782_pp0_it29 <= ap_reg_ppstg_not4_reg_3782_pp0_it28;
                ap_reg_ppstg_not4_reg_3782_pp0_it3 <= ap_reg_ppstg_not4_reg_3782_pp0_it2;
                ap_reg_ppstg_not4_reg_3782_pp0_it30 <= ap_reg_ppstg_not4_reg_3782_pp0_it29;
                ap_reg_ppstg_not4_reg_3782_pp0_it31 <= ap_reg_ppstg_not4_reg_3782_pp0_it30;
                ap_reg_ppstg_not4_reg_3782_pp0_it32 <= ap_reg_ppstg_not4_reg_3782_pp0_it31;
                ap_reg_ppstg_not4_reg_3782_pp0_it33 <= ap_reg_ppstg_not4_reg_3782_pp0_it32;
                ap_reg_ppstg_not4_reg_3782_pp0_it34 <= ap_reg_ppstg_not4_reg_3782_pp0_it33;
                ap_reg_ppstg_not4_reg_3782_pp0_it35 <= ap_reg_ppstg_not4_reg_3782_pp0_it34;
                ap_reg_ppstg_not4_reg_3782_pp0_it36 <= ap_reg_ppstg_not4_reg_3782_pp0_it35;
                ap_reg_ppstg_not4_reg_3782_pp0_it37 <= ap_reg_ppstg_not4_reg_3782_pp0_it36;
                ap_reg_ppstg_not4_reg_3782_pp0_it38 <= ap_reg_ppstg_not4_reg_3782_pp0_it37;
                ap_reg_ppstg_not4_reg_3782_pp0_it39 <= ap_reg_ppstg_not4_reg_3782_pp0_it38;
                ap_reg_ppstg_not4_reg_3782_pp0_it4 <= ap_reg_ppstg_not4_reg_3782_pp0_it3;
                ap_reg_ppstg_not4_reg_3782_pp0_it5 <= ap_reg_ppstg_not4_reg_3782_pp0_it4;
                ap_reg_ppstg_not4_reg_3782_pp0_it6 <= ap_reg_ppstg_not4_reg_3782_pp0_it5;
                ap_reg_ppstg_not4_reg_3782_pp0_it7 <= ap_reg_ppstg_not4_reg_3782_pp0_it6;
                ap_reg_ppstg_not4_reg_3782_pp0_it8 <= ap_reg_ppstg_not4_reg_3782_pp0_it7;
                ap_reg_ppstg_not4_reg_3782_pp0_it9 <= ap_reg_ppstg_not4_reg_3782_pp0_it8;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it1 <= not_or_cond_reg_3804;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it10 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it9;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it11 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it10;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it12 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it11;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it13 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it12;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it14 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it13;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it15 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it14;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it16 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it15;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it17 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it16;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it18 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it17;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it19 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it18;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it2 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it1;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it20 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it19;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it21 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it20;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it22 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it21;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it23 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it22;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it24 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it23;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it25 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it24;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it26 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it25;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it27 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it26;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it28 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it27;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it29 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it28;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it3 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it2;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it30 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it29;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it31 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it30;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it32 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it31;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it33 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it32;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it34 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it33;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it35 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it34;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it36 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it35;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it37 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it36;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it38 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it37;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it39 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it38;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it4 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it3;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it40 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it39;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it41 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it40;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it42 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it41;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it43 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it42;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it44 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it43;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it45 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it44;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it46 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it45;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it47 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it46;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it48 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it47;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it49 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it48;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it5 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it4;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it50 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it49;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it51 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it50;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it51;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it6 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it5;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it7 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it6;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it8 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it7;
                ap_reg_ppstg_not_or_cond_reg_3804_pp0_it9 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it8;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it1 <= or_cond7_reg_3799;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it10 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it9;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it11 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it10;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it12 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it11;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it13 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it12;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it14 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it13;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it15 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it14;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it16 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it15;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it17 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it16;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it18 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it17;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it19 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it18;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it1;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it20 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it19;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it21 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it20;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it22 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it21;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it23 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it22;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it24 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it23;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it25 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it24;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it26 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it25;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it27 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it26;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it28 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it27;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it29 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it28;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it2;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it30 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it29;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it31 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it30;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it32 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it31;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it33 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it32;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it34 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it33;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it35 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it34;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it36 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it35;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it37 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it36;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it38 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it37;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it39 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it38;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it4 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it3;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it40 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it39;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it41 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it40;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it42 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it41;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it43 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it42;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it44 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it43;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it45 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it44;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it46 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it45;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it47 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it46;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it48 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it47;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it49 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it48;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it5 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it4;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it50 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it49;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it51 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it50;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it52 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it51;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it6 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it5;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it7 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it6;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it8 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it7;
                ap_reg_ppstg_or_cond7_reg_3799_pp0_it9 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it8;
                ap_reg_ppstg_or_cond_reg_3795_pp0_it1 <= or_cond_reg_3795;
                ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(0) <= tmp_2_reg_3760(0);
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(1) <= tmp_2_reg_3760(1);
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(2) <= tmp_2_reg_3760(2);
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(3) <= tmp_2_reg_3760(3);
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(4) <= tmp_2_reg_3760(4);
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(5) <= tmp_2_reg_3760(5);
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(6) <= tmp_2_reg_3760(6);
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(7) <= tmp_2_reg_3760(7);
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(8) <= tmp_2_reg_3760(8);
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(9) <= tmp_2_reg_3760(9);
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(10) <= tmp_2_reg_3760(10);
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 <= tmp_3_reg_3773;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it10 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it9;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it11 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it10;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it12 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it11;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it13 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it12;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it14 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it13;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it15 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it14;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it16 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it15;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it17 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it16;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it18 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it17;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it19 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it18;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it1;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it20 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it19;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it21 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it20;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it22 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it21;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it23 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it22;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it24 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it23;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it25 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it24;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it26 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it25;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it27 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it26;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it28 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it27;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it29 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it28;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it3 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it2;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it30 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it29;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it31 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it30;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it32 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it31;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it33 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it32;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it34 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it33;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it35 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it34;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it36 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it35;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it37 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it36;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it38 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it37;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it39 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it38;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it4 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it3;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it40 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it39;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it41 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it40;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it42 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it41;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it43 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it42;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it44 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it43;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it45 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it44;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it46 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it45;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it47 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it46;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it48 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it47;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it49 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it48;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it5 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it4;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it50 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it49;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it51 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it50;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it52 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it51;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it6 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it5;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it7 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it6;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it8 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it7;
                ap_reg_ppstg_tmp_3_reg_3773_pp0_it9 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it8;
                ap_reg_ppstg_tmp_60_0_4_reg_3886_pp0_it3 <= tmp_60_0_4_reg_3886;
                ap_reg_ppstg_tmp_60_0_5_reg_3891_pp0_it3 <= tmp_60_0_5_reg_3891;
                ap_reg_ppstg_tmp_60_0_6_reg_3896_pp0_it3 <= tmp_60_0_6_reg_3896;
                ap_reg_ppstg_tmp_60_0_6_reg_3896_pp0_it4 <= ap_reg_ppstg_tmp_60_0_6_reg_3896_pp0_it3;
                ap_reg_ppstg_tmp_60_0_7_reg_3901_pp0_it3 <= tmp_60_0_7_reg_3901;
                ap_reg_ppstg_tmp_60_0_7_reg_3901_pp0_it4 <= ap_reg_ppstg_tmp_60_0_7_reg_3901_pp0_it3;
                ap_reg_ppstg_tmp_60_0_8_reg_3906_pp0_it3 <= tmp_60_0_8_reg_3906;
                ap_reg_ppstg_tmp_60_0_8_reg_3906_pp0_it4 <= ap_reg_ppstg_tmp_60_0_8_reg_3906_pp0_it3;
                ap_reg_ppstg_tmp_60_1_2_reg_3983_pp0_it6 <= tmp_60_1_2_reg_3983;
                ap_reg_ppstg_tmp_60_1_3_reg_3988_pp0_it6 <= tmp_60_1_3_reg_3988;
                ap_reg_ppstg_tmp_60_1_4_reg_3993_pp0_it6 <= tmp_60_1_4_reg_3993;
                ap_reg_ppstg_tmp_60_1_5_reg_3998_pp0_it6 <= tmp_60_1_5_reg_3998;
                ap_reg_ppstg_tmp_60_1_5_reg_3998_pp0_it7 <= ap_reg_ppstg_tmp_60_1_5_reg_3998_pp0_it6;
                ap_reg_ppstg_tmp_60_1_6_reg_4003_pp0_it6 <= tmp_60_1_6_reg_4003;
                ap_reg_ppstg_tmp_60_1_6_reg_4003_pp0_it7 <= ap_reg_ppstg_tmp_60_1_6_reg_4003_pp0_it6;
                ap_reg_ppstg_tmp_60_1_7_reg_4008_pp0_it6 <= tmp_60_1_7_reg_4008;
                ap_reg_ppstg_tmp_60_1_7_reg_4008_pp0_it7 <= ap_reg_ppstg_tmp_60_1_7_reg_4008_pp0_it6;
                ap_reg_ppstg_tmp_60_1_7_reg_4008_pp0_it8 <= ap_reg_ppstg_tmp_60_1_7_reg_4008_pp0_it7;
                ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it6 <= tmp_60_1_8_reg_4013;
                ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it7 <= ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it6;
                ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it8 <= ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it7;
                ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it9 <= ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it8;
                ap_reg_ppstg_tmp_60_2_2_reg_4061_pp0_it11 <= tmp_60_2_2_reg_4061;
                ap_reg_ppstg_tmp_60_2_3_reg_4066_pp0_it11 <= tmp_60_2_3_reg_4066;
                ap_reg_ppstg_tmp_60_2_4_reg_4071_pp0_it11 <= tmp_60_2_4_reg_4071;
                ap_reg_ppstg_tmp_60_2_4_reg_4071_pp0_it12 <= ap_reg_ppstg_tmp_60_2_4_reg_4071_pp0_it11;
                ap_reg_ppstg_tmp_60_2_5_reg_4076_pp0_it11 <= tmp_60_2_5_reg_4076;
                ap_reg_ppstg_tmp_60_2_5_reg_4076_pp0_it12 <= ap_reg_ppstg_tmp_60_2_5_reg_4076_pp0_it11;
                ap_reg_ppstg_tmp_60_2_5_reg_4076_pp0_it13 <= ap_reg_ppstg_tmp_60_2_5_reg_4076_pp0_it12;
                ap_reg_ppstg_tmp_60_2_6_reg_4081_pp0_it11 <= tmp_60_2_6_reg_4081;
                ap_reg_ppstg_tmp_60_2_6_reg_4081_pp0_it12 <= ap_reg_ppstg_tmp_60_2_6_reg_4081_pp0_it11;
                ap_reg_ppstg_tmp_60_2_6_reg_4081_pp0_it13 <= ap_reg_ppstg_tmp_60_2_6_reg_4081_pp0_it12;
                ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it11 <= tmp_60_2_7_reg_4086;
                ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it12 <= ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it11;
                ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it13 <= ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it12;
                ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it14 <= ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it13;
                ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it11 <= tmp_60_2_8_reg_4091;
                ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it12 <= ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it11;
                ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it13 <= ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it12;
                ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it14 <= ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it13;
                ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it15 <= ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it14;
                ap_reg_ppstg_tmp_60_3_2_reg_4149_pp0_it17 <= tmp_60_3_2_reg_4149;
                ap_reg_ppstg_tmp_60_3_3_reg_4154_pp0_it17 <= tmp_60_3_3_reg_4154;
                ap_reg_ppstg_tmp_60_3_4_reg_4159_pp0_it17 <= tmp_60_3_4_reg_4159;
                ap_reg_ppstg_tmp_60_3_4_reg_4159_pp0_it18 <= ap_reg_ppstg_tmp_60_3_4_reg_4159_pp0_it17;
                ap_reg_ppstg_tmp_60_3_5_reg_4164_pp0_it17 <= tmp_60_3_5_reg_4164;
                ap_reg_ppstg_tmp_60_3_5_reg_4164_pp0_it18 <= ap_reg_ppstg_tmp_60_3_5_reg_4164_pp0_it17;
                ap_reg_ppstg_tmp_60_3_5_reg_4164_pp0_it19 <= ap_reg_ppstg_tmp_60_3_5_reg_4164_pp0_it18;
                ap_reg_ppstg_tmp_60_3_6_reg_4169_pp0_it17 <= tmp_60_3_6_reg_4169;
                ap_reg_ppstg_tmp_60_3_6_reg_4169_pp0_it18 <= ap_reg_ppstg_tmp_60_3_6_reg_4169_pp0_it17;
                ap_reg_ppstg_tmp_60_3_6_reg_4169_pp0_it19 <= ap_reg_ppstg_tmp_60_3_6_reg_4169_pp0_it18;
                ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it17 <= tmp_60_3_7_reg_4174;
                ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it18 <= ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it17;
                ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it19 <= ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it18;
                ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it20 <= ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it19;
                ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it17 <= tmp_60_3_8_reg_4179;
                ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it18 <= ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it17;
                ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it19 <= ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it18;
                ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it20 <= ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it19;
                ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it21 <= ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it20;
                ap_reg_ppstg_tmp_60_4_2_reg_4236_pp0_it23 <= tmp_60_4_2_reg_4236;
                ap_reg_ppstg_tmp_60_4_3_reg_4241_pp0_it23 <= tmp_60_4_3_reg_4241;
                ap_reg_ppstg_tmp_60_4_4_reg_4246_pp0_it23 <= tmp_60_4_4_reg_4246;
                ap_reg_ppstg_tmp_60_4_4_reg_4246_pp0_it24 <= ap_reg_ppstg_tmp_60_4_4_reg_4246_pp0_it23;
                ap_reg_ppstg_tmp_60_4_5_reg_4251_pp0_it23 <= tmp_60_4_5_reg_4251;
                ap_reg_ppstg_tmp_60_4_5_reg_4251_pp0_it24 <= ap_reg_ppstg_tmp_60_4_5_reg_4251_pp0_it23;
                ap_reg_ppstg_tmp_60_4_5_reg_4251_pp0_it25 <= ap_reg_ppstg_tmp_60_4_5_reg_4251_pp0_it24;
                ap_reg_ppstg_tmp_60_4_6_reg_4256_pp0_it23 <= tmp_60_4_6_reg_4256;
                ap_reg_ppstg_tmp_60_4_6_reg_4256_pp0_it24 <= ap_reg_ppstg_tmp_60_4_6_reg_4256_pp0_it23;
                ap_reg_ppstg_tmp_60_4_6_reg_4256_pp0_it25 <= ap_reg_ppstg_tmp_60_4_6_reg_4256_pp0_it24;
                ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it23 <= tmp_60_4_7_reg_4261;
                ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it24 <= ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it23;
                ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it25 <= ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it24;
                ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it26 <= ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it25;
                ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it23 <= tmp_60_4_8_reg_4266;
                ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it24 <= ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it23;
                ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it25 <= ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it24;
                ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it26 <= ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it25;
                ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it27 <= ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it26;
                ap_reg_ppstg_tmp_60_5_2_reg_4324_pp0_it29 <= tmp_60_5_2_reg_4324;
                ap_reg_ppstg_tmp_60_5_3_reg_4329_pp0_it29 <= tmp_60_5_3_reg_4329;
                ap_reg_ppstg_tmp_60_5_4_reg_4334_pp0_it29 <= tmp_60_5_4_reg_4334;
                ap_reg_ppstg_tmp_60_5_4_reg_4334_pp0_it30 <= ap_reg_ppstg_tmp_60_5_4_reg_4334_pp0_it29;
                ap_reg_ppstg_tmp_60_5_5_reg_4339_pp0_it29 <= tmp_60_5_5_reg_4339;
                ap_reg_ppstg_tmp_60_5_5_reg_4339_pp0_it30 <= ap_reg_ppstg_tmp_60_5_5_reg_4339_pp0_it29;
                ap_reg_ppstg_tmp_60_5_5_reg_4339_pp0_it31 <= ap_reg_ppstg_tmp_60_5_5_reg_4339_pp0_it30;
                ap_reg_ppstg_tmp_60_5_6_reg_4344_pp0_it29 <= tmp_60_5_6_reg_4344;
                ap_reg_ppstg_tmp_60_5_6_reg_4344_pp0_it30 <= ap_reg_ppstg_tmp_60_5_6_reg_4344_pp0_it29;
                ap_reg_ppstg_tmp_60_5_6_reg_4344_pp0_it31 <= ap_reg_ppstg_tmp_60_5_6_reg_4344_pp0_it30;
                ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it29 <= tmp_60_5_7_reg_4349;
                ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it30 <= ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it29;
                ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it31 <= ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it30;
                ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it32 <= ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it31;
                ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it29 <= tmp_60_5_8_reg_4354;
                ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it30 <= ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it29;
                ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it31 <= ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it30;
                ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it32 <= ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it31;
                ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it33 <= ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it32;
                ap_reg_ppstg_tmp_60_6_2_reg_4412_pp0_it35 <= tmp_60_6_2_reg_4412;
                ap_reg_ppstg_tmp_60_6_3_reg_4417_pp0_it35 <= tmp_60_6_3_reg_4417;
                ap_reg_ppstg_tmp_60_6_4_reg_4422_pp0_it35 <= tmp_60_6_4_reg_4422;
                ap_reg_ppstg_tmp_60_6_4_reg_4422_pp0_it36 <= ap_reg_ppstg_tmp_60_6_4_reg_4422_pp0_it35;
                ap_reg_ppstg_tmp_60_6_5_reg_4427_pp0_it35 <= tmp_60_6_5_reg_4427;
                ap_reg_ppstg_tmp_60_6_5_reg_4427_pp0_it36 <= ap_reg_ppstg_tmp_60_6_5_reg_4427_pp0_it35;
                ap_reg_ppstg_tmp_60_6_5_reg_4427_pp0_it37 <= ap_reg_ppstg_tmp_60_6_5_reg_4427_pp0_it36;
                ap_reg_ppstg_tmp_60_6_6_reg_4432_pp0_it35 <= tmp_60_6_6_reg_4432;
                ap_reg_ppstg_tmp_60_6_6_reg_4432_pp0_it36 <= ap_reg_ppstg_tmp_60_6_6_reg_4432_pp0_it35;
                ap_reg_ppstg_tmp_60_6_6_reg_4432_pp0_it37 <= ap_reg_ppstg_tmp_60_6_6_reg_4432_pp0_it36;
                ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it35 <= tmp_60_6_7_reg_4437;
                ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it36 <= ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it35;
                ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it37 <= ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it36;
                ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it38 <= ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it37;
                ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it35 <= tmp_60_6_8_reg_4442;
                ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it36 <= ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it35;
                ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it37 <= ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it36;
                ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it38 <= ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it37;
                ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it39 <= ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it38;
                ap_reg_ppstg_tmp_60_7_2_reg_4500_pp0_it41 <= tmp_60_7_2_reg_4500;
                ap_reg_ppstg_tmp_60_7_3_reg_4505_pp0_it41 <= tmp_60_7_3_reg_4505;
                ap_reg_ppstg_tmp_60_7_4_reg_4510_pp0_it41 <= tmp_60_7_4_reg_4510;
                ap_reg_ppstg_tmp_60_7_4_reg_4510_pp0_it42 <= ap_reg_ppstg_tmp_60_7_4_reg_4510_pp0_it41;
                ap_reg_ppstg_tmp_60_7_5_reg_4515_pp0_it41 <= tmp_60_7_5_reg_4515;
                ap_reg_ppstg_tmp_60_7_5_reg_4515_pp0_it42 <= ap_reg_ppstg_tmp_60_7_5_reg_4515_pp0_it41;
                ap_reg_ppstg_tmp_60_7_5_reg_4515_pp0_it43 <= ap_reg_ppstg_tmp_60_7_5_reg_4515_pp0_it42;
                ap_reg_ppstg_tmp_60_7_6_reg_4520_pp0_it41 <= tmp_60_7_6_reg_4520;
                ap_reg_ppstg_tmp_60_7_6_reg_4520_pp0_it42 <= ap_reg_ppstg_tmp_60_7_6_reg_4520_pp0_it41;
                ap_reg_ppstg_tmp_60_7_6_reg_4520_pp0_it43 <= ap_reg_ppstg_tmp_60_7_6_reg_4520_pp0_it42;
                ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it41 <= tmp_60_7_7_reg_4525;
                ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it42 <= ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it41;
                ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it43 <= ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it42;
                ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it44 <= ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it43;
                ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it41 <= tmp_60_7_8_reg_4530;
                ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it42 <= ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it41;
                ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it43 <= ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it42;
                ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it44 <= ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it43;
                ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it45 <= ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it44;
                ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it41 <= tmp_60_8_1_reg_4540;
                ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it42 <= ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it41;
                ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it43 <= ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it42;
                ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it44 <= ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it43;
                ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it45 <= ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it44;
                ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it46 <= ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it45;
                ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it41 <= tmp_60_8_2_reg_4545;
                ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it42 <= ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it41;
                ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it43 <= ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it42;
                ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it44 <= ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it43;
                ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it45 <= ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it44;
                ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it46 <= ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it45;
                ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it47 <= ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it46;
                ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it41 <= tmp_60_8_3_reg_4550;
                ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it42 <= ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it41;
                ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it43 <= ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it42;
                ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it44 <= ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it43;
                ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it45 <= ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it44;
                ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it46 <= ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it45;
                ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it47 <= ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it46;
                ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it41 <= tmp_60_8_4_reg_4555;
                ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it42 <= ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it41;
                ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it43 <= ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it42;
                ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it44 <= ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it43;
                ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it45 <= ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it44;
                ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it46 <= ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it45;
                ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it47 <= ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it46;
                ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it48 <= ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it47;
                ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it41 <= tmp_60_8_5_reg_4560;
                ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it42 <= ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it41;
                ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it43 <= ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it42;
                ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it44 <= ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it43;
                ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it45 <= ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it44;
                ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it46 <= ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it45;
                ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it47 <= ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it46;
                ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it48 <= ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it47;
                ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it49 <= ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it48;
                ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it41 <= tmp_60_8_6_reg_4565;
                ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it42 <= ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it41;
                ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it43 <= ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it42;
                ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it44 <= ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it43;
                ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it45 <= ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it44;
                ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it46 <= ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it45;
                ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it47 <= ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it46;
                ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it48 <= ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it47;
                ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it49 <= ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it48;
                ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it41 <= tmp_60_8_7_reg_4570;
                ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it42 <= ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it41;
                ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it43 <= ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it42;
                ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it44 <= ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it43;
                ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it45 <= ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it44;
                ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it46 <= ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it45;
                ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it47 <= ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it46;
                ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it48 <= ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it47;
                ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it49 <= ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it48;
                ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it50 <= ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it49;
                ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it41 <= tmp_60_8_8_reg_4575;
                ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it42 <= ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it41;
                ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it43 <= ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it42;
                ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it44 <= ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it43;
                ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it45 <= ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it44;
                ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it46 <= ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it45;
                ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it47 <= ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it46;
                ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it48 <= ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it47;
                ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it49 <= ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it48;
                ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it50 <= ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it49;
                ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it51 <= ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it50;
                ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it41 <= tmp_60_8_reg_4535;
                ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it42 <= ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it41;
                ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it43 <= ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it42;
                ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it44 <= ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it43;
                ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it45 <= ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it44;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it18)))) then
                countOnes_100_reg_4199 <= countOnes_100_fu_1820_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it19)))) then
                countOnes_102_reg_4209 <= countOnes_102_fu_1844_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it21) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it20)))) then
                countOnes_103_reg_4215 <= countOnes_103_fu_1856_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it21)))) then
                countOnes_105_reg_4225 <= countOnes_105_fu_1915_p3;
                tmp_60_4_1_reg_4231 <= tmp_60_4_1_fu_1923_p2;
                tmp_60_4_2_reg_4236 <= tmp_60_4_2_fu_1929_p2;
                tmp_60_4_3_reg_4241 <= tmp_60_4_3_fu_1935_p2;
                tmp_60_4_4_reg_4246 <= tmp_60_4_4_fu_1941_p2;
                tmp_60_4_5_reg_4251 <= tmp_60_4_5_fu_1947_p2;
                tmp_60_4_6_reg_4256 <= tmp_60_4_6_fu_1953_p2;
                tmp_60_4_7_reg_4261 <= tmp_60_4_7_fu_1959_p2;
                tmp_60_4_8_reg_4266 <= tmp_60_4_8_fu_1965_p2;
                window_val_4_0_fu_252 <= window_val_4_0_4_fu_1892_p3;
                window_val_4_1_fu_256 <= window_val_4_0_fu_252;
                window_val_4_2_fu_260 <= window_val_4_1_fu_256;
                window_val_4_3_fu_264 <= window_val_4_2_fu_260;
                window_val_4_4_fu_268 <= window_val_4_3_fu_264;
                window_val_4_5_fu_272 <= window_val_4_4_fu_268;
                window_val_4_6_fu_276 <= window_val_4_5_fu_272;
                window_val_4_7_fu_280 <= window_val_4_6_fu_276;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it23) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it22)))) then
                countOnes_106_reg_4271 <= countOnes_106_fu_2037_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it24) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it23)))) then
                countOnes_108_reg_4281 <= countOnes_108_fu_2060_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it25) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it24)))) then
                countOnes_109_reg_4287 <= countOnes_109_fu_2072_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it26) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it25)))) then
                countOnes_111_reg_4297 <= countOnes_111_fu_2095_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it26)))) then
                countOnes_112_reg_4303 <= countOnes_112_fu_2107_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it28) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it27)))) then
                countOnes_114_reg_4313 <= countOnes_114_fu_2166_p3;
                tmp_60_5_1_reg_4319 <= tmp_60_5_1_fu_2174_p2;
                tmp_60_5_2_reg_4324 <= tmp_60_5_2_fu_2180_p2;
                tmp_60_5_3_reg_4329 <= tmp_60_5_3_fu_2186_p2;
                tmp_60_5_4_reg_4334 <= tmp_60_5_4_fu_2192_p2;
                tmp_60_5_5_reg_4339 <= tmp_60_5_5_fu_2198_p2;
                tmp_60_5_6_reg_4344 <= tmp_60_5_6_fu_2204_p2;
                tmp_60_5_7_reg_4349 <= tmp_60_5_7_fu_2210_p2;
                tmp_60_5_8_reg_4354 <= tmp_60_5_8_fu_2216_p2;
                window_val_5_0_fu_284 <= window_val_5_0_4_fu_2143_p3;
                window_val_5_1_fu_288 <= window_val_5_0_fu_284;
                window_val_5_2_fu_292 <= window_val_5_1_fu_288;
                window_val_5_3_fu_296 <= window_val_5_2_fu_292;
                window_val_5_4_fu_300 <= window_val_5_3_fu_296;
                window_val_5_5_fu_304 <= window_val_5_4_fu_300;
                window_val_5_6_fu_308 <= window_val_5_5_fu_304;
                window_val_5_7_fu_312 <= window_val_5_6_fu_308;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it29) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it28)))) then
                countOnes_115_reg_4359 <= countOnes_115_fu_2288_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it29)))) then
                countOnes_117_reg_4369 <= countOnes_117_fu_2311_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it30)))) then
                countOnes_118_reg_4375 <= countOnes_118_fu_2323_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it31)))) then
                countOnes_120_reg_4385 <= countOnes_120_fu_2346_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it32)))) then
                countOnes_121_reg_4391 <= countOnes_121_fu_2358_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it33)))) then
                countOnes_123_reg_4401 <= countOnes_123_fu_2417_p3;
                tmp_60_6_1_reg_4407 <= tmp_60_6_1_fu_2425_p2;
                tmp_60_6_2_reg_4412 <= tmp_60_6_2_fu_2431_p2;
                tmp_60_6_3_reg_4417 <= tmp_60_6_3_fu_2437_p2;
                tmp_60_6_4_reg_4422 <= tmp_60_6_4_fu_2443_p2;
                tmp_60_6_5_reg_4427 <= tmp_60_6_5_fu_2449_p2;
                tmp_60_6_6_reg_4432 <= tmp_60_6_6_fu_2455_p2;
                tmp_60_6_7_reg_4437 <= tmp_60_6_7_fu_2461_p2;
                tmp_60_6_8_reg_4442 <= tmp_60_6_8_fu_2467_p2;
                window_val_6_0_fu_316 <= window_val_6_0_4_fu_2394_p3;
                window_val_6_1_fu_320 <= window_val_6_0_fu_316;
                window_val_6_2_fu_324 <= window_val_6_1_fu_320;
                window_val_6_3_fu_328 <= window_val_6_2_fu_324;
                window_val_6_4_fu_332 <= window_val_6_3_fu_328;
                window_val_6_5_fu_336 <= window_val_6_4_fu_332;
                window_val_6_6_fu_340 <= window_val_6_5_fu_336;
                window_val_6_7_fu_344 <= window_val_6_6_fu_340;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it35) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it34)))) then
                countOnes_124_reg_4447 <= countOnes_124_fu_2539_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it35)))) then
                countOnes_126_reg_4457 <= countOnes_126_fu_2562_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it37) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it36)))) then
                countOnes_127_reg_4463 <= countOnes_127_fu_2574_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it38) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it37)))) then
                countOnes_129_reg_4473 <= countOnes_129_fu_2597_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it39) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it38)))) then
                countOnes_130_reg_4479 <= countOnes_130_fu_2609_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it40) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it39)))) then
                countOnes_132_reg_4489 <= countOnes_132_fu_2702_p3;
                tmp_60_7_1_reg_4495 <= tmp_60_7_1_fu_2710_p2;
                tmp_60_7_2_reg_4500 <= tmp_60_7_2_fu_2716_p2;
                tmp_60_7_3_reg_4505 <= tmp_60_7_3_fu_2722_p2;
                tmp_60_7_4_reg_4510 <= tmp_60_7_4_fu_2728_p2;
                tmp_60_7_5_reg_4515 <= tmp_60_7_5_fu_2734_p2;
                tmp_60_7_6_reg_4520 <= tmp_60_7_6_fu_2740_p2;
                tmp_60_7_7_reg_4525 <= tmp_60_7_7_fu_2746_p2;
                tmp_60_7_8_reg_4530 <= tmp_60_7_8_fu_2752_p2;
                tmp_60_8_1_reg_4540 <= tmp_60_8_1_fu_2764_p2;
                tmp_60_8_2_reg_4545 <= tmp_60_8_2_fu_2770_p2;
                tmp_60_8_3_reg_4550 <= tmp_60_8_3_fu_2776_p2;
                tmp_60_8_4_reg_4555 <= tmp_60_8_4_fu_2782_p2;
                tmp_60_8_5_reg_4560 <= tmp_60_8_5_fu_2788_p2;
                tmp_60_8_6_reg_4565 <= tmp_60_8_6_fu_2794_p2;
                tmp_60_8_7_reg_4570 <= tmp_60_8_7_fu_2800_p2;
                tmp_60_8_8_reg_4575 <= tmp_60_8_8_fu_2806_p2;
                tmp_60_8_reg_4535 <= tmp_60_8_fu_2758_p2;
                window_val_7_0_fu_348 <= window_val_7_0_4_fu_2675_p3;
                window_val_7_1_fu_352 <= window_val_7_0_fu_348;
                window_val_7_2_fu_356 <= window_val_7_1_fu_352;
                window_val_7_3_fu_360 <= window_val_7_2_fu_356;
                window_val_7_4_fu_364 <= window_val_7_3_fu_360;
                window_val_7_5_fu_368 <= window_val_7_4_fu_364;
                window_val_7_6_fu_372 <= window_val_7_5_fu_368;
                window_val_7_7_fu_376 <= window_val_7_6_fu_372;
                window_val_8_0_fu_380 <= window_val_8_0_4_fu_2669_p3;
                window_val_8_1_fu_384 <= window_val_8_0_fu_380;
                window_val_8_2_fu_388 <= window_val_8_1_fu_384;
                window_val_8_3_fu_392 <= window_val_8_2_fu_388;
                window_val_8_4_fu_396 <= window_val_8_3_fu_392;
                window_val_8_5_fu_400 <= window_val_8_4_fu_396;
                window_val_8_6_fu_404 <= window_val_8_5_fu_400;
                window_val_8_7_fu_408 <= window_val_8_6_fu_404;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it40)))) then
                countOnes_133_reg_4580 <= countOnes_133_fu_2939_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it41)))) then
                countOnes_135_reg_4590 <= countOnes_135_fu_2962_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it42)))) then
                countOnes_136_reg_4596 <= countOnes_136_fu_2974_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it44) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it43)))) then
                countOnes_138_reg_4606 <= countOnes_138_fu_2997_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it45) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it44)))) then
                countOnes_139_reg_4612 <= countOnes_139_fu_3009_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it46) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it45)))) then
                countOnes_141_reg_4622 <= countOnes_141_fu_3032_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it47) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it46)))) then
                countOnes_142_reg_4628 <= countOnes_142_fu_3044_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it48) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it47)))) then
                countOnes_144_reg_4638 <= countOnes_144_fu_3067_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it49) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it48)))) then
                countOnes_145_reg_4644 <= countOnes_145_fu_3079_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it50) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it49)))) then
                countOnes_147_reg_4654 <= countOnes_147_fu_3102_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it51) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it50)))) then
                countOnes_148_reg_4660 <= countOnes_148_fu_3114_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)))) then
                countOnes_3_reg_3911 <= countOnes_3_fu_1014_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it3)))) then
                countOnes_5_reg_3957 <= countOnes_5_fu_1062_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it6)))) then
                countOnes_82_reg_4028 <= countOnes_82_fu_1309_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it7)))) then
                countOnes_84_reg_4034 <= countOnes_84_fu_1337_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it8)))) then
                countOnes_85_reg_4040 <= countOnes_85_fu_1349_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it9)))) then
                countOnes_87_reg_4050 <= countOnes_87_fu_1408_p3;
                tmp_60_2_1_reg_4056 <= tmp_60_2_1_fu_1416_p2;
                tmp_60_2_2_reg_4061 <= tmp_60_2_2_fu_1422_p2;
                tmp_60_2_3_reg_4066 <= tmp_60_2_3_fu_1428_p2;
                tmp_60_2_4_reg_4071 <= tmp_60_2_4_fu_1434_p2;
                tmp_60_2_5_reg_4076 <= tmp_60_2_5_fu_1440_p2;
                tmp_60_2_6_reg_4081 <= tmp_60_2_6_fu_1446_p2;
                tmp_60_2_7_reg_4086 <= tmp_60_2_7_fu_1452_p2;
                tmp_60_2_8_reg_4091 <= tmp_60_2_8_fu_1458_p2;
                window_val_2_0_fu_188 <= window_val_2_0_4_fu_1385_p3;
                window_val_2_1_fu_192 <= window_val_2_0_fu_188;
                window_val_2_2_fu_196 <= window_val_2_1_fu_192;
                window_val_2_3_fu_200 <= window_val_2_2_fu_196;
                window_val_2_4_fu_204 <= window_val_2_3_fu_200;
                window_val_2_5_fu_208 <= window_val_2_4_fu_204;
                window_val_2_6_fu_212 <= window_val_2_5_fu_208;
                window_val_2_7_fu_216 <= window_val_2_6_fu_212;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it10)))) then
                countOnes_88_reg_4096 <= countOnes_88_fu_1530_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it4)))) then
                countOnes_8_reg_3967 <= countOnes_8_fu_1133_p3;
                tmp_60_1_1_reg_3978 <= tmp_60_1_1_fu_1146_p2;
                tmp_60_1_2_reg_3983 <= tmp_60_1_2_fu_1152_p2;
                tmp_60_1_3_reg_3988 <= tmp_60_1_3_fu_1158_p2;
                tmp_60_1_4_reg_3993 <= tmp_60_1_4_fu_1164_p2;
                tmp_60_1_5_reg_3998 <= tmp_60_1_5_fu_1170_p2;
                tmp_60_1_6_reg_4003 <= tmp_60_1_6_fu_1176_p2;
                tmp_60_1_7_reg_4008 <= tmp_60_1_7_fu_1182_p2;
                tmp_60_1_8_reg_4013 <= tmp_60_1_8_fu_1188_p2;
                tmp_60_1_reg_3973 <= tmp_60_1_fu_1140_p2;
                window_val_1_0_fu_156 <= window_val_1_0_4_fu_1099_p3;
                window_val_1_1_fu_160 <= window_val_1_0_fu_156;
                window_val_1_2_fu_164 <= window_val_1_1_fu_160;
                window_val_1_3_fu_168 <= window_val_1_2_fu_164;
                window_val_1_4_fu_172 <= window_val_1_3_fu_168;
                window_val_1_5_fu_176 <= window_val_1_4_fu_172;
                window_val_1_6_fu_180 <= window_val_1_5_fu_176;
                window_val_1_7_fu_184 <= window_val_1_6_fu_180;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it11)))) then
                countOnes_90_reg_4106 <= countOnes_90_fu_1553_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it12)))) then
                countOnes_91_reg_4112 <= countOnes_91_fu_1565_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it13)))) then
                countOnes_93_reg_4122 <= countOnes_93_fu_1588_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it14)))) then
                countOnes_94_reg_4128 <= countOnes_94_fu_1600_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it15)))) then
                countOnes_96_reg_4138 <= countOnes_96_fu_1659_p3;
                tmp_60_3_1_reg_4144 <= tmp_60_3_1_fu_1667_p2;
                tmp_60_3_2_reg_4149 <= tmp_60_3_2_fu_1673_p2;
                tmp_60_3_3_reg_4154 <= tmp_60_3_3_fu_1679_p2;
                tmp_60_3_4_reg_4159 <= tmp_60_3_4_fu_1685_p2;
                tmp_60_3_5_reg_4164 <= tmp_60_3_5_fu_1691_p2;
                tmp_60_3_6_reg_4169 <= tmp_60_3_6_fu_1697_p2;
                tmp_60_3_7_reg_4174 <= tmp_60_3_7_fu_1703_p2;
                tmp_60_3_8_reg_4179 <= tmp_60_3_8_fu_1709_p2;
                window_val_3_0_fu_220 <= window_val_3_0_4_fu_1636_p3;
                window_val_3_1_fu_224 <= window_val_3_0_fu_220;
                window_val_3_2_fu_228 <= window_val_3_1_fu_224;
                window_val_3_3_fu_232 <= window_val_3_2_fu_228;
                window_val_3_4_fu_236 <= window_val_3_3_fu_232;
                window_val_3_5_fu_240 <= window_val_3_4_fu_236;
                window_val_3_6_fu_244 <= window_val_3_5_fu_240;
                window_val_3_7_fu_248 <= window_val_3_6_fu_244;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it16)))) then
                countOnes_97_reg_4184 <= countOnes_97_fu_1781_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it17)))) then
                countOnes_99_reg_4194 <= countOnes_99_fu_1804_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it5)))) then
                countOnes_reg_4018 <= countOnes_fu_1272_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then
                i_V_reg_3735 <= i_V_fu_658_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_653_p2 = ap_const_lv1_0)))) then
                icmp6_reg_3745 <= icmp6_fu_679_p2;
                not_reg_3740 <= not_fu_664_p2;
                notrhs_reg_3750 <= notrhs_fu_685_p2;
                tmp_1_reg_3755 <= tmp_1_fu_691_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2)))) then
                lineBuff0_fu_116 <= return_value_25_reg_3813;
                lineBuff1_fu_112 <= lineBuffer_val_1_q0;
                lineBuff2_fu_108 <= lineBuffer_val_2_q0;
                lineBuff3_fu_104 <= lineBuffer_val_3_q0;
                lineBuff4_fu_100 <= lineBuffer_val_4_q0;
                lineBuff5_fu_96 <= lineBuffer_val_5_q0;
                lineBuff6_fu_92 <= lineBuffer_val_6_q0;
                lineBuff7_fu_88 <= lineBuffer_val_7_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it3)))) then
                lineBuff0_load_reg_3952 <= lineBuff0_fu_116;
                lineBuff1_load_reg_3947 <= lineBuff1_fu_112;
                lineBuff2_load_reg_3942 <= lineBuff2_fu_108;
                lineBuff3_load_reg_3937 <= lineBuff3_fu_104;
                lineBuff4_load_reg_3932 <= lineBuff4_fu_100;
                lineBuff5_load_reg_3927 <= lineBuff5_fu_96;
                lineBuff6_load_reg_3922 <= lineBuff6_fu_92;
                lineBuff7_load_reg_3917 <= lineBuff7_fu_88;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it1)))) then
                lineBuffer_val_1_addr_reg_3819 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_2_addr_reg_3825 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_3_addr_reg_3831 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_4_addr_reg_3837 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_5_addr_reg_3843 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_6_addr_reg_3849 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_7_addr_reg_3855 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
                return_value_25_reg_3813 <= lineBuffer_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = tmp_3_fu_708_p2)))) then
                not4_reg_3782 <= not4_fu_719_p2;
                not_or_cond_reg_3804 <= not_or_cond_fu_772_p2;
                or_cond7_reg_3799 <= or_cond7_fu_760_p2;
                or_cond_reg_3795 <= or_cond_fu_724_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it1)))) then
                not_tmp_s_reg_3861 <= not_tmp_s_fu_820_p2;
                tmp_60_0_1_reg_3866 <= tmp_60_0_1_fu_826_p2;
                tmp_60_0_2_reg_3876 <= tmp_60_0_2_fu_840_p2;
                tmp_60_0_3_reg_3881 <= tmp_60_0_3_fu_846_p2;
                tmp_60_0_4_reg_3886 <= tmp_60_0_4_fu_852_p2;
                tmp_60_0_5_reg_3891 <= tmp_60_0_5_fu_858_p2;
                tmp_60_0_6_reg_3896 <= tmp_60_0_6_fu_864_p2;
                tmp_60_0_7_reg_3901 <= tmp_60_0_7_fu_870_p2;
                tmp_60_0_8_reg_3906 <= tmp_60_0_8_fu_876_p2;
                tmp_61_0_1_reg_3871 <= tmp_61_0_1_fu_832_p3;
                window_val_0_0_fu_124 <= window_val_0_0_4_fu_813_p3;
                window_val_0_1_fu_128 <= window_val_0_0_fu_124;
                window_val_0_2_fu_132 <= window_val_0_1_fu_128;
                window_val_0_3_fu_136 <= window_val_0_2_fu_132;
                window_val_0_4_fu_140 <= window_val_0_3_fu_136;
                window_val_0_5_fu_144 <= window_val_0_4_fu_140;
                window_val_0_6_fu_148 <= window_val_0_5_fu_144;
                window_val_0_7_fu_152 <= window_val_0_6_fu_148;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not(ap_sig_bdd_39))) then
                op2_addr_i_i1_reg_3727 <= op2_addr_i_i1_fu_643_p2;
                op2_addr_i_i_reg_3722 <= op2_addr_i_i_fu_637_p2;
                op2_assign_2_reg_3717 <= op2_assign_2_fu_631_p2;
                op2_assign_reg_3712 <= op2_assign_fu_621_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_reg_3773)) and not((ap_const_lv1_0 = or_cond_reg_3795)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then
                pixel_in_val_fu_120 <= src_data_stream_0_V_dout;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then
                tmp_2_reg_3760(0) <= tmp_2_fu_700_p1(0);
    tmp_2_reg_3760(1) <= tmp_2_fu_700_p1(1);
    tmp_2_reg_3760(2) <= tmp_2_fu_700_p1(2);
    tmp_2_reg_3760(3) <= tmp_2_fu_700_p1(3);
    tmp_2_reg_3760(4) <= tmp_2_fu_700_p1(4);
    tmp_2_reg_3760(5) <= tmp_2_fu_700_p1(5);
    tmp_2_reg_3760(6) <= tmp_2_fu_700_p1(6);
    tmp_2_reg_3760(7) <= tmp_2_fu_700_p1(7);
    tmp_2_reg_3760(8) <= tmp_2_fu_700_p1(8);
    tmp_2_reg_3760(9) <= tmp_2_fu_700_p1(9);
    tmp_2_reg_3760(10) <= tmp_2_fu_700_p1(10);
                tmp_3_reg_3773 <= tmp_3_fu_708_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_0_6_reg_3896_pp0_it3))) then
                tmp_61_0_6_reg_3962 <= tmp_61_0_6_fu_1069_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it5)) and (ap_const_lv1_0 = tmp_60_1_2_reg_3983))) then
                tmp_61_1_2_reg_4023 <= tmp_61_1_2_fu_1279_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it8)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it8))) then
                tmp_61_1_8_reg_4045 <= tmp_61_1_8_fu_1355_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it10)) and (ap_const_lv1_0 = tmp_60_2_2_reg_4061))) then
                tmp_61_2_2_reg_4101 <= tmp_61_2_2_fu_1536_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it12)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_2_5_reg_4076_pp0_it12))) then
                tmp_61_2_5_reg_4117 <= tmp_61_2_5_fu_1571_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it14)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it14))) then
                tmp_61_2_8_reg_4133 <= tmp_61_2_8_fu_1606_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it16)) and (ap_const_lv1_0 = tmp_60_3_2_reg_4149))) then
                tmp_61_3_2_reg_4189 <= tmp_61_3_2_fu_1787_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it18)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_3_5_reg_4164_pp0_it18))) then
                tmp_61_3_5_reg_4204 <= tmp_61_3_5_fu_1827_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it21) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it20)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it20))) then
                tmp_61_3_8_reg_4220 <= tmp_61_3_8_fu_1862_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it23) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it22)) and (ap_const_lv1_0 = tmp_60_4_2_reg_4236))) then
                tmp_61_4_2_reg_4276 <= tmp_61_4_2_fu_2043_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it25) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it24)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_4_5_reg_4251_pp0_it24))) then
                tmp_61_4_5_reg_4292 <= tmp_61_4_5_fu_2078_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it26)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it26))) then
                tmp_61_4_8_reg_4308 <= tmp_61_4_8_fu_2113_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it29) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it28)) and (ap_const_lv1_0 = tmp_60_5_2_reg_4324))) then
                tmp_61_5_2_reg_4364 <= tmp_61_5_2_fu_2294_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it30)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_5_5_reg_4339_pp0_it30))) then
                tmp_61_5_5_reg_4380 <= tmp_61_5_5_fu_2329_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it32)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it32))) then
                tmp_61_5_8_reg_4396 <= tmp_61_5_8_fu_2364_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it35) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it34)) and (ap_const_lv1_0 = tmp_60_6_2_reg_4412))) then
                tmp_61_6_2_reg_4452 <= tmp_61_6_2_fu_2545_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it37) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it36)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_6_5_reg_4427_pp0_it36))) then
                tmp_61_6_5_reg_4468 <= tmp_61_6_5_fu_2580_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it39) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it38)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it38))) then
                tmp_61_6_8_reg_4484 <= tmp_61_6_8_fu_2615_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it40)) and (ap_const_lv1_0 = tmp_60_7_2_reg_4500))) then
                tmp_61_7_2_reg_4585 <= tmp_61_7_2_fu_2945_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it42)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_7_5_reg_4515_pp0_it42))) then
                tmp_61_7_5_reg_4601 <= tmp_61_7_5_fu_2980_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it45) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it44)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it44))) then
                tmp_61_7_8_reg_4617 <= tmp_61_7_8_fu_3015_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it47) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it46)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it46))) then
                tmp_61_8_2_reg_4633 <= tmp_61_8_2_fu_3050_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it49) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it48)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it48))) then
                tmp_61_8_5_reg_4649 <= tmp_61_8_5_fu_3085_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it52) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it51)))) then
                tmp_6_reg_4666 <= tmp_6_fu_3131_p2;
            end if;
        end if;
    end process;
    tmp_2_reg_3760(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm , ap_sig_bdd_39 , tmp_s_fu_653_p2 , ap_reg_ppiten_pp0_it0 , ap_sig_bdd_83 , ap_reg_ppiten_pp0_it1 , ap_reg_ppiten_pp0_it52 , ap_sig_bdd_199 , ap_reg_ppiten_pp0_it53 , tmp_3_fu_708_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_39)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((tmp_s_fu_653_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if ((not(((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it52)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and (ap_const_lv1_0 = tmp_3_fu_708_p2) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it52))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and (ap_const_lv1_0 = tmp_3_fu_708_p2) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm, tmp_s_fu_653_p2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_ST_st2_fsm_1 = ap_CS_fsm) and (tmp_s_fu_653_p2 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_CS_fsm, tmp_s_fu_653_p2)
    begin
        if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (tmp_s_fu_653_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_199 assign process. --
    ap_sig_bdd_199_assign_proc : process(dst_data_stream_0_V_full_n, ap_reg_ppstg_tmp_3_reg_3773_pp0_it52, ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52)
    begin
                ap_sig_bdd_199 <= ((dst_data_stream_0_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it52)) and not((ap_const_lv1_0 = ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52)));
    end process;


    -- ap_sig_bdd_39 assign process. --
    ap_sig_bdd_39_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_39 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_83 assign process. --
    ap_sig_bdd_83_assign_proc : process(src_data_stream_0_V_empty_n, tmp_3_reg_3773, or_cond_reg_3795)
    begin
                ap_sig_bdd_83 <= ((src_data_stream_0_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = tmp_3_reg_3773)) and not((ap_const_lv1_0 = or_cond_reg_3795)));
    end process;

    countOnes_100_fu_1820_p3 <= 
        countOnes_30_cast_fu_1811_p1 when (ap_reg_ppstg_tmp_60_3_4_reg_4159_pp0_it18(0) = '1') else 
        tmp_61_3_4_fu_1814_p2;
    countOnes_101_fu_1833_p3 <= 
        countOnes_100_reg_4199 when (ap_reg_ppstg_tmp_60_3_5_reg_4164_pp0_it19(0) = '1') else 
        tmp_61_3_5_reg_4204;
    countOnes_102_fu_1844_p3 <= 
        countOnes_101_fu_1833_p3 when (ap_reg_ppstg_tmp_60_3_6_reg_4169_pp0_it19(0) = '1') else 
        tmp_61_3_6_fu_1838_p2;
    countOnes_103_fu_1856_p3 <= 
        countOnes_102_reg_4209 when (ap_reg_ppstg_tmp_60_3_7_reg_4174_pp0_it20(0) = '1') else 
        tmp_61_3_7_fu_1851_p2;
    countOnes_104_fu_1898_p3 <= 
        countOnes_103_reg_4215 when (ap_reg_ppstg_tmp_60_3_8_reg_4179_pp0_it21(0) = '1') else 
        tmp_61_3_8_reg_4220;
    countOnes_105_fu_1915_p3 <= 
        countOnes_104_fu_1898_p3 when (tmp_60_4_fu_1903_p2(0) = '1') else 
        tmp_61_4_fu_1909_p2;
    countOnes_106_fu_2037_p3 <= 
        countOnes_105_reg_4225 when (tmp_60_4_1_reg_4231(0) = '1') else 
        tmp_61_4_1_fu_2032_p2;
    countOnes_107_fu_2049_p3 <= 
        countOnes_106_reg_4271 when (ap_reg_ppstg_tmp_60_4_2_reg_4236_pp0_it23(0) = '1') else 
        tmp_61_4_2_reg_4276;
    countOnes_108_fu_2060_p3 <= 
        countOnes_107_fu_2049_p3 when (ap_reg_ppstg_tmp_60_4_3_reg_4241_pp0_it23(0) = '1') else 
        tmp_61_4_3_fu_2054_p2;
    countOnes_109_fu_2072_p3 <= 
        countOnes_108_reg_4281 when (ap_reg_ppstg_tmp_60_4_4_reg_4246_pp0_it24(0) = '1') else 
        tmp_61_4_4_fu_2067_p2;
    countOnes_110_fu_2084_p3 <= 
        countOnes_109_reg_4287 when (ap_reg_ppstg_tmp_60_4_5_reg_4251_pp0_it25(0) = '1') else 
        tmp_61_4_5_reg_4292;
    countOnes_111_fu_2095_p3 <= 
        countOnes_110_fu_2084_p3 when (ap_reg_ppstg_tmp_60_4_6_reg_4256_pp0_it25(0) = '1') else 
        tmp_61_4_6_fu_2089_p2;
    countOnes_112_fu_2107_p3 <= 
        countOnes_111_reg_4297 when (ap_reg_ppstg_tmp_60_4_7_reg_4261_pp0_it26(0) = '1') else 
        tmp_61_4_7_fu_2102_p2;
    countOnes_113_fu_2149_p3 <= 
        countOnes_112_reg_4303 when (ap_reg_ppstg_tmp_60_4_8_reg_4266_pp0_it27(0) = '1') else 
        tmp_61_4_8_reg_4308;
    countOnes_114_fu_2166_p3 <= 
        countOnes_113_fu_2149_p3 when (tmp_60_5_fu_2154_p2(0) = '1') else 
        tmp_61_5_fu_2160_p2;
    countOnes_115_fu_2288_p3 <= 
        countOnes_114_reg_4313 when (tmp_60_5_1_reg_4319(0) = '1') else 
        tmp_61_5_1_fu_2283_p2;
    countOnes_116_fu_2300_p3 <= 
        countOnes_115_reg_4359 when (ap_reg_ppstg_tmp_60_5_2_reg_4324_pp0_it29(0) = '1') else 
        tmp_61_5_2_reg_4364;
    countOnes_117_fu_2311_p3 <= 
        countOnes_116_fu_2300_p3 when (ap_reg_ppstg_tmp_60_5_3_reg_4329_pp0_it29(0) = '1') else 
        tmp_61_5_3_fu_2305_p2;
    countOnes_118_fu_2323_p3 <= 
        countOnes_117_reg_4369 when (ap_reg_ppstg_tmp_60_5_4_reg_4334_pp0_it30(0) = '1') else 
        tmp_61_5_4_fu_2318_p2;
    countOnes_119_fu_2335_p3 <= 
        countOnes_118_reg_4375 when (ap_reg_ppstg_tmp_60_5_5_reg_4339_pp0_it31(0) = '1') else 
        tmp_61_5_5_reg_4380;
    countOnes_120_fu_2346_p3 <= 
        countOnes_119_fu_2335_p3 when (ap_reg_ppstg_tmp_60_5_6_reg_4344_pp0_it31(0) = '1') else 
        tmp_61_5_6_fu_2340_p2;
    countOnes_121_fu_2358_p3 <= 
        countOnes_120_reg_4385 when (ap_reg_ppstg_tmp_60_5_7_reg_4349_pp0_it32(0) = '1') else 
        tmp_61_5_7_fu_2353_p2;
    countOnes_122_fu_2400_p3 <= 
        countOnes_121_reg_4391 when (ap_reg_ppstg_tmp_60_5_8_reg_4354_pp0_it33(0) = '1') else 
        tmp_61_5_8_reg_4396;
    countOnes_123_fu_2417_p3 <= 
        countOnes_122_fu_2400_p3 when (tmp_60_6_fu_2405_p2(0) = '1') else 
        tmp_61_6_fu_2411_p2;
    countOnes_124_fu_2539_p3 <= 
        countOnes_123_reg_4401 when (tmp_60_6_1_reg_4407(0) = '1') else 
        tmp_61_6_1_fu_2534_p2;
    countOnes_125_fu_2551_p3 <= 
        countOnes_124_reg_4447 when (ap_reg_ppstg_tmp_60_6_2_reg_4412_pp0_it35(0) = '1') else 
        tmp_61_6_2_reg_4452;
    countOnes_126_fu_2562_p3 <= 
        countOnes_125_fu_2551_p3 when (ap_reg_ppstg_tmp_60_6_3_reg_4417_pp0_it35(0) = '1') else 
        tmp_61_6_3_fu_2556_p2;
    countOnes_127_fu_2574_p3 <= 
        countOnes_126_reg_4457 when (ap_reg_ppstg_tmp_60_6_4_reg_4422_pp0_it36(0) = '1') else 
        tmp_61_6_4_fu_2569_p2;
    countOnes_128_fu_2586_p3 <= 
        countOnes_127_reg_4463 when (ap_reg_ppstg_tmp_60_6_5_reg_4427_pp0_it37(0) = '1') else 
        tmp_61_6_5_reg_4468;
    countOnes_129_fu_2597_p3 <= 
        countOnes_128_fu_2586_p3 when (ap_reg_ppstg_tmp_60_6_6_reg_4432_pp0_it37(0) = '1') else 
        tmp_61_6_6_fu_2591_p2;
    countOnes_130_fu_2609_p3 <= 
        countOnes_129_reg_4473 when (ap_reg_ppstg_tmp_60_6_7_reg_4437_pp0_it38(0) = '1') else 
        tmp_61_6_7_fu_2604_p2;
    countOnes_131_fu_2681_p3 <= 
        countOnes_130_reg_4479 when (ap_reg_ppstg_tmp_60_6_8_reg_4442_pp0_it39(0) = '1') else 
        tmp_61_6_8_reg_4484;
    countOnes_132_fu_2702_p3 <= 
        countOnes_62_cast_fu_2686_p1 when (tmp_60_7_fu_2690_p2(0) = '1') else 
        tmp_61_7_fu_2696_p2;
    countOnes_133_fu_2939_p3 <= 
        countOnes_132_reg_4489 when (tmp_60_7_1_reg_4495(0) = '1') else 
        tmp_61_7_1_fu_2934_p2;
    countOnes_134_fu_2951_p3 <= 
        countOnes_133_reg_4580 when (ap_reg_ppstg_tmp_60_7_2_reg_4500_pp0_it41(0) = '1') else 
        tmp_61_7_2_reg_4585;
    countOnes_135_fu_2962_p3 <= 
        countOnes_134_fu_2951_p3 when (ap_reg_ppstg_tmp_60_7_3_reg_4505_pp0_it41(0) = '1') else 
        tmp_61_7_3_fu_2956_p2;
    countOnes_136_fu_2974_p3 <= 
        countOnes_135_reg_4590 when (ap_reg_ppstg_tmp_60_7_4_reg_4510_pp0_it42(0) = '1') else 
        tmp_61_7_4_fu_2969_p2;
    countOnes_137_fu_2986_p3 <= 
        countOnes_136_reg_4596 when (ap_reg_ppstg_tmp_60_7_5_reg_4515_pp0_it43(0) = '1') else 
        tmp_61_7_5_reg_4601;
    countOnes_138_fu_2997_p3 <= 
        countOnes_137_fu_2986_p3 when (ap_reg_ppstg_tmp_60_7_6_reg_4520_pp0_it43(0) = '1') else 
        tmp_61_7_6_fu_2991_p2;
    countOnes_139_fu_3009_p3 <= 
        countOnes_138_reg_4606 when (ap_reg_ppstg_tmp_60_7_7_reg_4525_pp0_it44(0) = '1') else 
        tmp_61_7_7_fu_3004_p2;
    countOnes_140_fu_3021_p3 <= 
        countOnes_139_reg_4612 when (ap_reg_ppstg_tmp_60_7_8_reg_4530_pp0_it45(0) = '1') else 
        tmp_61_7_8_reg_4617;
    countOnes_141_fu_3032_p3 <= 
        countOnes_140_fu_3021_p3 when (ap_reg_ppstg_tmp_60_8_reg_4535_pp0_it45(0) = '1') else 
        tmp_61_8_fu_3026_p2;
    countOnes_142_fu_3044_p3 <= 
        countOnes_141_reg_4622 when (ap_reg_ppstg_tmp_60_8_1_reg_4540_pp0_it46(0) = '1') else 
        tmp_61_8_1_fu_3039_p2;
    countOnes_143_fu_3056_p3 <= 
        countOnes_142_reg_4628 when (ap_reg_ppstg_tmp_60_8_2_reg_4545_pp0_it47(0) = '1') else 
        tmp_61_8_2_reg_4633;
    countOnes_144_fu_3067_p3 <= 
        countOnes_143_fu_3056_p3 when (ap_reg_ppstg_tmp_60_8_3_reg_4550_pp0_it47(0) = '1') else 
        tmp_61_8_3_fu_3061_p2;
    countOnes_145_fu_3079_p3 <= 
        countOnes_144_reg_4638 when (ap_reg_ppstg_tmp_60_8_4_reg_4555_pp0_it48(0) = '1') else 
        tmp_61_8_4_fu_3074_p2;
    countOnes_146_fu_3091_p3 <= 
        countOnes_145_reg_4644 when (ap_reg_ppstg_tmp_60_8_5_reg_4560_pp0_it49(0) = '1') else 
        tmp_61_8_5_reg_4649;
    countOnes_147_fu_3102_p3 <= 
        countOnes_146_fu_3091_p3 when (ap_reg_ppstg_tmp_60_8_6_reg_4565_pp0_it49(0) = '1') else 
        tmp_61_8_6_fu_3096_p2;
    countOnes_148_fu_3114_p3 <= 
        countOnes_147_reg_4654 when (ap_reg_ppstg_tmp_60_8_7_reg_4570_pp0_it50(0) = '1') else 
        tmp_61_8_7_fu_3109_p2;
    countOnes_149_fu_3125_p3 <= 
        countOnes_148_reg_4660 when (ap_reg_ppstg_tmp_60_8_8_reg_4575_pp0_it51(0) = '1') else 
        tmp_61_8_8_fu_3120_p2;
    countOnes_14_cast_fu_1327_p1 <= std_logic_vector(resize(unsigned(countOnes_83_fu_1321_p3),5));
    countOnes_1_fu_985_p3 <= 
        countOnes_cast_fu_982_p1 when (tmp_60_0_1_reg_3866(0) = '1') else 
        tmp_61_0_1_reg_3871;
    countOnes_2_cast_fu_1004_p1 <= std_logic_vector(resize(unsigned(countOnes_2_fu_997_p3),3));
    countOnes_2_fu_997_p3 <= 
        countOnes_1_fu_985_p3 when (tmp_60_0_2_reg_3876(0) = '1') else 
        tmp_61_0_2_fu_991_p2;
    countOnes_30_cast_fu_1811_p1 <= std_logic_vector(resize(unsigned(countOnes_99_reg_4194),6));
    countOnes_3_fu_1014_p3 <= 
        countOnes_2_cast_fu_1004_p1 when (tmp_60_0_3_reg_3881(0) = '1') else 
        tmp_61_0_3_fu_1008_p2;
    countOnes_4_fu_1050_p3 <= 
        countOnes_3_reg_3911 when (ap_reg_ppstg_tmp_60_0_4_reg_3886_pp0_it3(0) = '1') else 
        tmp_61_0_4_fu_1045_p2;
    countOnes_5_fu_1062_p3 <= 
        countOnes_4_fu_1050_p3 when (ap_reg_ppstg_tmp_60_0_5_reg_3891_pp0_it3(0) = '1') else 
        tmp_61_0_5_fu_1056_p2;
    countOnes_62_cast_fu_2686_p1 <= std_logic_vector(resize(unsigned(countOnes_131_fu_2681_p3),7));
    countOnes_6_cast_fu_1110_p1 <= std_logic_vector(resize(unsigned(countOnes_6_fu_1105_p3),4));
    countOnes_6_fu_1105_p3 <= 
        countOnes_5_reg_3957 when (ap_reg_ppstg_tmp_60_0_6_reg_3896_pp0_it4(0) = '1') else 
        tmp_61_0_6_reg_3962;
    countOnes_7_fu_1120_p3 <= 
        countOnes_6_cast_fu_1110_p1 when (ap_reg_ppstg_tmp_60_0_7_reg_3901_pp0_it4(0) = '1') else 
        tmp_61_0_7_fu_1114_p2;
    countOnes_80_fu_1285_p3 <= 
        countOnes_reg_4018 when (ap_reg_ppstg_tmp_60_1_2_reg_3983_pp0_it6(0) = '1') else 
        tmp_61_1_2_reg_4023;
    countOnes_81_fu_1296_p3 <= 
        countOnes_80_fu_1285_p3 when (ap_reg_ppstg_tmp_60_1_3_reg_3988_pp0_it6(0) = '1') else 
        tmp_61_1_3_fu_1290_p2;
    countOnes_82_fu_1309_p3 <= 
        countOnes_81_fu_1296_p3 when (ap_reg_ppstg_tmp_60_1_4_reg_3993_pp0_it6(0) = '1') else 
        tmp_61_1_4_fu_1303_p2;
    countOnes_83_fu_1321_p3 <= 
        countOnes_82_reg_4028 when (ap_reg_ppstg_tmp_60_1_5_reg_3998_pp0_it7(0) = '1') else 
        tmp_61_1_5_fu_1316_p2;
    countOnes_84_fu_1337_p3 <= 
        countOnes_14_cast_fu_1327_p1 when (ap_reg_ppstg_tmp_60_1_6_reg_4003_pp0_it7(0) = '1') else 
        tmp_61_1_6_fu_1331_p2;
    countOnes_85_fu_1349_p3 <= 
        countOnes_84_reg_4034 when (ap_reg_ppstg_tmp_60_1_7_reg_4008_pp0_it8(0) = '1') else 
        tmp_61_1_7_fu_1344_p2;
    countOnes_86_fu_1391_p3 <= 
        countOnes_85_reg_4040 when (ap_reg_ppstg_tmp_60_1_8_reg_4013_pp0_it9(0) = '1') else 
        tmp_61_1_8_reg_4045;
    countOnes_87_fu_1408_p3 <= 
        countOnes_86_fu_1391_p3 when (tmp_60_2_fu_1396_p2(0) = '1') else 
        tmp_61_2_fu_1402_p2;
    countOnes_88_fu_1530_p3 <= 
        countOnes_87_reg_4050 when (tmp_60_2_1_reg_4056(0) = '1') else 
        tmp_61_2_1_fu_1525_p2;
    countOnes_89_fu_1542_p3 <= 
        countOnes_88_reg_4096 when (ap_reg_ppstg_tmp_60_2_2_reg_4061_pp0_it11(0) = '1') else 
        tmp_61_2_2_reg_4101;
    countOnes_8_fu_1133_p3 <= 
        countOnes_7_fu_1120_p3 when (ap_reg_ppstg_tmp_60_0_8_reg_3906_pp0_it4(0) = '1') else 
        tmp_61_0_8_fu_1127_p2;
    countOnes_90_fu_1553_p3 <= 
        countOnes_89_fu_1542_p3 when (ap_reg_ppstg_tmp_60_2_3_reg_4066_pp0_it11(0) = '1') else 
        tmp_61_2_3_fu_1547_p2;
    countOnes_91_fu_1565_p3 <= 
        countOnes_90_reg_4106 when (ap_reg_ppstg_tmp_60_2_4_reg_4071_pp0_it12(0) = '1') else 
        tmp_61_2_4_fu_1560_p2;
    countOnes_92_fu_1577_p3 <= 
        countOnes_91_reg_4112 when (ap_reg_ppstg_tmp_60_2_5_reg_4076_pp0_it13(0) = '1') else 
        tmp_61_2_5_reg_4117;
    countOnes_93_fu_1588_p3 <= 
        countOnes_92_fu_1577_p3 when (ap_reg_ppstg_tmp_60_2_6_reg_4081_pp0_it13(0) = '1') else 
        tmp_61_2_6_fu_1582_p2;
    countOnes_94_fu_1600_p3 <= 
        countOnes_93_reg_4122 when (ap_reg_ppstg_tmp_60_2_7_reg_4086_pp0_it14(0) = '1') else 
        tmp_61_2_7_fu_1595_p2;
    countOnes_95_fu_1642_p3 <= 
        countOnes_94_reg_4128 when (ap_reg_ppstg_tmp_60_2_8_reg_4091_pp0_it15(0) = '1') else 
        tmp_61_2_8_reg_4133;
    countOnes_96_fu_1659_p3 <= 
        countOnes_95_fu_1642_p3 when (tmp_60_3_fu_1647_p2(0) = '1') else 
        tmp_61_3_fu_1653_p2;
    countOnes_97_fu_1781_p3 <= 
        countOnes_96_reg_4138 when (tmp_60_3_1_reg_4144(0) = '1') else 
        tmp_61_3_1_fu_1776_p2;
    countOnes_98_fu_1793_p3 <= 
        countOnes_97_reg_4184 when (ap_reg_ppstg_tmp_60_3_2_reg_4149_pp0_it17(0) = '1') else 
        tmp_61_3_2_reg_4189;
    countOnes_99_fu_1804_p3 <= 
        countOnes_98_fu_1793_p3 when (ap_reg_ppstg_tmp_60_3_3_reg_4154_pp0_it17(0) = '1') else 
        tmp_61_3_3_fu_1798_p2;
    countOnes_9_fu_1260_p3 <= 
        countOnes_8_reg_3967 when (tmp_60_1_reg_3973(0) = '1') else 
        tmp_61_1_fu_1255_p2;
    countOnes_cast_fu_982_p1 <= std_logic_vector(resize(unsigned(not_tmp_s_reg_3861),2));
    countOnes_fu_1272_p3 <= 
        countOnes_9_fu_1260_p3 when (tmp_60_1_1_reg_3978(0) = '1') else 
        tmp_61_1_1_fu_1266_p2;
    
    pixel_out_val_fu_3142_p2_temp <= signed(pixel_out_val_fu_3142_p2);
    dst_data_stream_0_V_din <= std_logic_vector(resize(pixel_out_val_fu_3142_p2_temp,8));


    -- dst_data_stream_0_V_write assign process. --
    dst_data_stream_0_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_3_reg_3773_pp0_it52, ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it52)) and not((ap_const_lv1_0 = ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
            dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    i_V_fu_658_p2 <= std_logic_vector(unsigned(t_V_4_reg_594) + unsigned(ap_const_lv12_1));
    icmp6_fu_679_p2 <= "1" when (tr5_fu_669_p4 = ap_const_lv9_0) else "0";
    icmp_fu_739_p2 <= "1" when (tr_fu_729_p4 = ap_const_lv8_0) else "0";
    j_V_fu_713_p2 <= std_logic_vector(unsigned(t_V_reg_605) + unsigned(ap_const_lv11_1));
    lineBuffer_val_0_address0 <= tmp_2_reg_3760(11 - 1 downto 0);
    lineBuffer_val_0_address1 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);

    -- lineBuffer_val_0_ce0 assign process. --
    lineBuffer_val_0_ce0_assign_proc : process(ap_CS_fsm, tmp_3_reg_3773, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, not4_reg_3782)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_reg_3773)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = not4_reg_3782)))) then 
            lineBuffer_val_0_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_0_ce1 assign process. --
    lineBuffer_val_0_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it1, ap_reg_ppstg_or_cond_reg_3795_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3795_pp0_it1)))) then 
            lineBuffer_val_0_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_0_d1 <= pixel_in_val_fu_120;

    -- lineBuffer_val_0_we1 assign process. --
    lineBuffer_val_0_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it1, ap_reg_ppstg_or_cond_reg_3795_pp0_it1)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3795_pp0_it1))))) then 
            lineBuffer_val_0_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_1_address0 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_1_address1 <= lineBuffer_val_1_addr_reg_3819;

    -- lineBuffer_val_1_ce0 assign process. --
    lineBuffer_val_1_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it1, ap_reg_ppstg_not4_reg_3782_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it1)))) then 
            lineBuffer_val_1_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_1_ce1 assign process. --
    lineBuffer_val_1_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2)))) then 
            lineBuffer_val_1_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_1_d1 <= return_value_25_reg_3813;

    -- lineBuffer_val_1_we1 assign process. --
    lineBuffer_val_1_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2))))) then 
            lineBuffer_val_1_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_2_address0 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_2_address1 <= lineBuffer_val_2_addr_reg_3825;

    -- lineBuffer_val_2_ce0 assign process. --
    lineBuffer_val_2_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it1, ap_reg_ppstg_not4_reg_3782_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it1)))) then 
            lineBuffer_val_2_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_2_ce1 assign process. --
    lineBuffer_val_2_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2)))) then 
            lineBuffer_val_2_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_2_d1 <= lineBuffer_val_1_q0;

    -- lineBuffer_val_2_we1 assign process. --
    lineBuffer_val_2_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2))))) then 
            lineBuffer_val_2_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_3_address0 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_3_address1 <= lineBuffer_val_3_addr_reg_3831;

    -- lineBuffer_val_3_ce0 assign process. --
    lineBuffer_val_3_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it1, ap_reg_ppstg_not4_reg_3782_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it1)))) then 
            lineBuffer_val_3_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_3_ce1 assign process. --
    lineBuffer_val_3_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2)))) then 
            lineBuffer_val_3_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_3_d1 <= lineBuffer_val_2_q0;

    -- lineBuffer_val_3_we1 assign process. --
    lineBuffer_val_3_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2))))) then 
            lineBuffer_val_3_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_4_address0 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_4_address1 <= lineBuffer_val_4_addr_reg_3837;

    -- lineBuffer_val_4_ce0 assign process. --
    lineBuffer_val_4_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it1, ap_reg_ppstg_not4_reg_3782_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it1)))) then 
            lineBuffer_val_4_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_4_ce1 assign process. --
    lineBuffer_val_4_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2)))) then 
            lineBuffer_val_4_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_4_d1 <= lineBuffer_val_3_q0;

    -- lineBuffer_val_4_we1 assign process. --
    lineBuffer_val_4_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2))))) then 
            lineBuffer_val_4_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_5_address0 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_5_address1 <= lineBuffer_val_5_addr_reg_3843;

    -- lineBuffer_val_5_ce0 assign process. --
    lineBuffer_val_5_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it1, ap_reg_ppstg_not4_reg_3782_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it1)))) then 
            lineBuffer_val_5_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_5_ce1 assign process. --
    lineBuffer_val_5_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2)))) then 
            lineBuffer_val_5_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_5_d1 <= lineBuffer_val_4_q0;

    -- lineBuffer_val_5_we1 assign process. --
    lineBuffer_val_5_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2))))) then 
            lineBuffer_val_5_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_6_address0 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_6_address1 <= lineBuffer_val_6_addr_reg_3849;

    -- lineBuffer_val_6_ce0 assign process. --
    lineBuffer_val_6_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it1, ap_reg_ppstg_not4_reg_3782_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it1)))) then 
            lineBuffer_val_6_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_6_ce1 assign process. --
    lineBuffer_val_6_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2)))) then 
            lineBuffer_val_6_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_6_d1 <= lineBuffer_val_5_q0;

    -- lineBuffer_val_6_we1 assign process. --
    lineBuffer_val_6_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2))))) then 
            lineBuffer_val_6_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_7_address0 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_7_address1 <= lineBuffer_val_7_addr_reg_3855;

    -- lineBuffer_val_7_ce0 assign process. --
    lineBuffer_val_7_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it1, ap_reg_ppstg_not4_reg_3782_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it1)))) then 
            lineBuffer_val_7_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_7_ce1 assign process. --
    lineBuffer_val_7_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2)))) then 
            lineBuffer_val_7_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_7_d1 <= lineBuffer_val_6_q0;

    -- lineBuffer_val_7_we1 assign process. --
    lineBuffer_val_7_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_3_reg_3773_pp0_it2, ap_reg_ppstg_not4_reg_3782_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_3_reg_3773_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3782_pp0_it2))))) then 
            lineBuffer_val_7_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not4_fu_719_p2 <= "1" when (unsigned(t_V_6_cast_fu_696_p1) < unsigned(p_read1)) else "0";
    not_fu_664_p2 <= "1" when (unsigned(t_V_4_reg_594) < unsigned(p_read)) else "0";
    not_or_cond7_fu_3137_p2 <= (ap_reg_ppstg_or_cond7_reg_3799_pp0_it52 xor ap_const_lv1_1);
    not_or_cond_fu_772_p2 <= (notrhs_reg_3750 and notlhs_fu_766_p2);
    not_tmp_s_fu_820_p2 <= "0" when (window_val_0_0_4_fu_813_p3 = ap_const_lv8_0) else "1";
    notlhs_fu_766_p2 <= "0" when (t_V_reg_605 = ap_const_lv11_0) else "1";
    notrhs_fu_685_p2 <= "0" when (t_V_4_reg_594 = ap_const_lv12_0) else "1";
    op2_addr_i_i1_fu_643_p2 <= std_logic_vector(unsigned(retval_i_cast_fu_627_p1) + unsigned(ap_const_lv13_1FFF));
    op2_addr_i_i_fu_637_p2 <= std_logic_vector(unsigned(retval_i4_cast_fu_617_p1) + unsigned(ap_const_lv13_1FFF));
    op2_assign_2_fu_631_p2 <= std_logic_vector(unsigned(retval_i_cast_fu_627_p1) + unsigned(ap_const_lv13_1));
    op2_assign_fu_621_p2 <= std_logic_vector(unsigned(retval_i4_cast_fu_617_p1) + unsigned(ap_const_lv13_1));
    or_cond7_fu_760_p2 <= (tmp3_fu_755_p2 or tmp2_fu_750_p2);
    or_cond_fu_724_p2 <= (not_reg_3740 and not4_fu_719_p2);
    pixel_out_val_fu_3142_p2 <= (tmp_6_reg_4666 and not_or_cond7_fu_3137_p2);
    retval_i4_cast_fu_617_p1 <= std_logic_vector(resize(unsigned(p_read),13));
    retval_i_cast_fu_627_p1 <= std_logic_vector(resize(unsigned(p_read1),13));

    -- src_data_stream_0_V_read assign process. --
    src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm, tmp_3_reg_3773, or_cond_reg_3795, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_reg_3773)) and not((ap_const_lv1_0 = or_cond_reg_3795)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
            src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;

    t_V_6_cast_fu_696_p1 <= std_logic_vector(resize(unsigned(t_V_reg_605),12));
    tmp2_fu_750_p2 <= (icmp6_reg_3745 or icmp_fu_739_p2);
    tmp3_fu_755_p2 <= (tmp_1_reg_3755 or tmp_5_fu_745_p2);
    tmp_1_fu_691_p2 <= "1" when (unsigned(tmp_cast_fu_649_p1) > unsigned(op2_addr_i_i_reg_3722)) else "0";
    tmp_2_fu_700_p1 <= std_logic_vector(resize(unsigned(t_V_reg_605),64));
    tmp_33_cast_fu_704_p1 <= std_logic_vector(resize(unsigned(t_V_reg_605),13));
    tmp_3_fu_708_p2 <= "1" when (unsigned(tmp_33_cast_fu_704_p1) < unsigned(op2_assign_2_reg_3717)) else "0";
    tmp_5_fu_745_p2 <= "1" when (unsigned(tmp_33_cast_fu_704_p1) > unsigned(op2_addr_i_i1_reg_3727)) else "0";
    tmp_60_0_1_fu_826_p2 <= "1" when (window_val_0_0_fu_124 = ap_const_lv8_0) else "0";
    tmp_60_0_2_fu_840_p2 <= "1" when (window_val_0_1_fu_128 = ap_const_lv8_0) else "0";
    tmp_60_0_3_fu_846_p2 <= "1" when (window_val_0_2_fu_132 = ap_const_lv8_0) else "0";
    tmp_60_0_4_fu_852_p2 <= "1" when (window_val_0_3_fu_136 = ap_const_lv8_0) else "0";
    tmp_60_0_5_fu_858_p2 <= "1" when (window_val_0_4_fu_140 = ap_const_lv8_0) else "0";
    tmp_60_0_6_fu_864_p2 <= "1" when (window_val_0_5_fu_144 = ap_const_lv8_0) else "0";
    tmp_60_0_7_fu_870_p2 <= "1" when (window_val_0_6_fu_148 = ap_const_lv8_0) else "0";
    tmp_60_0_8_fu_876_p2 <= "1" when (window_val_0_7_fu_152 = ap_const_lv8_0) else "0";
    tmp_60_1_1_fu_1146_p2 <= "1" when (window_val_1_0_fu_156 = ap_const_lv8_0) else "0";
    tmp_60_1_2_fu_1152_p2 <= "1" when (window_val_1_1_fu_160 = ap_const_lv8_0) else "0";
    tmp_60_1_3_fu_1158_p2 <= "1" when (window_val_1_2_fu_164 = ap_const_lv8_0) else "0";
    tmp_60_1_4_fu_1164_p2 <= "1" when (window_val_1_3_fu_168 = ap_const_lv8_0) else "0";
    tmp_60_1_5_fu_1170_p2 <= "1" when (window_val_1_4_fu_172 = ap_const_lv8_0) else "0";
    tmp_60_1_6_fu_1176_p2 <= "1" when (window_val_1_5_fu_176 = ap_const_lv8_0) else "0";
    tmp_60_1_7_fu_1182_p2 <= "1" when (window_val_1_6_fu_180 = ap_const_lv8_0) else "0";
    tmp_60_1_8_fu_1188_p2 <= "1" when (window_val_1_7_fu_184 = ap_const_lv8_0) else "0";
    tmp_60_1_fu_1140_p2 <= "1" when (window_val_1_0_4_fu_1099_p3 = ap_const_lv8_0) else "0";
    tmp_60_2_1_fu_1416_p2 <= "1" when (window_val_2_0_fu_188 = ap_const_lv8_0) else "0";
    tmp_60_2_2_fu_1422_p2 <= "1" when (window_val_2_1_fu_192 = ap_const_lv8_0) else "0";
    tmp_60_2_3_fu_1428_p2 <= "1" when (window_val_2_2_fu_196 = ap_const_lv8_0) else "0";
    tmp_60_2_4_fu_1434_p2 <= "1" when (window_val_2_3_fu_200 = ap_const_lv8_0) else "0";
    tmp_60_2_5_fu_1440_p2 <= "1" when (window_val_2_4_fu_204 = ap_const_lv8_0) else "0";
    tmp_60_2_6_fu_1446_p2 <= "1" when (window_val_2_5_fu_208 = ap_const_lv8_0) else "0";
    tmp_60_2_7_fu_1452_p2 <= "1" when (window_val_2_6_fu_212 = ap_const_lv8_0) else "0";
    tmp_60_2_8_fu_1458_p2 <= "1" when (window_val_2_7_fu_216 = ap_const_lv8_0) else "0";
    tmp_60_2_fu_1396_p2 <= "1" when (window_val_2_0_4_fu_1385_p3 = ap_const_lv8_0) else "0";
    tmp_60_3_1_fu_1667_p2 <= "1" when (window_val_3_0_fu_220 = ap_const_lv8_0) else "0";
    tmp_60_3_2_fu_1673_p2 <= "1" when (window_val_3_1_fu_224 = ap_const_lv8_0) else "0";
    tmp_60_3_3_fu_1679_p2 <= "1" when (window_val_3_2_fu_228 = ap_const_lv8_0) else "0";
    tmp_60_3_4_fu_1685_p2 <= "1" when (window_val_3_3_fu_232 = ap_const_lv8_0) else "0";
    tmp_60_3_5_fu_1691_p2 <= "1" when (window_val_3_4_fu_236 = ap_const_lv8_0) else "0";
    tmp_60_3_6_fu_1697_p2 <= "1" when (window_val_3_5_fu_240 = ap_const_lv8_0) else "0";
    tmp_60_3_7_fu_1703_p2 <= "1" when (window_val_3_6_fu_244 = ap_const_lv8_0) else "0";
    tmp_60_3_8_fu_1709_p2 <= "1" when (window_val_3_7_fu_248 = ap_const_lv8_0) else "0";
    tmp_60_3_fu_1647_p2 <= "1" when (window_val_3_0_4_fu_1636_p3 = ap_const_lv8_0) else "0";
    tmp_60_4_1_fu_1923_p2 <= "1" when (window_val_4_0_fu_252 = ap_const_lv8_0) else "0";
    tmp_60_4_2_fu_1929_p2 <= "1" when (window_val_4_1_fu_256 = ap_const_lv8_0) else "0";
    tmp_60_4_3_fu_1935_p2 <= "1" when (window_val_4_2_fu_260 = ap_const_lv8_0) else "0";
    tmp_60_4_4_fu_1941_p2 <= "1" when (window_val_4_3_fu_264 = ap_const_lv8_0) else "0";
    tmp_60_4_5_fu_1947_p2 <= "1" when (window_val_4_4_fu_268 = ap_const_lv8_0) else "0";
    tmp_60_4_6_fu_1953_p2 <= "1" when (window_val_4_5_fu_272 = ap_const_lv8_0) else "0";
    tmp_60_4_7_fu_1959_p2 <= "1" when (window_val_4_6_fu_276 = ap_const_lv8_0) else "0";
    tmp_60_4_8_fu_1965_p2 <= "1" when (window_val_4_7_fu_280 = ap_const_lv8_0) else "0";
    tmp_60_4_fu_1903_p2 <= "1" when (window_val_4_0_4_fu_1892_p3 = ap_const_lv8_0) else "0";
    tmp_60_5_1_fu_2174_p2 <= "1" when (window_val_5_0_fu_284 = ap_const_lv8_0) else "0";
    tmp_60_5_2_fu_2180_p2 <= "1" when (window_val_5_1_fu_288 = ap_const_lv8_0) else "0";
    tmp_60_5_3_fu_2186_p2 <= "1" when (window_val_5_2_fu_292 = ap_const_lv8_0) else "0";
    tmp_60_5_4_fu_2192_p2 <= "1" when (window_val_5_3_fu_296 = ap_const_lv8_0) else "0";
    tmp_60_5_5_fu_2198_p2 <= "1" when (window_val_5_4_fu_300 = ap_const_lv8_0) else "0";
    tmp_60_5_6_fu_2204_p2 <= "1" when (window_val_5_5_fu_304 = ap_const_lv8_0) else "0";
    tmp_60_5_7_fu_2210_p2 <= "1" when (window_val_5_6_fu_308 = ap_const_lv8_0) else "0";
    tmp_60_5_8_fu_2216_p2 <= "1" when (window_val_5_7_fu_312 = ap_const_lv8_0) else "0";
    tmp_60_5_fu_2154_p2 <= "1" when (window_val_5_0_4_fu_2143_p3 = ap_const_lv8_0) else "0";
    tmp_60_6_1_fu_2425_p2 <= "1" when (window_val_6_0_fu_316 = ap_const_lv8_0) else "0";
    tmp_60_6_2_fu_2431_p2 <= "1" when (window_val_6_1_fu_320 = ap_const_lv8_0) else "0";
    tmp_60_6_3_fu_2437_p2 <= "1" when (window_val_6_2_fu_324 = ap_const_lv8_0) else "0";
    tmp_60_6_4_fu_2443_p2 <= "1" when (window_val_6_3_fu_328 = ap_const_lv8_0) else "0";
    tmp_60_6_5_fu_2449_p2 <= "1" when (window_val_6_4_fu_332 = ap_const_lv8_0) else "0";
    tmp_60_6_6_fu_2455_p2 <= "1" when (window_val_6_5_fu_336 = ap_const_lv8_0) else "0";
    tmp_60_6_7_fu_2461_p2 <= "1" when (window_val_6_6_fu_340 = ap_const_lv8_0) else "0";
    tmp_60_6_8_fu_2467_p2 <= "1" when (window_val_6_7_fu_344 = ap_const_lv8_0) else "0";
    tmp_60_6_fu_2405_p2 <= "1" when (window_val_6_0_4_fu_2394_p3 = ap_const_lv8_0) else "0";
    tmp_60_7_1_fu_2710_p2 <= "1" when (window_val_7_0_fu_348 = ap_const_lv8_0) else "0";
    tmp_60_7_2_fu_2716_p2 <= "1" when (window_val_7_1_fu_352 = ap_const_lv8_0) else "0";
    tmp_60_7_3_fu_2722_p2 <= "1" when (window_val_7_2_fu_356 = ap_const_lv8_0) else "0";
    tmp_60_7_4_fu_2728_p2 <= "1" when (window_val_7_3_fu_360 = ap_const_lv8_0) else "0";
    tmp_60_7_5_fu_2734_p2 <= "1" when (window_val_7_4_fu_364 = ap_const_lv8_0) else "0";
    tmp_60_7_6_fu_2740_p2 <= "1" when (window_val_7_5_fu_368 = ap_const_lv8_0) else "0";
    tmp_60_7_7_fu_2746_p2 <= "1" when (window_val_7_6_fu_372 = ap_const_lv8_0) else "0";
    tmp_60_7_8_fu_2752_p2 <= "1" when (window_val_7_7_fu_376 = ap_const_lv8_0) else "0";
    tmp_60_7_fu_2690_p2 <= "1" when (window_val_7_0_4_fu_2675_p3 = ap_const_lv8_0) else "0";
    tmp_60_8_1_fu_2764_p2 <= "1" when (window_val_8_0_fu_380 = ap_const_lv8_0) else "0";
    tmp_60_8_2_fu_2770_p2 <= "1" when (window_val_8_1_fu_384 = ap_const_lv8_0) else "0";
    tmp_60_8_3_fu_2776_p2 <= "1" when (window_val_8_2_fu_388 = ap_const_lv8_0) else "0";
    tmp_60_8_4_fu_2782_p2 <= "1" when (window_val_8_3_fu_392 = ap_const_lv8_0) else "0";
    tmp_60_8_5_fu_2788_p2 <= "1" when (window_val_8_4_fu_396 = ap_const_lv8_0) else "0";
    tmp_60_8_6_fu_2794_p2 <= "1" when (window_val_8_5_fu_400 = ap_const_lv8_0) else "0";
    tmp_60_8_7_fu_2800_p2 <= "1" when (window_val_8_6_fu_404 = ap_const_lv8_0) else "0";
    tmp_60_8_8_fu_2806_p2 <= "1" when (window_val_8_7_fu_408 = ap_const_lv8_0) else "0";
    tmp_60_8_fu_2758_p2 <= "1" when (window_val_8_0_4_fu_2669_p3 = ap_const_lv8_0) else "0";
    tmp_61_0_1_fu_832_p3 <= 
        ap_const_lv2_2 when (not_tmp_s_fu_820_p2(0) = '1') else 
        ap_const_lv2_1;
    tmp_61_0_2_fu_991_p2 <= std_logic_vector(unsigned(countOnes_1_fu_985_p3) + unsigned(ap_const_lv2_1));
    tmp_61_0_3_fu_1008_p2 <= std_logic_vector(unsigned(countOnes_2_cast_fu_1004_p1) + unsigned(ap_const_lv3_1));
    tmp_61_0_4_fu_1045_p2 <= std_logic_vector(unsigned(countOnes_3_reg_3911) + unsigned(ap_const_lv3_1));
    tmp_61_0_5_fu_1056_p2 <= std_logic_vector(unsigned(countOnes_4_fu_1050_p3) + unsigned(ap_const_lv3_1));
    tmp_61_0_6_fu_1069_p2 <= std_logic_vector(unsigned(countOnes_5_fu_1062_p3) + unsigned(ap_const_lv3_1));
    tmp_61_0_7_fu_1114_p2 <= std_logic_vector(unsigned(countOnes_6_cast_fu_1110_p1) + unsigned(ap_const_lv4_1));
    tmp_61_0_8_fu_1127_p2 <= std_logic_vector(unsigned(countOnes_7_fu_1120_p3) + unsigned(ap_const_lv4_1));
    tmp_61_1_1_fu_1266_p2 <= std_logic_vector(unsigned(countOnes_9_fu_1260_p3) + unsigned(ap_const_lv4_1));
    tmp_61_1_2_fu_1279_p2 <= std_logic_vector(unsigned(countOnes_fu_1272_p3) + unsigned(ap_const_lv4_1));
    tmp_61_1_3_fu_1290_p2 <= std_logic_vector(unsigned(countOnes_80_fu_1285_p3) + unsigned(ap_const_lv4_1));
    tmp_61_1_4_fu_1303_p2 <= std_logic_vector(unsigned(countOnes_81_fu_1296_p3) + unsigned(ap_const_lv4_1));
    tmp_61_1_5_fu_1316_p2 <= std_logic_vector(unsigned(countOnes_82_reg_4028) + unsigned(ap_const_lv4_1));
    tmp_61_1_6_fu_1331_p2 <= std_logic_vector(unsigned(countOnes_14_cast_fu_1327_p1) + unsigned(ap_const_lv5_1));
    tmp_61_1_7_fu_1344_p2 <= std_logic_vector(unsigned(countOnes_84_reg_4034) + unsigned(ap_const_lv5_1));
    tmp_61_1_8_fu_1355_p2 <= std_logic_vector(unsigned(countOnes_85_fu_1349_p3) + unsigned(ap_const_lv5_1));
    tmp_61_1_fu_1255_p2 <= std_logic_vector(unsigned(countOnes_8_reg_3967) + unsigned(ap_const_lv4_1));
    tmp_61_2_1_fu_1525_p2 <= std_logic_vector(unsigned(countOnes_87_reg_4050) + unsigned(ap_const_lv5_1));
    tmp_61_2_2_fu_1536_p2 <= std_logic_vector(unsigned(countOnes_88_fu_1530_p3) + unsigned(ap_const_lv5_1));
    tmp_61_2_3_fu_1547_p2 <= std_logic_vector(unsigned(countOnes_89_fu_1542_p3) + unsigned(ap_const_lv5_1));
    tmp_61_2_4_fu_1560_p2 <= std_logic_vector(unsigned(countOnes_90_reg_4106) + unsigned(ap_const_lv5_1));
    tmp_61_2_5_fu_1571_p2 <= std_logic_vector(unsigned(countOnes_91_fu_1565_p3) + unsigned(ap_const_lv5_1));
    tmp_61_2_6_fu_1582_p2 <= std_logic_vector(unsigned(countOnes_92_fu_1577_p3) + unsigned(ap_const_lv5_1));
    tmp_61_2_7_fu_1595_p2 <= std_logic_vector(unsigned(countOnes_93_reg_4122) + unsigned(ap_const_lv5_1));
    tmp_61_2_8_fu_1606_p2 <= std_logic_vector(unsigned(countOnes_94_fu_1600_p3) + unsigned(ap_const_lv5_1));
    tmp_61_2_fu_1402_p2 <= std_logic_vector(unsigned(countOnes_86_fu_1391_p3) + unsigned(ap_const_lv5_1));
    tmp_61_3_1_fu_1776_p2 <= std_logic_vector(unsigned(countOnes_96_reg_4138) + unsigned(ap_const_lv5_1));
    tmp_61_3_2_fu_1787_p2 <= std_logic_vector(unsigned(countOnes_97_fu_1781_p3) + unsigned(ap_const_lv5_1));
    tmp_61_3_3_fu_1798_p2 <= std_logic_vector(unsigned(countOnes_98_fu_1793_p3) + unsigned(ap_const_lv5_1));
    tmp_61_3_4_fu_1814_p2 <= std_logic_vector(unsigned(countOnes_30_cast_fu_1811_p1) + unsigned(ap_const_lv6_1));
    tmp_61_3_5_fu_1827_p2 <= std_logic_vector(unsigned(countOnes_100_fu_1820_p3) + unsigned(ap_const_lv6_1));
    tmp_61_3_6_fu_1838_p2 <= std_logic_vector(unsigned(countOnes_101_fu_1833_p3) + unsigned(ap_const_lv6_1));
    tmp_61_3_7_fu_1851_p2 <= std_logic_vector(unsigned(countOnes_102_reg_4209) + unsigned(ap_const_lv6_1));
    tmp_61_3_8_fu_1862_p2 <= std_logic_vector(unsigned(countOnes_103_fu_1856_p3) + unsigned(ap_const_lv6_1));
    tmp_61_3_fu_1653_p2 <= std_logic_vector(unsigned(countOnes_95_fu_1642_p3) + unsigned(ap_const_lv5_1));
    tmp_61_4_1_fu_2032_p2 <= std_logic_vector(unsigned(countOnes_105_reg_4225) + unsigned(ap_const_lv6_1));
    tmp_61_4_2_fu_2043_p2 <= std_logic_vector(unsigned(countOnes_106_fu_2037_p3) + unsigned(ap_const_lv6_1));
    tmp_61_4_3_fu_2054_p2 <= std_logic_vector(unsigned(countOnes_107_fu_2049_p3) + unsigned(ap_const_lv6_1));
    tmp_61_4_4_fu_2067_p2 <= std_logic_vector(unsigned(countOnes_108_reg_4281) + unsigned(ap_const_lv6_1));
    tmp_61_4_5_fu_2078_p2 <= std_logic_vector(unsigned(countOnes_109_fu_2072_p3) + unsigned(ap_const_lv6_1));
    tmp_61_4_6_fu_2089_p2 <= std_logic_vector(unsigned(countOnes_110_fu_2084_p3) + unsigned(ap_const_lv6_1));
    tmp_61_4_7_fu_2102_p2 <= std_logic_vector(unsigned(countOnes_111_reg_4297) + unsigned(ap_const_lv6_1));
    tmp_61_4_8_fu_2113_p2 <= std_logic_vector(unsigned(countOnes_112_fu_2107_p3) + unsigned(ap_const_lv6_1));
    tmp_61_4_fu_1909_p2 <= std_logic_vector(unsigned(countOnes_104_fu_1898_p3) + unsigned(ap_const_lv6_1));
    tmp_61_5_1_fu_2283_p2 <= std_logic_vector(unsigned(countOnes_114_reg_4313) + unsigned(ap_const_lv6_1));
    tmp_61_5_2_fu_2294_p2 <= std_logic_vector(unsigned(countOnes_115_fu_2288_p3) + unsigned(ap_const_lv6_1));
    tmp_61_5_3_fu_2305_p2 <= std_logic_vector(unsigned(countOnes_116_fu_2300_p3) + unsigned(ap_const_lv6_1));
    tmp_61_5_4_fu_2318_p2 <= std_logic_vector(unsigned(countOnes_117_reg_4369) + unsigned(ap_const_lv6_1));
    tmp_61_5_5_fu_2329_p2 <= std_logic_vector(unsigned(countOnes_118_fu_2323_p3) + unsigned(ap_const_lv6_1));
    tmp_61_5_6_fu_2340_p2 <= std_logic_vector(unsigned(countOnes_119_fu_2335_p3) + unsigned(ap_const_lv6_1));
    tmp_61_5_7_fu_2353_p2 <= std_logic_vector(unsigned(countOnes_120_reg_4385) + unsigned(ap_const_lv6_1));
    tmp_61_5_8_fu_2364_p2 <= std_logic_vector(unsigned(countOnes_121_fu_2358_p3) + unsigned(ap_const_lv6_1));
    tmp_61_5_fu_2160_p2 <= std_logic_vector(unsigned(countOnes_113_fu_2149_p3) + unsigned(ap_const_lv6_1));
    tmp_61_6_1_fu_2534_p2 <= std_logic_vector(unsigned(countOnes_123_reg_4401) + unsigned(ap_const_lv6_1));
    tmp_61_6_2_fu_2545_p2 <= std_logic_vector(unsigned(countOnes_124_fu_2539_p3) + unsigned(ap_const_lv6_1));
    tmp_61_6_3_fu_2556_p2 <= std_logic_vector(unsigned(countOnes_125_fu_2551_p3) + unsigned(ap_const_lv6_1));
    tmp_61_6_4_fu_2569_p2 <= std_logic_vector(unsigned(countOnes_126_reg_4457) + unsigned(ap_const_lv6_1));
    tmp_61_6_5_fu_2580_p2 <= std_logic_vector(unsigned(countOnes_127_fu_2574_p3) + unsigned(ap_const_lv6_1));
    tmp_61_6_6_fu_2591_p2 <= std_logic_vector(unsigned(countOnes_128_fu_2586_p3) + unsigned(ap_const_lv6_1));
    tmp_61_6_7_fu_2604_p2 <= std_logic_vector(unsigned(countOnes_129_reg_4473) + unsigned(ap_const_lv6_1));
    tmp_61_6_8_fu_2615_p2 <= std_logic_vector(unsigned(countOnes_130_fu_2609_p3) + unsigned(ap_const_lv6_1));
    tmp_61_6_fu_2411_p2 <= std_logic_vector(unsigned(countOnes_122_fu_2400_p3) + unsigned(ap_const_lv6_1));
    tmp_61_7_1_fu_2934_p2 <= std_logic_vector(unsigned(countOnes_132_reg_4489) + unsigned(ap_const_lv7_1));
    tmp_61_7_2_fu_2945_p2 <= std_logic_vector(unsigned(countOnes_133_fu_2939_p3) + unsigned(ap_const_lv7_1));
    tmp_61_7_3_fu_2956_p2 <= std_logic_vector(unsigned(countOnes_134_fu_2951_p3) + unsigned(ap_const_lv7_1));
    tmp_61_7_4_fu_2969_p2 <= std_logic_vector(unsigned(countOnes_135_reg_4590) + unsigned(ap_const_lv7_1));
    tmp_61_7_5_fu_2980_p2 <= std_logic_vector(unsigned(countOnes_136_fu_2974_p3) + unsigned(ap_const_lv7_1));
    tmp_61_7_6_fu_2991_p2 <= std_logic_vector(unsigned(countOnes_137_fu_2986_p3) + unsigned(ap_const_lv7_1));
    tmp_61_7_7_fu_3004_p2 <= std_logic_vector(unsigned(countOnes_138_reg_4606) + unsigned(ap_const_lv7_1));
    tmp_61_7_8_fu_3015_p2 <= std_logic_vector(unsigned(countOnes_139_fu_3009_p3) + unsigned(ap_const_lv7_1));
    tmp_61_7_fu_2696_p2 <= std_logic_vector(unsigned(countOnes_62_cast_fu_2686_p1) + unsigned(ap_const_lv7_1));
    tmp_61_8_1_fu_3039_p2 <= std_logic_vector(unsigned(countOnes_141_reg_4622) + unsigned(ap_const_lv7_1));
    tmp_61_8_2_fu_3050_p2 <= std_logic_vector(unsigned(countOnes_142_fu_3044_p3) + unsigned(ap_const_lv7_1));
    tmp_61_8_3_fu_3061_p2 <= std_logic_vector(unsigned(countOnes_143_fu_3056_p3) + unsigned(ap_const_lv7_1));
    tmp_61_8_4_fu_3074_p2 <= std_logic_vector(unsigned(countOnes_144_reg_4638) + unsigned(ap_const_lv7_1));
    tmp_61_8_5_fu_3085_p2 <= std_logic_vector(unsigned(countOnes_145_fu_3079_p3) + unsigned(ap_const_lv7_1));
    tmp_61_8_6_fu_3096_p2 <= std_logic_vector(unsigned(countOnes_146_fu_3091_p3) + unsigned(ap_const_lv7_1));
    tmp_61_8_7_fu_3109_p2 <= std_logic_vector(unsigned(countOnes_147_reg_4654) + unsigned(ap_const_lv7_1));
    tmp_61_8_8_fu_3120_p2 <= std_logic_vector(unsigned(countOnes_148_reg_4660) + unsigned(ap_const_lv7_1));
    tmp_61_8_fu_3026_p2 <= std_logic_vector(unsigned(countOnes_140_fu_3021_p3) + unsigned(ap_const_lv7_1));
    tmp_6_fu_3131_p2 <= "1" when (unsigned(countOnes_149_fu_3125_p3) > unsigned(ap_const_lv7_29)) else "0";
    tmp_cast_fu_649_p1 <= std_logic_vector(resize(unsigned(t_V_4_reg_594),13));
    tmp_s_fu_653_p2 <= "1" when (unsigned(tmp_cast_fu_649_p1) < unsigned(op2_assign_reg_3712)) else "0";
    tr5_fu_669_p4 <= t_V_4_reg_594(11 downto 3);
    tr_fu_729_p4 <= t_V_reg_605(10 downto 3);
    window_val_0_0_4_fu_813_p3 <= 
        pixel_in_val_fu_120 when (ap_reg_ppstg_not4_reg_3782_pp0_it1(0) = '1') else 
        window_val_0_0_fu_124;
    window_val_1_0_4_fu_1099_p3 <= 
        lineBuff7_load_reg_3917 when (ap_reg_ppstg_not4_reg_3782_pp0_it4(0) = '1') else 
        window_val_1_0_fu_156;
    window_val_2_0_4_fu_1385_p3 <= 
        ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it9 when (ap_reg_ppstg_not4_reg_3782_pp0_it9(0) = '1') else 
        window_val_2_0_fu_188;
    window_val_3_0_4_fu_1636_p3 <= 
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it15 when (ap_reg_ppstg_not4_reg_3782_pp0_it15(0) = '1') else 
        window_val_3_0_fu_220;
    window_val_4_0_4_fu_1892_p3 <= 
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it21 when (ap_reg_ppstg_not4_reg_3782_pp0_it21(0) = '1') else 
        window_val_4_0_fu_252;
    window_val_5_0_4_fu_2143_p3 <= 
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it27 when (ap_reg_ppstg_not4_reg_3782_pp0_it27(0) = '1') else 
        window_val_5_0_fu_284;
    window_val_6_0_4_fu_2394_p3 <= 
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it33 when (ap_reg_ppstg_not4_reg_3782_pp0_it33(0) = '1') else 
        window_val_6_0_fu_316;
    window_val_7_0_4_fu_2675_p3 <= 
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it39 when (ap_reg_ppstg_not4_reg_3782_pp0_it39(0) = '1') else 
        window_val_7_0_fu_348;
    window_val_8_0_4_fu_2669_p3 <= 
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it39 when (ap_reg_ppstg_not4_reg_3782_pp0_it39(0) = '1') else 
        window_val_8_0_fu_380;
end behav;
