// Seed: 1234635917
module module_0 (
    input tri0  id_0,
    input uwire id_1
    , id_3
);
  wire id_4, id_5;
  assign module_1.id_1 = 0;
  logic id_6 = id_4;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1
    , id_11,
    output tri0 id_2,
    input tri id_3,
    input wire id_4,
    input tri0 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri id_8,
    output wand id_9
);
  reg id_12;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  wire id_13;
  final begin : LABEL_0
    id_12 <= -1;
  end
endmodule
