<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-Laboratoare/8 Verilog Design È™i Verificare/Design/Teorie/README">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.1.0">
<title data-rh="true">Design reportat la descriere hardware | Computer Architecture</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="http://localhost//computer-architecture/Laboratoare/8 Verilog Design È™i Verificare/Design/Teorie/"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="Design reportat la descriere hardware | Computer Architecture"><meta data-rh="true" name="description" content="Domeniul cu care se ocupÄƒ materia Arhitectura Calculatoarelor este una din ramurile importante aferente Computer Science-ului, mai exact este cel mai de jos nivel, de unde pleacÄƒ partea de descriere a hardware-ului care mai tÃ¢rziu ajunge sÄƒ fie programat: CPU, GPU, microcontrolere, È™i alte circuite dedicate unei aplicaÈ›ii specifice (ASIC)."><meta data-rh="true" property="og:description" content="Domeniul cu care se ocupÄƒ materia Arhitectura Calculatoarelor este una din ramurile importante aferente Computer Science-ului, mai exact este cel mai de jos nivel, de unde pleacÄƒ partea de descriere a hardware-ului care mai tÃ¢rziu ajunge sÄƒ fie programat: CPU, GPU, microcontrolere, È™i alte circuite dedicate unei aplicaÈ›ii specifice (ASIC)."><link data-rh="true" rel="canonical" href="http://localhost//computer-architecture/Laboratoare/8 Verilog Design È™i Verificare/Design/Teorie/"><link data-rh="true" rel="alternate" href="http://localhost//computer-architecture/Laboratoare/8 Verilog Design È™i Verificare/Design/Teorie/" hreflang="en"><link data-rh="true" rel="alternate" href="http://localhost//computer-architecture/Laboratoare/8 Verilog Design È™i Verificare/Design/Teorie/" hreflang="x-default"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.13.24/dist/katex.min.css" integrity="sha384-odtC+0UGzzFL/6PNoE8rX/SPcQDXBJ+uRepguP4QkPCm2LBxH3FA3y+fKSiJ+AmM" crossorigin="anonymous"><link rel="stylesheet" href="/computer-architecture/assets/css/styles.48876178.css">
<link rel="preload" href="/computer-architecture/assets/js/runtime~main.9a499a2f.js" as="script">
<link rel="preload" href="/computer-architecture/assets/js/main.b2a72fce.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="theme.common.skipToMainContent"><a href="#" class="skipToContent_fXgn">Skip to main content</a></div><nav class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Navigation bar toggle" class="navbar__toggle clean-btn" type="button" tabindex="0"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/computer-architecture/"><div class="navbar__logo"><img src="/computer-architecture/img/logo.svg" alt="Logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/computer-architecture/img/logo.svg" alt="Logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">Computer Architecture</b></a><a class="navbar__item navbar__link" href="/computer-architecture/Tutoriale">Tutoriale</a><a class="navbar__item navbar__link" href="/computer-architecture/Laboratoare AB">Laboratoare AB</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/computer-architecture/Laboratoare">Laboratoare</a><a class="navbar__item navbar__link" href="/computer-architecture/PracticÄƒ Verilog">PracticÄƒ Verilog</a><a class="navbar__item navbar__link" href="/computer-architecture/Curs">Curs</a><a class="navbar__item navbar__link" href="/computer-architecture/Evaluare">Evaluare</a></div><div class="navbar__items navbar__items--right"><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebar_njMd"><nav class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/">Introduction</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/rules">Regulament</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/grading">Notare</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/team">Echipa</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Tutoriale/">Tutoriale</a><button aria-label="Toggle the collapsible sidebar category &#x27;Tutoriale&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Laboratoare AB/">Laboratoare AB</a><button aria-label="Toggle the collapsible sidebar category &#x27;Laboratoare AB&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" href="/computer-architecture/Laboratoare/">Laboratoare</a><button aria-label="Toggle the collapsible sidebar category &#x27;Laboratoare&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/0 Recapitulare/">0 Recapitulare</a><button aria-label="Toggle the collapsible sidebar category &#x27;0 Recapitulare&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/1 Verilog CombinaÈ›ional/">1 Verilog CombinaÈ›ional</a><button aria-label="Toggle the collapsible sidebar category &#x27;1 Verilog CombinaÈ›ional&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/2 Verilog CombinaÈ›ional/">2 Verilog CombinaÈ›ional</a><button aria-label="Toggle the collapsible sidebar category &#x27;2 Verilog CombinaÈ›ional&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/3 Verilog CombinaÈ›ional/">3 Verilog CombinaÈ›ional</a><button aria-label="Toggle the collapsible sidebar category &#x27;3 Verilog CombinaÈ›ional&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/4 Verilog SecvenÈ›ial/">4 Verilog SecvenÈ›ial</a><button aria-label="Toggle the collapsible sidebar category &#x27;4 Verilog SecvenÈ›ial&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/5 Verilog SecvenÈ›ial/">5 Verilog SecvenÈ›ial</a><button aria-label="Toggle the collapsible sidebar category &#x27;5 Verilog SecvenÈ›ial&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/6 Verilog SecvenÈ›ial/">6 Verilog SecvenÈ›ial</a><button aria-label="Toggle the collapsible sidebar category &#x27;6 Verilog SecvenÈ›ial&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/7 Verilog Simulare È™i SintezÄƒ/">7 Verilog Simulare È™i SintezÄƒ</a><button aria-label="Toggle the collapsible sidebar category &#x27;7 Verilog Simulare È™i SintezÄƒ&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" tabindex="0" href="/computer-architecture/Laboratoare/8 Verilog Design È™i Verificare/">8 Verilog Design È™i Verificare</a><button aria-label="Toggle the collapsible sidebar category &#x27;8 Verilog Design È™i Verificare&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" tabindex="0" href="/computer-architecture/Laboratoare/8 Verilog Design È™i Verificare/Design/">Design</a><button aria-label="Toggle the collapsible sidebar category &#x27;Design&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/computer-architecture/Laboratoare/8 Verilog Design È™i Verificare/Design/Teorie/">Teorie</a></li></ul></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/9 Calculator Didactic/">9 Calculator Didactic</a><button aria-label="Toggle the collapsible sidebar category &#x27;9 Calculator Didactic&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/10 Calculator Didactic/">10 Calculator Didactic</a><button aria-label="Toggle the collapsible sidebar category &#x27;10 Calculator Didactic&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/11 Calculator Didactic/">11 Calculator Didactic</a><button aria-label="Toggle the collapsible sidebar category &#x27;11 Calculator Didactic&#x27;" type="button" class="clean-btn menu__caret"></button></div></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/PracticÄƒ Verilog/">PracticÄƒ Verilog</a><button aria-label="Toggle the collapsible sidebar category &#x27;PracticÄƒ Verilog&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Curs/">Curs</a><button aria-label="Toggle the collapsible sidebar category &#x27;Curs&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Evaluare/">Evaluare</a><button aria-label="Toggle the collapsible sidebar category &#x27;Evaluare&#x27;" type="button" class="clean-btn menu__caret"></button></div></li></ul></nav><button type="button" title="Collapse sidebar" aria-label="Collapse sidebar" class="button button--secondary button--outline collapseSidebarButton_PEFL"><svg width="20" height="20" aria-hidden="true" class="collapseSidebarButtonIcon_kv0_"><g fill="#7a7a7a"><path d="M9.992 10.023c0 .2-.062.399-.172.547l-4.996 7.492a.982.982 0 01-.828.454H1c-.55 0-1-.453-1-1 0-.2.059-.403.168-.551l4.629-6.942L.168 3.078A.939.939 0 010 2.528c0-.548.45-.997 1-.997h2.996c.352 0 .649.18.828.45L9.82 9.472c.11.148.172.347.172.55zm0 0"></path><path d="M19.98 10.023c0 .2-.058.399-.168.547l-4.996 7.492a.987.987 0 01-.828.454h-3c-.547 0-.996-.453-.996-1 0-.2.059-.403.168-.551l4.625-6.942-4.625-6.945a.939.939 0 01-.168-.55 1 1 0 01.996-.997h3c.348 0 .649.18.828.45l4.996 7.492c.11.148.168.347.168.55zm0 0"></path></g></svg></button></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/computer-architecture/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_OVgt"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/computer-architecture/Laboratoare/"><span itemprop="name">Laboratoare</span></a><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/computer-architecture/Laboratoare/8 Verilog Design È™i Verificare/"><span itemprop="name">8 Verilog Design È™i Verificare</span></a><meta itemprop="position" content="2"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/computer-architecture/Laboratoare/8 Verilog Design È™i Verificare/Design/"><span itemprop="name">Design</span></a><meta itemprop="position" content="3"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">Teorie</span><meta itemprop="position" content="4"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><h1>Design reportat la descriere hardware</h1><p>Domeniul cu care se ocupÄƒ materia Arhitectura Calculatoarelor este una din ramurile importante aferente Computer Science-ului, mai exact este cel mai de jos nivel, de unde pleacÄƒ partea de descriere a hardware-ului care mai tÃ¢rziu ajunge sÄƒ fie programat: CPU, GPU, microcontrolere, È™i alte circuite dedicate unei aplicaÈ›ii specifice (ASIC).</p><p>Ãn general, aceastÄƒ muncÄƒ se Ã®mparte Ã®n mai multe echipe, fiecare cu responsabilitÄƒÈ›ile ei È™i expertiza ei:</p><ul><li>arhitect de specificaÈ›ii (cel care se ocupÄƒ de descrierea tehnicÄƒ a produsului);</li><li>inginer de design/descriere (cel care implementeazÄƒ arhitectura descrisÄƒ de mai sus);</li><li>inginer de verificare (cel care se ocupÄƒ ca acel design respectÄƒ specificaÈ›iile).</li></ul><p>Ãn continuare, vom discuta despre responsabilitÄƒÈ›ile inginerului de design È™i ce ar trebui sÄƒ È™tie acesta.</p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="la-ce-ne-referim-prin-design">La ce ne referim prin design?<a class="hash-link" href="#la-ce-ne-referim-prin-design" title="Direct link to heading">â€‹</a></h3><p>LecÈ›iile de pÃ¢nÄƒ acum s-au folosit de 2 tipuri de fiÈ™iere ca sÄƒ putem compila È™i observa efectele modulelor descrise:</p><ul><li><strong>RTL</strong> (register-transfer layer): sunt tipurile de fiÈ™iere ce conÈ›in descrierea hardware a circuitului dorit, la nivel de logicÄƒ combinaÈ›ionalÄƒ (porÈ›i logice, multiplexoare, demultiplexoare È™i decodoare) È™i secvenÈ›ialÄƒ (registrii, celule de memorie È™i latch-uri);</li><li><strong>Test-bench</strong>: fiÈ™ierele care descriu cum acele module construite anterior sunt stimulate pentru a testa toatÄƒ funcÈ›ionalitatea acestora.</li></ul><p>Inginerul de design este responsabil de scrierea RTL-ului, dar implementeazÄƒ È™i test-bench-uri cu care poate verifica funcÈ›ionalitatea de bazÄƒ a hardware-ului.</p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="cum-descriem-hardware-ul">Cum descriem hardware-ul?<a class="hash-link" href="#cum-descriem-hardware-ul" title="Direct link to heading">â€‹</a></h3><p>HDL-urile sunt limbaje care se diferenÈ›iazÄƒ de cele de programare precum C, Java, Python, etc. prin faptul cÄƒ acestea au fost concepute cu scopul de a le fi uÈ™or inginerilor sÄƒ poatÄƒ transpune circuitele electronice Ã®n text, sau Ã®ntr-un cod ce mai tÃ¢rziu poate fi compilat Ã®n porÈ›i logice.</p><blockquote><p>Prin <strong>RTL</strong> Ã®nÈ›elegem codul sintetizabil care este compus din totalitatea registriilor È™i logica ce le leagÄƒ pentru a descrie circuitul dorit.</p></blockquote><blockquote><p><strong>Sintetizabilitatea</strong> se referÄƒ la abilitatea codului HDL de a putea fi tradus sub forma unor porÈ›i logice, elemente de memorie È™i legÄƒturile dintre acestea.</p></blockquote><p>Ãn Verilog nu toate elementele de cod sunt sintetizabile (de exemplu <code>initial</code>), aÈ™a cÄƒ trebuie sÄƒ avem grijÄƒ de modul Ã®n care scriem codul Ã®n RTL.</p><p>Scopul final al codului RTL este traducerea sa sub forma unor construcÈ›ii fizice (bistabili, porÈ›i logice) care se regÄƒsesc Ã®n bibliotecile tehnologiei foloste (prin tehnologie, se referÄƒ aici la mÄƒrimea nodului, ex. 14nm ca Intel Coffee Lake sau 800 microni ca Intel Pentium).</p><p>Ãn test bench, nu se pune problema asta, cÄƒci are un alt scop È™i nu va fi present Ã®n procesul de fabricaÈ›ie.</p><p>ExistÄƒ cÃ¢teva reguli de bazÄƒ dupÄƒ care ne putem ghida Ã®n acest caz:</p><blockquote><ol><li>Orice primitivÄƒ sau operator se poate sintetiza. TotuÈ™i, trebuie menÈ›ionat cÄƒ aceste operaÈ›ii nu vor fi neapÄƒrat direct traduse Ã®n unitÄƒÈ›i care funcÈ›ioneazÄƒ la nivel general, ci compilatorul va Ã®ncerca sÄƒ simplifice funcÈ›ia logicÄƒ.</li></ol></blockquote><blockquote><ol start="2"><li>Ãn HDL, existÄƒ Ã®n general 2 tipuri de variabile care se suprapun cu concepte din electronicÄƒ: fire sau semnale de legÄƒturÄƒ È™i structuri ce pot memora valori. Ãn Verilog, acestea sunt descrise de <code>wire</code>, respectiv <code>reg</code>. A nu se confunda <code>reg</code> cu registrul ğŸ¤”.</li></ol></blockquote><blockquote><ol start="3"><li>ConstrucÈ›ia <code>always@(*)</code> se referÄƒ la o grupare de logicÄƒ combinaÈ›ionalÄƒ, Ã®n general folositÄƒ pentru a descrie automatele pe stÄƒri definite (sau FSM-uri) sau pentru gruparea a mai multor semnale schimbate asincron. Ãn general, acestea se comportÄƒ similar cu semnalele ce sunt atribuite cu constructul <code>assign</code>, diferenÈ›a o face faptul cÄƒ <code>always@(*)</code> cere folosirea variabilelor de tip <code>reg</code>. AceastÄƒ diferenÈ›Äƒ este importantÄƒ, Ã®ntrucÃ¢t structurile <code>always@(*)</code> se pot sintetiza Ã®n celule de tip latch:</li></ol></blockquote><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain"> reg[1:0] a;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"> always@(*) begin: latch</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">     if (a == 2&#x27;b01)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">         a = 2b&#x27;00;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">     else if (a == 2&#x27;b10)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">         a = 2&#x27;b01;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">     else if(a == 2&#x27;b00)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">         a == 2&#x27;b11;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"> // La un moment dat ceva ajunge 2&#x27;b11 È™i valoarea va rÄƒmÃ¢ne blocatÄƒ</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"> // pÃ¢nÄƒ la un reset hardware.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"> end: latch</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><blockquote><ol start="4"><li>Ãn general nu este de dorit a avea latch-uri Ã®n RTL, pentru cÄƒ este greu de verificat starea acestei variabile pe durata funcÈ›ionÄƒrii circuitului.</li></ol></blockquote><blockquote><ol start="5"><li>Circuitele secvenÈ›iale sunt cele de tip <code>always@(posedge clk or negedge rst)</code>, care sunt structurile principale de memorie Ã®ntr-un circuit, È™i pot fi asociate cu bistabilii (flip-flops). Ele reÈ›in valoarea din interior pÃ¢nÄƒ la &quot;cÄƒderea&quot; reset-ului sau stimularea intrÄƒrilor bistabilului. AceÈ™tia, Ã®n cele din urmÄƒ, pot fi asociaÈ›i cu registrii, dar <code>reg</code> are sens de variabilÄƒ ce reÈ›ine valoarea datÄƒ.</li></ol></blockquote><h3 class="anchor anchorWithStickyNavbar_LWe7" id="exemplu-de-descriere-de-circuit">Exemplu de descriere de circuit<a class="hash-link" href="#exemplu-de-descriere-de-circuit" title="Direct link to heading">â€‹</a></h3><p>Ãn cadrul laboratorului de astÄƒzi, vom implementa un modul des Ã®ntÃ¢lnit Ã®n circuite integrate, acesta fiind numÄƒrÄƒtorul (sau counter). Acesta este des Ã®ntÃ¢lnit Ã®n procesoare pentru a crea tick-ul de milisecundÄƒ Ã®n watchdog-uri, sau pentru generarea semnalelor de PWM (pulse width modulation).</p><p>Prima etapÄƒ Ã®n elaborarea RTL-ului este de a citi È™i Ã®nÈ›elege arhitectura pe care inginerul de arhitecturÄƒ a gÃ¢ndit-o pentru acesta:</p><div align="center"><p><img loading="lazy" alt="Diagrama modulului counter" src="/computer-architecture/assets/images/counter.drawio-1c6d519d617e123f6fa20a5889ddaff4.png" width="612" height="593" class="img_ev3q"></p><p><em>Figure: Diagrama Ã®mpreunÄƒ cu I/O pentru modulul counter</em></p></div><p>Pe lÃ¢ngÄƒ diagramÄƒ, existÄƒ È™i un tabel cu semnificaÈ›ia semnalelor È™i cum ar trebui sÄƒ funcÈ›ioneze modulul (care e practic specificaÈ›ia arhitecturii).</p><table><thead><tr><th><strong>Nume semnal</strong></th><th><strong>DirecÈ›ie</strong></th><th><strong>MÄƒrime</strong></th><th><strong>Descriere</strong></th></tr></thead><tbody><tr><td>WIDTH</td><td>parameter</td><td>-</td><td>LÄƒÈ›imea de bandÄƒ a datelor din numÄƒrÄƒtor</td></tr><tr><td>RESET_VAL</td><td>parameter</td><td>[WIDTH-1:0]</td><td>Valoarea cu care numÄƒrÄƒtorul poate fi instanÈ›iat la <code>soft_rst</code></td></tr><tr><td>clk</td><td>input</td><td>1</td><td>Ceasul numÄƒrÄƒtorului</td></tr><tr><td>rst_n</td><td>input</td><td>1</td><td>Reset asincron (activ pe low)</td></tr><tr><td>soft_rst</td><td>input</td><td>1</td><td>Reset soft (activ pe high), reseteazÄƒ la <code>RESET_VAL</code> doar starea internÄƒ a numÄƒrÄƒtorului; are prioritate faÈ›Äƒ de <code>ena</code> È™i <code>set</code></td></tr><tr><td>set</td><td>input</td><td>1</td><td>SeteazÄƒ valoarea numÄƒrÄƒtorului cu cea provenitÄƒ din <code>setcount</code>; are prioritate faÈ›Äƒ de <code>ena</code></td></tr><tr><td>setcount</td><td>input</td><td>[WIDTH-1:0]</td><td>Valoarea ce poate fi atribuitÄƒ numÄƒrÄƒtorului prin semnalul de <code>set</code></td></tr><tr><td>ena</td><td>input</td><td>1</td><td>ActualizeazÄƒ valoarea numÄƒrÄƒtorului Ã®n funcÈ›ie de <code>upnotdown</code> la fiecare ciclu de ceas</td></tr><tr><td>count</td><td>output</td><td>[WIDTH-1:0]</td><td>Valoarea memoratÄƒ a numÄƒrÄƒtorului</td></tr></tbody></table><p>Cu ajutorul tabelului È™i a diagramei, putem implementa modulul counter care se poate regÄƒsi Ã®n <code>counter.v</code>.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="bonus-sincronizÄƒri-de-ceas">Bonus: sincronizÄƒri de ceas<a class="hash-link" href="#bonus-sincronizÄƒri-de-ceas" title="Direct link to heading">â€‹</a></h2><p>Un aspect destul de important al descrierii hardware, mai ales cÃ¢nd vine vorba de sisteme complexe precum CPU-uri, microcontrolere sau SoC-uri (<a href="https://en.wikipedia.org/wiki/System_on_a_chip" target="_blank" rel="noopener noreferrer">System on a Chip</a>), este problema sincronizÄƒrii datelor dintr-un domeniu de ceas Ã®n altul, Ã®n momentul Ã®n care diferite porÈ›iuni folosesc ceasuri cu frecvenÈ›e diferite (fie pentru economisire de energie, fie din alte motive).</p><blockquote><p>DacÄƒ vÄƒ amintiÈ›i de la ElectronicÄƒ DigitalÄƒ, circuitele digitale sunt compuse din <strong>tranzistori</strong> care, din construcÈ›ia lor, se comportÄƒ asemenea unor circuite de tip RC.</p></blockquote><p>Acestea nu comutÄƒ instantaneu, ci au un timp de creÈ™tere È™i de cÄƒdere ce, la frecvenÈ›e foarte mari, pot ridica probleme vis-a-vis de transmisia datelor.</p><p>CÃ¢nd 2 circuite la frecvenÈ›e diferite vor sÄƒ comunice, acestea trebuie sÄƒ respecte timpul de propagare a semnalului, astfel Ã®ncÃ¢t datele sÄƒ nu se modifice Ã®n circuitul sincron undeva pe muchia ceasului pe care aceste date vor sÄƒ fie scrise.</p><div align="center"><p><img loading="lazy" alt="Grafic propagare a schimbÄƒrii unui semnal pe tranzistor" src="/computer-architecture/assets/images/propagation-b8893b950745e1ad5741678f6cdf1479.png" width="763" height="425" class="img_ev3q"></p><p><em>Figure: Grafic propagare a schimbÄƒrii unui semnal pe tranzistor, cu rise È™i fall time</em></p></div><p>Regula generalÄƒ este cÄƒ aceste date trebuie sÄƒ se stabilizeze undeva dupÄƒ muchia ascendentÄƒ a ceasului, Ã®n cazul cel mai bun chiar la jumÄƒtatea perioadei ceasului (sau muchia descendentÄƒ).</p><p>Tehnica folositÄƒ pentru a reuÈ™i acest lucru este folosirea unor sincronizatoare Ã®n 2 etape, care aratÄƒ asa.</p><div align="center"><p><img loading="lazy" alt="Diagrama unui sincronizator Ã®n 2 etape folosind bistabili D" src="/computer-architecture/assets/images/sync.drawio-defe5478a1e616c7374c81adba39df1f.png" width="717" height="303" class="img_ev3q"></p><p><em>Figure: Diagrama unui sincronizator Ã®n 2 etape folosind bistabili D</em></p></div><p>Sunt de precizat cÃ¢teva reguli legat de sincronizÄƒrile de date:</p><blockquote><ol><li>Ãn general, aceste sincronizÄƒri funcÈ›ioneazÄƒ pentru semnale de 1 bit. La mai mulÈ›i biÈ›i, pentru cÄƒ <a href="https://en.wikipedia.org/wiki/Metastability_(electronics)" target="_blank" rel="noopener noreferrer">nu È™tim cu certitudine</a> cum primul bistabil din circuit va interpreta semnalul incert (a cÄƒrui schimbare picÄƒ fix pe muchia ascendentÄƒ a ceasului domeniului B), este foarte posibil ca datele sincronizate sÄƒ nu aibÄƒ valoarea la care ne-am aÈ™teptat.</li></ol></blockquote><blockquote><ol start="2"><li>Pentru a sincroniza magistrale, se merge pe principiul sincronizÄƒrii unui semnal auxiliar care lasÄƒ datele sÄƒ schimbe registrul din domeniul B odatÄƒ ce acesta este sincronizat cu succes.</li></ol></blockquote><blockquote><ol start="3"><li>De asemenea, nu se pot sincroniza cu certitudine semnalele de tip puls Ã®ntre domenii de ceasuri diferite, deoarece un puls provenit dintr-un ceas mai rapid nu Ã®i poate fi detectatÄƒ schimbarea Ã®n domeniul mai lent. Pentru asta, se folosesc module de tip <a href="https://fpgacpu.ca/fpga/CDC_Pulse_Synchronizer_2phase.html" target="_blank" rel="noopener noreferrer">sincropuls</a>.</li></ol></blockquote><p>PuteÈ›i sÄƒ accesaÈ›i link-urile date Ã®n acest material pentru a aprofunda subiectul. Acesta nu intrÄƒ Ã®n programa materiei, dar este deseori important Ã®n munca de design È™i vÄƒ poate util in cadrul interviurilor.</p></div></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages navigation"><a class="pagination-nav__link pagination-nav__link--prev" href="/computer-architecture/Laboratoare/8 Verilog Design È™i Verificare/Design/"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">Design</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/computer-architecture/Laboratoare/9 Calculator Didactic/"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">9 Calculator Didactic</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#la-ce-ne-referim-prin-design" class="table-of-contents__link toc-highlight">La ce ne referim prin design?</a></li><li><a href="#cum-descriem-hardware-ul" class="table-of-contents__link toc-highlight">Cum descriem hardware-ul?</a></li><li><a href="#exemplu-de-descriere-de-circuit" class="table-of-contents__link toc-highlight">Exemplu de descriere de circuit</a></li><li><a href="#bonus-sincronizÄƒri-de-ceas" class="table-of-contents__link toc-highlight">Bonus: sincronizÄƒri de ceas</a></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Community</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://curs.upb.ro" target="_blank" rel="noopener noreferrer" class="footer__link-item">Main site<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://ocw.cs.pub.ro/courses/ac-is" target="_blank" rel="noopener noreferrer" class="footer__link-item">OCW<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright Â© 2025 Comnputer Architecture Team</div></div></div></footer></div>
<script src="/computer-architecture/assets/js/runtime~main.9a499a2f.js"></script>
<script src="/computer-architecture/assets/js/main.b2a72fce.js"></script>
</body>
</html>