
STM32G031_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002358  080000c0  080000c0  000100c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08002418  08002418  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08002418  08002418  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  08002418  08002418  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002418  08002418  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002418  08002418  00012418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800241c  0800241c  0001241c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08002420  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          0000087c  20000094  080024b4  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000910  080024b4  00020910  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000806d  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000221b  00000000  00000000  00028129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a28  00000000  00000000  0002a348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000900  00000000  00000000  0002ad70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000168d2  00000000  00000000  0002b670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b15b  00000000  00000000  00041f42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000864b5  00000000  00000000  0004d09d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d3552  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000219c  00000000  00000000  000d35a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000094 	.word	0x20000094
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080023f0 	.word	0x080023f0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000098 	.word	0x20000098
 8000104:	080023f0 	.word	0x080023f0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000224:	4b10      	ldr	r3, [pc, #64]	; (8000268 <MX_CRC_Init+0x48>)
 8000226:	4a11      	ldr	r2, [pc, #68]	; (800026c <MX_CRC_Init+0x4c>)
 8000228:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800022a:	4b0f      	ldr	r3, [pc, #60]	; (8000268 <MX_CRC_Init+0x48>)
 800022c:	2200      	movs	r2, #0
 800022e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_DISABLE;
 8000230:	4b0d      	ldr	r3, [pc, #52]	; (8000268 <MX_CRC_Init+0x48>)
 8000232:	2201      	movs	r2, #1
 8000234:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InitValue = 0xffffffff;
 8000236:	4b0c      	ldr	r3, [pc, #48]	; (8000268 <MX_CRC_Init+0x48>)
 8000238:	2201      	movs	r2, #1
 800023a:	4252      	negs	r2, r2
 800023c:	611a      	str	r2, [r3, #16]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_BYTE;
 800023e:	4b0a      	ldr	r3, [pc, #40]	; (8000268 <MX_CRC_Init+0x48>)
 8000240:	2220      	movs	r2, #32
 8000242:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_ENABLE;
 8000244:	4b08      	ldr	r3, [pc, #32]	; (8000268 <MX_CRC_Init+0x48>)
 8000246:	2280      	movs	r2, #128	; 0x80
 8000248:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800024a:	4b07      	ldr	r3, [pc, #28]	; (8000268 <MX_CRC_Init+0x48>)
 800024c:	2201      	movs	r2, #1
 800024e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000250:	4b05      	ldr	r3, [pc, #20]	; (8000268 <MX_CRC_Init+0x48>)
 8000252:	0018      	movs	r0, r3
 8000254:	f001 f95c 	bl	8001510 <HAL_CRC_Init>
 8000258:	1e03      	subs	r3, r0, #0
 800025a:	d001      	beq.n	8000260 <MX_CRC_Init+0x40>
  {
    Error_Handler();
 800025c:	f000 ff82 	bl	8001164 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000260:	46c0      	nop			; (mov r8, r8)
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	200000b0 	.word	0x200000b0
 800026c:	40023000 	.word	0x40023000

08000270 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a0a      	ldr	r2, [pc, #40]	; (80002a8 <HAL_CRC_MspInit+0x38>)
 800027e:	4293      	cmp	r3, r2
 8000280:	d10d      	bne.n	800029e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000282:	4b0a      	ldr	r3, [pc, #40]	; (80002ac <HAL_CRC_MspInit+0x3c>)
 8000284:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000286:	4b09      	ldr	r3, [pc, #36]	; (80002ac <HAL_CRC_MspInit+0x3c>)
 8000288:	2180      	movs	r1, #128	; 0x80
 800028a:	0149      	lsls	r1, r1, #5
 800028c:	430a      	orrs	r2, r1
 800028e:	639a      	str	r2, [r3, #56]	; 0x38
 8000290:	4b06      	ldr	r3, [pc, #24]	; (80002ac <HAL_CRC_MspInit+0x3c>)
 8000292:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	015b      	lsls	r3, r3, #5
 8000298:	4013      	ands	r3, r2
 800029a:	60fb      	str	r3, [r7, #12]
 800029c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800029e:	46c0      	nop			; (mov r8, r8)
 80002a0:	46bd      	mov	sp, r7
 80002a2:	b004      	add	sp, #16
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	40023000 	.word	0x40023000
 80002ac:	40021000 	.word	0x40021000

080002b0 <HAL_CRC_MspDeInit>:

void HAL_CRC_MspDeInit(CRC_HandleTypeDef* crcHandle)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b082      	sub	sp, #8
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a06      	ldr	r2, [pc, #24]	; (80002d8 <HAL_CRC_MspDeInit+0x28>)
 80002be:	4293      	cmp	r3, r2
 80002c0:	d105      	bne.n	80002ce <HAL_CRC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN CRC_MspDeInit 0 */

  /* USER CODE END CRC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CRC_CLK_DISABLE();
 80002c2:	4b06      	ldr	r3, [pc, #24]	; (80002dc <HAL_CRC_MspDeInit+0x2c>)
 80002c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80002c6:	4b05      	ldr	r3, [pc, #20]	; (80002dc <HAL_CRC_MspDeInit+0x2c>)
 80002c8:	4905      	ldr	r1, [pc, #20]	; (80002e0 <HAL_CRC_MspDeInit+0x30>)
 80002ca:	400a      	ands	r2, r1
 80002cc:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN CRC_MspDeInit 1 */

  /* USER CODE END CRC_MspDeInit 1 */
  }
}
 80002ce:	46c0      	nop			; (mov r8, r8)
 80002d0:	46bd      	mov	sp, r7
 80002d2:	b002      	add	sp, #8
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	46c0      	nop			; (mov r8, r8)
 80002d8:	40023000 	.word	0x40023000
 80002dc:	40021000 	.word	0x40021000
 80002e0:	ffffefff 	.word	0xffffefff

080002e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002e4:	b590      	push	{r4, r7, lr}
 80002e6:	b089      	sub	sp, #36	; 0x24
 80002e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ea:	240c      	movs	r4, #12
 80002ec:	193b      	adds	r3, r7, r4
 80002ee:	0018      	movs	r0, r3
 80002f0:	2314      	movs	r3, #20
 80002f2:	001a      	movs	r2, r3
 80002f4:	2100      	movs	r1, #0
 80002f6:	f002 f873 	bl	80023e0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002fa:	4b15      	ldr	r3, [pc, #84]	; (8000350 <MX_GPIO_Init+0x6c>)
 80002fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80002fe:	4b14      	ldr	r3, [pc, #80]	; (8000350 <MX_GPIO_Init+0x6c>)
 8000300:	2101      	movs	r1, #1
 8000302:	430a      	orrs	r2, r1
 8000304:	635a      	str	r2, [r3, #52]	; 0x34
 8000306:	4b12      	ldr	r3, [pc, #72]	; (8000350 <MX_GPIO_Init+0x6c>)
 8000308:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800030a:	2201      	movs	r2, #1
 800030c:	4013      	ands	r3, r2
 800030e:	60bb      	str	r3, [r7, #8]
 8000310:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000312:	4b0f      	ldr	r3, [pc, #60]	; (8000350 <MX_GPIO_Init+0x6c>)
 8000314:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000316:	4b0e      	ldr	r3, [pc, #56]	; (8000350 <MX_GPIO_Init+0x6c>)
 8000318:	2102      	movs	r1, #2
 800031a:	430a      	orrs	r2, r1
 800031c:	635a      	str	r2, [r3, #52]	; 0x34
 800031e:	4b0c      	ldr	r3, [pc, #48]	; (8000350 <MX_GPIO_Init+0x6c>)
 8000320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000322:	2202      	movs	r2, #2
 8000324:	4013      	ands	r3, r2
 8000326:	607b      	str	r3, [r7, #4]
 8000328:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800032a:	193b      	adds	r3, r7, r4
 800032c:	2220      	movs	r2, #32
 800032e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000330:	193b      	adds	r3, r7, r4
 8000332:	2200      	movs	r2, #0
 8000334:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000336:	193b      	adds	r3, r7, r4
 8000338:	2201      	movs	r2, #1
 800033a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800033c:	193b      	adds	r3, r7, r4
 800033e:	4a05      	ldr	r2, [pc, #20]	; (8000354 <MX_GPIO_Init+0x70>)
 8000340:	0019      	movs	r1, r3
 8000342:	0010      	movs	r0, r2
 8000344:	f001 fb94 	bl	8001a70 <HAL_GPIO_Init>

}
 8000348:	46c0      	nop			; (mov r8, r8)
 800034a:	46bd      	mov	sp, r7
 800034c:	b009      	add	sp, #36	; 0x24
 800034e:	bd90      	pop	{r4, r7, pc}
 8000350:	40021000 	.word	0x40021000
 8000354:	50000400 	.word	0x50000400

08000358 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
 800035e:	0002      	movs	r2, r0
 8000360:	1dfb      	adds	r3, r7, #7
 8000362:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000364:	1dfb      	adds	r3, r7, #7
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	2b7f      	cmp	r3, #127	; 0x7f
 800036a:	d809      	bhi.n	8000380 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800036c:	1dfb      	adds	r3, r7, #7
 800036e:	781b      	ldrb	r3, [r3, #0]
 8000370:	001a      	movs	r2, r3
 8000372:	231f      	movs	r3, #31
 8000374:	401a      	ands	r2, r3
 8000376:	4b04      	ldr	r3, [pc, #16]	; (8000388 <__NVIC_EnableIRQ+0x30>)
 8000378:	2101      	movs	r1, #1
 800037a:	4091      	lsls	r1, r2
 800037c:	000a      	movs	r2, r1
 800037e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000380:	46c0      	nop			; (mov r8, r8)
 8000382:	46bd      	mov	sp, r7
 8000384:	b002      	add	sp, #8
 8000386:	bd80      	pop	{r7, pc}
 8000388:	e000e100 	.word	0xe000e100

0800038c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800038c:	b590      	push	{r4, r7, lr}
 800038e:	b083      	sub	sp, #12
 8000390:	af00      	add	r7, sp, #0
 8000392:	0002      	movs	r2, r0
 8000394:	6039      	str	r1, [r7, #0]
 8000396:	1dfb      	adds	r3, r7, #7
 8000398:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800039a:	1dfb      	adds	r3, r7, #7
 800039c:	781b      	ldrb	r3, [r3, #0]
 800039e:	2b7f      	cmp	r3, #127	; 0x7f
 80003a0:	d828      	bhi.n	80003f4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003a2:	4a2f      	ldr	r2, [pc, #188]	; (8000460 <__NVIC_SetPriority+0xd4>)
 80003a4:	1dfb      	adds	r3, r7, #7
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	b25b      	sxtb	r3, r3
 80003aa:	089b      	lsrs	r3, r3, #2
 80003ac:	33c0      	adds	r3, #192	; 0xc0
 80003ae:	009b      	lsls	r3, r3, #2
 80003b0:	589b      	ldr	r3, [r3, r2]
 80003b2:	1dfa      	adds	r2, r7, #7
 80003b4:	7812      	ldrb	r2, [r2, #0]
 80003b6:	0011      	movs	r1, r2
 80003b8:	2203      	movs	r2, #3
 80003ba:	400a      	ands	r2, r1
 80003bc:	00d2      	lsls	r2, r2, #3
 80003be:	21ff      	movs	r1, #255	; 0xff
 80003c0:	4091      	lsls	r1, r2
 80003c2:	000a      	movs	r2, r1
 80003c4:	43d2      	mvns	r2, r2
 80003c6:	401a      	ands	r2, r3
 80003c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80003ca:	683b      	ldr	r3, [r7, #0]
 80003cc:	019b      	lsls	r3, r3, #6
 80003ce:	22ff      	movs	r2, #255	; 0xff
 80003d0:	401a      	ands	r2, r3
 80003d2:	1dfb      	adds	r3, r7, #7
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	0018      	movs	r0, r3
 80003d8:	2303      	movs	r3, #3
 80003da:	4003      	ands	r3, r0
 80003dc:	00db      	lsls	r3, r3, #3
 80003de:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003e0:	481f      	ldr	r0, [pc, #124]	; (8000460 <__NVIC_SetPriority+0xd4>)
 80003e2:	1dfb      	adds	r3, r7, #7
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	b25b      	sxtb	r3, r3
 80003e8:	089b      	lsrs	r3, r3, #2
 80003ea:	430a      	orrs	r2, r1
 80003ec:	33c0      	adds	r3, #192	; 0xc0
 80003ee:	009b      	lsls	r3, r3, #2
 80003f0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80003f2:	e031      	b.n	8000458 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003f4:	4a1b      	ldr	r2, [pc, #108]	; (8000464 <__NVIC_SetPriority+0xd8>)
 80003f6:	1dfb      	adds	r3, r7, #7
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	0019      	movs	r1, r3
 80003fc:	230f      	movs	r3, #15
 80003fe:	400b      	ands	r3, r1
 8000400:	3b08      	subs	r3, #8
 8000402:	089b      	lsrs	r3, r3, #2
 8000404:	3306      	adds	r3, #6
 8000406:	009b      	lsls	r3, r3, #2
 8000408:	18d3      	adds	r3, r2, r3
 800040a:	3304      	adds	r3, #4
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	1dfa      	adds	r2, r7, #7
 8000410:	7812      	ldrb	r2, [r2, #0]
 8000412:	0011      	movs	r1, r2
 8000414:	2203      	movs	r2, #3
 8000416:	400a      	ands	r2, r1
 8000418:	00d2      	lsls	r2, r2, #3
 800041a:	21ff      	movs	r1, #255	; 0xff
 800041c:	4091      	lsls	r1, r2
 800041e:	000a      	movs	r2, r1
 8000420:	43d2      	mvns	r2, r2
 8000422:	401a      	ands	r2, r3
 8000424:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	019b      	lsls	r3, r3, #6
 800042a:	22ff      	movs	r2, #255	; 0xff
 800042c:	401a      	ands	r2, r3
 800042e:	1dfb      	adds	r3, r7, #7
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	0018      	movs	r0, r3
 8000434:	2303      	movs	r3, #3
 8000436:	4003      	ands	r3, r0
 8000438:	00db      	lsls	r3, r3, #3
 800043a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800043c:	4809      	ldr	r0, [pc, #36]	; (8000464 <__NVIC_SetPriority+0xd8>)
 800043e:	1dfb      	adds	r3, r7, #7
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	001c      	movs	r4, r3
 8000444:	230f      	movs	r3, #15
 8000446:	4023      	ands	r3, r4
 8000448:	3b08      	subs	r3, #8
 800044a:	089b      	lsrs	r3, r3, #2
 800044c:	430a      	orrs	r2, r1
 800044e:	3306      	adds	r3, #6
 8000450:	009b      	lsls	r3, r3, #2
 8000452:	18c3      	adds	r3, r0, r3
 8000454:	3304      	adds	r3, #4
 8000456:	601a      	str	r2, [r3, #0]
}
 8000458:	46c0      	nop			; (mov r8, r8)
 800045a:	46bd      	mov	sp, r7
 800045c:	b003      	add	sp, #12
 800045e:	bd90      	pop	{r4, r7, pc}
 8000460:	e000e100 	.word	0xe000e100
 8000464:	e000ed00 	.word	0xe000ed00

08000468 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a03      	ldr	r2, [pc, #12]	; (8000484 <LL_I2C_EnableClockStretching+0x1c>)
 8000476:	401a      	ands	r2, r3
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	601a      	str	r2, [r3, #0]
}
 800047c:	46c0      	nop			; (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	b002      	add	sp, #8
 8000482:	bd80      	pop	{r7, pc}
 8000484:	fffdffff 	.word	0xfffdffff

08000488 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a03      	ldr	r2, [pc, #12]	; (80004a4 <LL_I2C_DisableGeneralCall+0x1c>)
 8000496:	401a      	ands	r2, r3
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	601a      	str	r2, [r3, #0]
}
 800049c:	46c0      	nop			; (mov r8, r8)
 800049e:	46bd      	mov	sp, r7
 80004a0:	b002      	add	sp, #8
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	fff7ffff 	.word	0xfff7ffff

080004a8 <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b084      	sub	sp, #16
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	60f8      	str	r0, [r7, #12]
 80004b0:	60b9      	str	r1, [r7, #8]
 80004b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	68db      	ldr	r3, [r3, #12]
 80004b8:	4a05      	ldr	r2, [pc, #20]	; (80004d0 <LL_I2C_SetOwnAddress2+0x28>)
 80004ba:	401a      	ands	r2, r3
 80004bc:	68b9      	ldr	r1, [r7, #8]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	430b      	orrs	r3, r1
 80004c2:	431a      	orrs	r2, r3
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	60da      	str	r2, [r3, #12]
}
 80004c8:	46c0      	nop			; (mov r8, r8)
 80004ca:	46bd      	mov	sp, r7
 80004cc:	b004      	add	sp, #16
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	fffff801 	.word	0xfffff801

080004d4 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	68db      	ldr	r3, [r3, #12]
 80004e0:	4a03      	ldr	r2, [pc, #12]	; (80004f0 <LL_I2C_DisableOwnAddress2+0x1c>)
 80004e2:	401a      	ands	r2, r3
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	60da      	str	r2, [r3, #12]
}
 80004e8:	46c0      	nop			; (mov r8, r8)
 80004ea:	46bd      	mov	sp, r7
 80004ec:	b002      	add	sp, #8
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	ffff7fff 	.word	0xffff7fff

080004f4 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	685b      	ldr	r3, [r3, #4]
 8000500:	2280      	movs	r2, #128	; 0x80
 8000502:	0492      	lsls	r2, r2, #18
 8000504:	431a      	orrs	r2, r3
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	605a      	str	r2, [r3, #4]
}
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	b002      	add	sp, #8
 8000510:	bd80      	pop	{r7, pc}
	...

08000514 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b084      	sub	sp, #16
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 800051c:	4b07      	ldr	r3, [pc, #28]	; (800053c <LL_APB1_GRP1_EnableClock+0x28>)
 800051e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8000520:	4b06      	ldr	r3, [pc, #24]	; (800053c <LL_APB1_GRP1_EnableClock+0x28>)
 8000522:	687a      	ldr	r2, [r7, #4]
 8000524:	430a      	orrs	r2, r1
 8000526:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8000528:	4b04      	ldr	r3, [pc, #16]	; (800053c <LL_APB1_GRP1_EnableClock+0x28>)
 800052a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800052c:	687a      	ldr	r2, [r7, #4]
 800052e:	4013      	ands	r3, r2
 8000530:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000532:	68fb      	ldr	r3, [r7, #12]
}
 8000534:	46c0      	nop			; (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	b004      	add	sp, #16
 800053a:	bd80      	pop	{r7, pc}
 800053c:	40021000 	.word	0x40021000

08000540 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000548:	4b07      	ldr	r3, [pc, #28]	; (8000568 <LL_IOP_GRP1_EnableClock+0x28>)
 800054a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800054c:	4b06      	ldr	r3, [pc, #24]	; (8000568 <LL_IOP_GRP1_EnableClock+0x28>)
 800054e:	687a      	ldr	r2, [r7, #4]
 8000550:	430a      	orrs	r2, r1
 8000552:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000554:	4b04      	ldr	r3, [pc, #16]	; (8000568 <LL_IOP_GRP1_EnableClock+0x28>)
 8000556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000558:	687a      	ldr	r2, [r7, #4]
 800055a:	4013      	ands	r3, r2
 800055c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800055e:	68fb      	ldr	r3, [r7, #12]
}
 8000560:	46c0      	nop			; (mov r8, r8)
 8000562:	46bd      	mov	sp, r7
 8000564:	b004      	add	sp, #16
 8000566:	bd80      	pop	{r7, pc}
 8000568:	40021000 	.word	0x40021000

0800056c <MX_I2C2_Init>:

/* USER CODE END 0 */

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800056c:	b590      	push	{r4, r7, lr}
 800056e:	b08f      	sub	sp, #60	; 0x3c
 8000570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C2_Init 0 */

  /* USER CODE END I2C2_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8000572:	241c      	movs	r4, #28
 8000574:	193b      	adds	r3, r7, r4
 8000576:	0018      	movs	r0, r3
 8000578:	231c      	movs	r3, #28
 800057a:	001a      	movs	r2, r3
 800057c:	2100      	movs	r1, #0
 800057e:	f001 ff2f 	bl	80023e0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000582:	1d3b      	adds	r3, r7, #4
 8000584:	0018      	movs	r0, r3
 8000586:	2318      	movs	r3, #24
 8000588:	001a      	movs	r2, r3
 800058a:	2100      	movs	r1, #0
 800058c:	f001 ff28 	bl	80023e0 <memset>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000590:	2001      	movs	r0, #1
 8000592:	f7ff ffd5 	bl	8000540 <LL_IOP_GRP1_EnableClock>
  /**I2C2 GPIO Configuration
  PA11 [PA9]   ------> I2C2_SCL
  PA12 [PA10]   ------> I2C2_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 8000596:	1d3b      	adds	r3, r7, #4
 8000598:	2280      	movs	r2, #128	; 0x80
 800059a:	0112      	lsls	r2, r2, #4
 800059c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	2202      	movs	r2, #2
 80005a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2200      	movs	r2, #0
 80005a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	2201      	movs	r2, #1
 80005ae:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	2200      	movs	r2, #0
 80005b4:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80005b6:	1d3b      	adds	r3, r7, #4
 80005b8:	2206      	movs	r2, #6
 80005ba:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005bc:	1d3a      	adds	r2, r7, #4
 80005be:	23a0      	movs	r3, #160	; 0xa0
 80005c0:	05db      	lsls	r3, r3, #23
 80005c2:	0011      	movs	r1, r2
 80005c4:	0018      	movs	r0, r3
 80005c6:	f001 fc8d 	bl	8001ee4 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	2280      	movs	r2, #128	; 0x80
 80005ce:	0152      	lsls	r2, r2, #5
 80005d0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	2202      	movs	r2, #2
 80005d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	2200      	movs	r2, #0
 80005dc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	2201      	movs	r2, #1
 80005e2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	2200      	movs	r2, #0
 80005e8:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80005ea:	1d3b      	adds	r3, r7, #4
 80005ec:	2206      	movs	r2, #6
 80005ee:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f0:	1d3a      	adds	r2, r7, #4
 80005f2:	23a0      	movs	r3, #160	; 0xa0
 80005f4:	05db      	lsls	r3, r3, #23
 80005f6:	0011      	movs	r1, r2
 80005f8:	0018      	movs	r0, r3
 80005fa:	f001 fc73 	bl	8001ee4 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 80005fe:	2380      	movs	r3, #128	; 0x80
 8000600:	03db      	lsls	r3, r3, #15
 8000602:	0018      	movs	r0, r3
 8000604:	f7ff ff86 	bl	8000514 <LL_APB1_GRP1_EnableClock>

  /* I2C2 interrupt Init */
  NVIC_SetPriority(I2C2_IRQn, 0);
 8000608:	2100      	movs	r1, #0
 800060a:	2018      	movs	r0, #24
 800060c:	f7ff febe 	bl	800038c <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C2_IRQn);
 8000610:	2018      	movs	r0, #24
 8000612:	f7ff fea1 	bl	8000358 <__NVIC_EnableIRQ>

  /* USER CODE END I2C2_Init 1 */

  /** I2C Initialization
  */
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8000616:	0021      	movs	r1, r4
 8000618:	187b      	adds	r3, r7, r1
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
  I2C_InitStruct.Timing = 0x10707DBC;
 800061e:	187b      	adds	r3, r7, r1
 8000620:	4a18      	ldr	r2, [pc, #96]	; (8000684 <MX_I2C2_Init+0x118>)
 8000622:	605a      	str	r2, [r3, #4]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8000624:	187b      	adds	r3, r7, r1
 8000626:	2200      	movs	r2, #0
 8000628:	609a      	str	r2, [r3, #8]
  I2C_InitStruct.DigitalFilter = 0;
 800062a:	187b      	adds	r3, r7, r1
 800062c:	2200      	movs	r2, #0
 800062e:	60da      	str	r2, [r3, #12]
  I2C_InitStruct.OwnAddress1 = 0x54 << 1;
 8000630:	187b      	adds	r3, r7, r1
 8000632:	22a8      	movs	r2, #168	; 0xa8
 8000634:	611a      	str	r2, [r3, #16]
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8000636:	187b      	adds	r3, r7, r1
 8000638:	2200      	movs	r2, #0
 800063a:	615a      	str	r2, [r3, #20]
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 800063c:	187b      	adds	r3, r7, r1
 800063e:	2200      	movs	r2, #0
 8000640:	619a      	str	r2, [r3, #24]
  LL_I2C_Init(I2C2, &I2C_InitStruct);
 8000642:	187b      	adds	r3, r7, r1
 8000644:	4a10      	ldr	r2, [pc, #64]	; (8000688 <MX_I2C2_Init+0x11c>)
 8000646:	0019      	movs	r1, r3
 8000648:	0010      	movs	r0, r2
 800064a:	f001 fd9b 	bl	8002184 <LL_I2C_Init>
  LL_I2C_EnableAutoEndMode(I2C2);
 800064e:	4b0e      	ldr	r3, [pc, #56]	; (8000688 <MX_I2C2_Init+0x11c>)
 8000650:	0018      	movs	r0, r3
 8000652:	f7ff ff4f 	bl	80004f4 <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C2, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8000656:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <MX_I2C2_Init+0x11c>)
 8000658:	2200      	movs	r2, #0
 800065a:	2100      	movs	r1, #0
 800065c:	0018      	movs	r0, r3
 800065e:	f7ff ff23 	bl	80004a8 <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C2);
 8000662:	4b09      	ldr	r3, [pc, #36]	; (8000688 <MX_I2C2_Init+0x11c>)
 8000664:	0018      	movs	r0, r3
 8000666:	f7ff ff35 	bl	80004d4 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C2);
 800066a:	4b07      	ldr	r3, [pc, #28]	; (8000688 <MX_I2C2_Init+0x11c>)
 800066c:	0018      	movs	r0, r3
 800066e:	f7ff ff0b 	bl	8000488 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C2);
 8000672:	4b05      	ldr	r3, [pc, #20]	; (8000688 <MX_I2C2_Init+0x11c>)
 8000674:	0018      	movs	r0, r3
 8000676:	f7ff fef7 	bl	8000468 <LL_I2C_EnableClockStretching>
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800067a:	46c0      	nop			; (mov r8, r8)
 800067c:	46bd      	mov	sp, r7
 800067e:	b00f      	add	sp, #60	; 0x3c
 8000680:	bd90      	pop	{r4, r7, pc}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	10707dbc 	.word	0x10707dbc
 8000688:	40005800 	.word	0x40005800

0800068c <__NVIC_EnableIRQ>:
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	0002      	movs	r2, r0
 8000694:	1dfb      	adds	r3, r7, #7
 8000696:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000698:	1dfb      	adds	r3, r7, #7
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2b7f      	cmp	r3, #127	; 0x7f
 800069e:	d809      	bhi.n	80006b4 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006a0:	1dfb      	adds	r3, r7, #7
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	001a      	movs	r2, r3
 80006a6:	231f      	movs	r3, #31
 80006a8:	401a      	ands	r2, r3
 80006aa:	4b04      	ldr	r3, [pc, #16]	; (80006bc <__NVIC_EnableIRQ+0x30>)
 80006ac:	2101      	movs	r1, #1
 80006ae:	4091      	lsls	r1, r2
 80006b0:	000a      	movs	r2, r1
 80006b2:	601a      	str	r2, [r3, #0]
}
 80006b4:	46c0      	nop			; (mov r8, r8)
 80006b6:	46bd      	mov	sp, r7
 80006b8:	b002      	add	sp, #8
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	e000e100 	.word	0xe000e100

080006c0 <__NVIC_DisableIRQ>:
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	0002      	movs	r2, r0
 80006c8:	1dfb      	adds	r3, r7, #7
 80006ca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80006cc:	1dfb      	adds	r3, r7, #7
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	2b7f      	cmp	r3, #127	; 0x7f
 80006d2:	d810      	bhi.n	80006f6 <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006d4:	1dfb      	adds	r3, r7, #7
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	001a      	movs	r2, r3
 80006da:	231f      	movs	r3, #31
 80006dc:	4013      	ands	r3, r2
 80006de:	4908      	ldr	r1, [pc, #32]	; (8000700 <__NVIC_DisableIRQ+0x40>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	409a      	lsls	r2, r3
 80006e4:	0013      	movs	r3, r2
 80006e6:	2280      	movs	r2, #128	; 0x80
 80006e8:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80006ea:	f3bf 8f4f 	dsb	sy
}
 80006ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 80006f0:	f3bf 8f6f 	isb	sy
}
 80006f4:	46c0      	nop			; (mov r8, r8)
}
 80006f6:	46c0      	nop			; (mov r8, r8)
 80006f8:	46bd      	mov	sp, r7
 80006fa:	b002      	add	sp, #8
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	e000e100 	.word	0xe000e100

08000704 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000708:	4b04      	ldr	r3, [pc, #16]	; (800071c <LL_RCC_HSI_Enable+0x18>)
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	4b03      	ldr	r3, [pc, #12]	; (800071c <LL_RCC_HSI_Enable+0x18>)
 800070e:	2180      	movs	r1, #128	; 0x80
 8000710:	0049      	lsls	r1, r1, #1
 8000712:	430a      	orrs	r2, r1
 8000714:	601a      	str	r2, [r3, #0]
}
 8000716:	46c0      	nop			; (mov r8, r8)
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	40021000 	.word	0x40021000

08000720 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8000724:	4b07      	ldr	r3, [pc, #28]	; (8000744 <LL_RCC_HSI_IsReady+0x24>)
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	2380      	movs	r3, #128	; 0x80
 800072a:	00db      	lsls	r3, r3, #3
 800072c:	401a      	ands	r2, r3
 800072e:	2380      	movs	r3, #128	; 0x80
 8000730:	00db      	lsls	r3, r3, #3
 8000732:	429a      	cmp	r2, r3
 8000734:	d101      	bne.n	800073a <LL_RCC_HSI_IsReady+0x1a>
 8000736:	2301      	movs	r3, #1
 8000738:	e000      	b.n	800073c <LL_RCC_HSI_IsReady+0x1c>
 800073a:	2300      	movs	r3, #0
}
 800073c:	0018      	movs	r0, r3
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	46c0      	nop			; (mov r8, r8)
 8000744:	40021000 	.word	0x40021000

08000748 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <LL_RCC_SetSysClkSource+0x24>)
 8000752:	689b      	ldr	r3, [r3, #8]
 8000754:	2207      	movs	r2, #7
 8000756:	4393      	bics	r3, r2
 8000758:	0019      	movs	r1, r3
 800075a:	4b04      	ldr	r3, [pc, #16]	; (800076c <LL_RCC_SetSysClkSource+0x24>)
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	430a      	orrs	r2, r1
 8000760:	609a      	str	r2, [r3, #8]
}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	46bd      	mov	sp, r7
 8000766:	b002      	add	sp, #8
 8000768:	bd80      	pop	{r7, pc}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	40021000 	.word	0x40021000

08000770 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000774:	4b03      	ldr	r3, [pc, #12]	; (8000784 <LL_RCC_GetSysClkSource+0x14>)
 8000776:	689b      	ldr	r3, [r3, #8]
 8000778:	2238      	movs	r2, #56	; 0x38
 800077a:	4013      	ands	r3, r2
}
 800077c:	0018      	movs	r0, r3
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	46c0      	nop			; (mov r8, r8)
 8000784:	40021000 	.word	0x40021000

08000788 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000790:	4b06      	ldr	r3, [pc, #24]	; (80007ac <LL_RCC_SetAHBPrescaler+0x24>)
 8000792:	689b      	ldr	r3, [r3, #8]
 8000794:	4a06      	ldr	r2, [pc, #24]	; (80007b0 <LL_RCC_SetAHBPrescaler+0x28>)
 8000796:	4013      	ands	r3, r2
 8000798:	0019      	movs	r1, r3
 800079a:	4b04      	ldr	r3, [pc, #16]	; (80007ac <LL_RCC_SetAHBPrescaler+0x24>)
 800079c:	687a      	ldr	r2, [r7, #4]
 800079e:	430a      	orrs	r2, r1
 80007a0:	609a      	str	r2, [r3, #8]
}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	b002      	add	sp, #8
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	46c0      	nop			; (mov r8, r8)
 80007ac:	40021000 	.word	0x40021000
 80007b0:	fffff0ff 	.word	0xfffff0ff

080007b4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 80007bc:	4b06      	ldr	r3, [pc, #24]	; (80007d8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	4a06      	ldr	r2, [pc, #24]	; (80007dc <LL_RCC_SetAPB1Prescaler+0x28>)
 80007c2:	4013      	ands	r3, r2
 80007c4:	0019      	movs	r1, r3
 80007c6:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80007c8:	687a      	ldr	r2, [r7, #4]
 80007ca:	430a      	orrs	r2, r1
 80007cc:	609a      	str	r2, [r3, #8]
}
 80007ce:	46c0      	nop			; (mov r8, r8)
 80007d0:	46bd      	mov	sp, r7
 80007d2:	b002      	add	sp, #8
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	40021000 	.word	0x40021000
 80007dc:	ffff8fff 	.word	0xffff8fff

080007e0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80007e4:	4b04      	ldr	r3, [pc, #16]	; (80007f8 <LL_RCC_PLL_Enable+0x18>)
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	4b03      	ldr	r3, [pc, #12]	; (80007f8 <LL_RCC_PLL_Enable+0x18>)
 80007ea:	2180      	movs	r1, #128	; 0x80
 80007ec:	0449      	lsls	r1, r1, #17
 80007ee:	430a      	orrs	r2, r1
 80007f0:	601a      	str	r2, [r3, #0]
}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	40021000 	.word	0x40021000

080007fc <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8000800:	4b07      	ldr	r3, [pc, #28]	; (8000820 <LL_RCC_PLL_IsReady+0x24>)
 8000802:	681a      	ldr	r2, [r3, #0]
 8000804:	2380      	movs	r3, #128	; 0x80
 8000806:	049b      	lsls	r3, r3, #18
 8000808:	401a      	ands	r2, r3
 800080a:	2380      	movs	r3, #128	; 0x80
 800080c:	049b      	lsls	r3, r3, #18
 800080e:	429a      	cmp	r2, r3
 8000810:	d101      	bne.n	8000816 <LL_RCC_PLL_IsReady+0x1a>
 8000812:	2301      	movs	r3, #1
 8000814:	e000      	b.n	8000818 <LL_RCC_PLL_IsReady+0x1c>
 8000816:	2300      	movs	r3, #0
}
 8000818:	0018      	movs	r0, r3
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	40021000 	.word	0x40021000

08000824 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	60f8      	str	r0, [r7, #12]
 800082c:	60b9      	str	r1, [r7, #8]
 800082e:	607a      	str	r2, [r7, #4]
 8000830:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000832:	4b0a      	ldr	r3, [pc, #40]	; (800085c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000834:	68db      	ldr	r3, [r3, #12]
 8000836:	4a0a      	ldr	r2, [pc, #40]	; (8000860 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000838:	4013      	ands	r3, r2
 800083a:	0019      	movs	r1, r3
 800083c:	68fa      	ldr	r2, [r7, #12]
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	431a      	orrs	r2, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	021b      	lsls	r3, r3, #8
 8000846:	431a      	orrs	r2, r3
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	431a      	orrs	r2, r3
 800084c:	4b03      	ldr	r3, [pc, #12]	; (800085c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800084e:	430a      	orrs	r2, r1
 8000850:	60da      	str	r2, [r3, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000852:	46c0      	nop			; (mov r8, r8)
 8000854:	46bd      	mov	sp, r7
 8000856:	b004      	add	sp, #16
 8000858:	bd80      	pop	{r7, pc}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	40021000 	.word	0x40021000
 8000860:	1fff808c 	.word	0x1fff808c

08000864 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000868:	4b04      	ldr	r3, [pc, #16]	; (800087c <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 800086a:	68da      	ldr	r2, [r3, #12]
 800086c:	4b03      	ldr	r3, [pc, #12]	; (800087c <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 800086e:	2180      	movs	r1, #128	; 0x80
 8000870:	0549      	lsls	r1, r1, #21
 8000872:	430a      	orrs	r2, r1
 8000874:	60da      	str	r2, [r3, #12]
}
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	40021000 	.word	0x40021000

08000880 <LL_I2C_Enable>:
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2201      	movs	r2, #1
 800088e:	431a      	orrs	r2, r3
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	601a      	str	r2, [r3, #0]
}
 8000894:	46c0      	nop			; (mov r8, r8)
 8000896:	46bd      	mov	sp, r7
 8000898:	b002      	add	sp, #8
 800089a:	bd80      	pop	{r7, pc}

0800089c <LL_I2C_Disable>:
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	2201      	movs	r2, #1
 80008aa:	4393      	bics	r3, r2
 80008ac:	001a      	movs	r2, r3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	601a      	str	r2, [r3, #0]
}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	46bd      	mov	sp, r7
 80008b6:	b002      	add	sp, #8
 80008b8:	bd80      	pop	{r7, pc}

080008ba <LL_I2C_EnableIT_ADDR>:
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	b082      	sub	sp, #8
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_ADDRIE);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	2208      	movs	r2, #8
 80008c8:	431a      	orrs	r2, r3
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	601a      	str	r2, [r3, #0]
}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	b002      	add	sp, #8
 80008d4:	bd80      	pop	{r7, pc}

080008d6 <LL_I2C_DisableIT_ADDR>:
{
 80008d6:	b580      	push	{r7, lr}
 80008d8:	b082      	sub	sp, #8
 80008da:	af00      	add	r7, sp, #0
 80008dc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ADDRIE);
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	2208      	movs	r2, #8
 80008e4:	4393      	bics	r3, r2
 80008e6:	001a      	movs	r2, r3
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	601a      	str	r2, [r3, #0]
}
 80008ec:	46c0      	nop			; (mov r8, r8)
 80008ee:	46bd      	mov	sp, r7
 80008f0:	b002      	add	sp, #8
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <LL_I2C_DisableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_DisableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableAutoEndMode(I2C_TypeDef *I2Cx)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	4a03      	ldr	r2, [pc, #12]	; (8000910 <LL_I2C_DisableAutoEndMode+0x1c>)
 8000902:	401a      	ands	r2, r3
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	605a      	str	r2, [r3, #4]
}
 8000908:	46c0      	nop			; (mov r8, r8)
 800090a:	46bd      	mov	sp, r7
 800090c:	b002      	add	sp, #8
 800090e:	bd80      	pop	{r7, pc}
 8000910:	fdffffff 	.word	0xfdffffff

08000914 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800091c:	4b06      	ldr	r3, [pc, #24]	; (8000938 <LL_FLASH_SetLatency+0x24>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	2207      	movs	r2, #7
 8000922:	4393      	bics	r3, r2
 8000924:	0019      	movs	r1, r3
 8000926:	4b04      	ldr	r3, [pc, #16]	; (8000938 <LL_FLASH_SetLatency+0x24>)
 8000928:	687a      	ldr	r2, [r7, #4]
 800092a:	430a      	orrs	r2, r1
 800092c:	601a      	str	r2, [r3, #0]
}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	b002      	add	sp, #8
 8000934:	bd80      	pop	{r7, pc}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	40022000 	.word	0x40022000

0800093c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000940:	4b03      	ldr	r3, [pc, #12]	; (8000950 <LL_FLASH_GetLatency+0x14>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2207      	movs	r2, #7
 8000946:	4013      	ands	r3, r2
}
 8000948:	0018      	movs	r0, r3
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	40022000 	.word	0x40022000

08000954 <GetPage>:
  * @brief  Gets the page of a given address
  * @param  Addr: Address of the FLASH Memory
  * @retval The page of a given address
  */
static uint32_t GetPage(uint32_t Addr)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  return (Addr - STM32G0xx_FLASH_PAGE0_STARTADDR) / FLASH_PAGE_SIZE;;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	22f8      	movs	r2, #248	; 0xf8
 8000960:	0612      	lsls	r2, r2, #24
 8000962:	4694      	mov	ip, r2
 8000964:	4463      	add	r3, ip
 8000966:	0adb      	lsrs	r3, r3, #11
}
 8000968:	0018      	movs	r0, r3
 800096a:	46bd      	mov	sp, r7
 800096c:	b002      	add	sp, #8
 800096e:	bd80      	pop	{r7, pc}

08000970 <I2C2_IRQHandler>:
  * Brief   This function handles I2C2 interrupt request.
  * Param   None
  * Retval  I2C2 always as slave of i2c conmunication
  */
void I2C2_IRQHandler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
	uint32_t I2C_InterruptStatus = I2C2->ISR; /* Get interrupt status */
 8000976:	4b45      	ldr	r3, [pc, #276]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000978:	699b      	ldr	r3, [r3, #24]
 800097a:	607b      	str	r3, [r7, #4]
  
  if((I2C_InterruptStatus & I2C_ISR_ADDR) == I2C_ISR_ADDR) /* Check address match */
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2208      	movs	r2, #8
 8000980:	4013      	ands	r3, r2
 8000982:	d028      	beq.n	80009d6 <I2C2_IRQHandler+0x66>
  {
    I2C2->ICR |= I2C_ICR_ADDRCF;                        /* Clear address match flag*/
 8000984:	4b41      	ldr	r3, [pc, #260]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000986:	69da      	ldr	r2, [r3, #28]
 8000988:	4b40      	ldr	r3, [pc, #256]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 800098a:	2108      	movs	r1, #8
 800098c:	430a      	orrs	r2, r1
 800098e:	61da      	str	r2, [r3, #28]
    
    if((I2C2->ISR & I2C_ISR_DIR) == I2C_ISR_DIR) /* Check if transfer direction is read (slave transmitter) */
 8000990:	4b3e      	ldr	r3, [pc, #248]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000992:	699a      	ldr	r2, [r3, #24]
 8000994:	2380      	movs	r3, #128	; 0x80
 8000996:	025b      	lsls	r3, r3, #9
 8000998:	401a      	ands	r2, r3
 800099a:	2380      	movs	r3, #128	; 0x80
 800099c:	025b      	lsls	r3, r3, #9
 800099e:	429a      	cmp	r2, r3
 80009a0:	d109      	bne.n	80009b6 <I2C2_IRQHandler+0x46>
    {
      I2C2->CR1 |= I2C_CR1_TXIE;        /* Set transmit IT /status*/
 80009a2:	4b3a      	ldr	r3, [pc, #232]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	4b39      	ldr	r3, [pc, #228]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 80009a8:	2102      	movs	r1, #2
 80009aa:	430a      	orrs	r2, r1
 80009ac:	601a      	str	r2, [r3, #0]
      i2c_event=EVENT_OPCOD_SEND;              /* Set I2C  entor transmit mode*/
 80009ae:	4b38      	ldr	r3, [pc, #224]	; (8000a90 <I2C2_IRQHandler+0x120>)
 80009b0:	2203      	movs	r2, #3
 80009b2:	701a      	strb	r2, [r3, #0]
 80009b4:	e008      	b.n	80009c8 <I2C2_IRQHandler+0x58>
      
    }
    else   /*Write operation, slave receive status*/
    {
      I2C2->CR1 |= I2C_CR1_RXIE; /* Set receive IT /status*/
 80009b6:	4b35      	ldr	r3, [pc, #212]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	4b34      	ldr	r3, [pc, #208]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 80009bc:	2104      	movs	r1, #4
 80009be:	430a      	orrs	r2, r1
 80009c0:	601a      	str	r2, [r3, #0]
      i2c_event=EVENT_OPCOD_BUSY_RECEIVE; /* Set I2C  entor receive mode*/
 80009c2:	4b33      	ldr	r3, [pc, #204]	; (8000a90 <I2C2_IRQHandler+0x120>)
 80009c4:	2204      	movs	r2, #4
 80009c6:	701a      	strb	r2, [r3, #0]
    }
    
   I2C2->CR1 |=I2C_CR1_STOPIE;//Enable STOP interrupt
 80009c8:	4b30      	ldr	r3, [pc, #192]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 80009ca:	681a      	ldr	r2, [r3, #0]
 80009cc:	4b2f      	ldr	r3, [pc, #188]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 80009ce:	2120      	movs	r1, #32
 80009d0:	430a      	orrs	r2, r1
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	e016      	b.n	8000a04 <I2C2_IRQHandler+0x94>
   
  }
  else if((I2C_InterruptStatus & I2C_ISR_TXIS) == I2C_ISR_TXIS)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	2202      	movs	r2, #2
 80009da:	4013      	ands	r3, r2
 80009dc:	d112      	bne.n	8000a04 <I2C2_IRQHandler+0x94>
  {
    //add some application code in this place   
  }
      /*check RXDR is not empty*/
  else if((I2C_InterruptStatus & I2C_ISR_RXNE) == I2C_ISR_RXNE)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	2204      	movs	r2, #4
 80009e2:	4013      	ands	r3, r2
 80009e4:	d00e      	beq.n	8000a04 <I2C2_IRQHandler+0x94>
  {
    //I2C_ISR_RXNE add you code in this place Tomas Li add
    Receive_Buffer[I2C_Receive_Counter++]= I2C2->RXDR;
 80009e6:	4b29      	ldr	r3, [pc, #164]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 80009e8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80009ea:	4b2a      	ldr	r3, [pc, #168]	; (8000a94 <I2C2_IRQHandler+0x124>)
 80009ec:	881b      	ldrh	r3, [r3, #0]
 80009ee:	1c5a      	adds	r2, r3, #1
 80009f0:	b290      	uxth	r0, r2
 80009f2:	4a28      	ldr	r2, [pc, #160]	; (8000a94 <I2C2_IRQHandler+0x124>)
 80009f4:	8010      	strh	r0, [r2, #0]
 80009f6:	001a      	movs	r2, r3
 80009f8:	b2c9      	uxtb	r1, r1
 80009fa:	4b27      	ldr	r3, [pc, #156]	; (8000a98 <I2C2_IRQHandler+0x128>)
 80009fc:	5499      	strb	r1, [r3, r2]
    i2c_event=EVENT_OPCOD_BUSY_RECEIVE;//slave is busy for receive data
 80009fe:	4b24      	ldr	r3, [pc, #144]	; (8000a90 <I2C2_IRQHandler+0x120>)
 8000a00:	2204      	movs	r2, #4
 8000a02:	701a      	strb	r2, [r3, #0]
  
  
  
  }
  /*check Stop event happen */
  if((I2C_InterruptStatus & I2C_ISR_STOPF) == I2C_ISR_STOPF)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2220      	movs	r2, #32
 8000a08:	4013      	ands	r3, r2
 8000a0a:	d036      	beq.n	8000a7a <I2C2_IRQHandler+0x10a>
  {
    
      I2C2->ICR |=I2C_ICR_STOPCF;//clear the STOP interrupt Flag
 8000a0c:	4b1f      	ldr	r3, [pc, #124]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a0e:	69da      	ldr	r2, [r3, #28]
 8000a10:	4b1e      	ldr	r3, [pc, #120]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a12:	2120      	movs	r1, #32
 8000a14:	430a      	orrs	r2, r1
 8000a16:	61da      	str	r2, [r3, #28]
      
#if 1
    switch(i2c_event){
 8000a18:	4b1d      	ldr	r3, [pc, #116]	; (8000a90 <I2C2_IRQHandler+0x120>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b03      	cmp	r3, #3
 8000a1e:	d01b      	beq.n	8000a58 <I2C2_IRQHandler+0xe8>
 8000a20:	2b04      	cmp	r3, #4
 8000a22:	d12e      	bne.n	8000a82 <I2C2_IRQHandler+0x112>
    case EVENT_OPCOD_BUSY_RECEIVE://slave receive status Stop flag
      I2C_Receive_Counter=0;
 8000a24:	4b1b      	ldr	r3, [pc, #108]	; (8000a94 <I2C2_IRQHandler+0x124>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	801a      	strh	r2, [r3, #0]
      i2c_event = EVENT_OPCOD_NOTYET_READ;
 8000a2a:	4b19      	ldr	r3, [pc, #100]	; (8000a90 <I2C2_IRQHandler+0x120>)
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	701a      	strb	r2, [r3, #0]
  
      I2C2->CR1 &= ~(I2C_CR1_STOPIE); //Disable all interrupt.except Error interrupt
 8000a30:	4b16      	ldr	r3, [pc, #88]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	4b15      	ldr	r3, [pc, #84]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a36:	2120      	movs	r1, #32
 8000a38:	438a      	bics	r2, r1
 8000a3a:	601a      	str	r2, [r3, #0]
      I2C2->CR2 |= I2C_CR2_NACK;//set feedback Nack in next event
 8000a3c:	4b13      	ldr	r3, [pc, #76]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a3e:	685a      	ldr	r2, [r3, #4]
 8000a40:	4b12      	ldr	r3, [pc, #72]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a42:	2180      	movs	r1, #128	; 0x80
 8000a44:	0209      	lsls	r1, r1, #8
 8000a46:	430a      	orrs	r2, r1
 8000a48:	605a      	str	r2, [r3, #4]
      I2C2->CR1 |= I2C_CR1_ADDRIE;      
 8000a4a:	4b10      	ldr	r3, [pc, #64]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a50:	2108      	movs	r1, #8
 8000a52:	430a      	orrs	r2, r1
 8000a54:	601a      	str	r2, [r3, #0]
        break;
 8000a56:	e015      	b.n	8000a84 <I2C2_IRQHandler+0x114>
    case EVENT_OPCOD_SEND: //slave send stop
      I2C2->ICR |=I2C_ICR_STOPCF | I2C_ICR_NACKCF |I2C_ICR_BERRCF;//clear the STOP interrupt Flag
 8000a58:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a5a:	69da      	ldr	r2, [r3, #28]
 8000a5c:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a5e:	2198      	movs	r1, #152	; 0x98
 8000a60:	0049      	lsls	r1, r1, #1
 8000a62:	430a      	orrs	r2, r1
 8000a64:	61da      	str	r2, [r3, #28]
      I2C2->CR1 |=I2C_CR1_ADDRIE;
 8000a66:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <I2C2_IRQHandler+0x11c>)
 8000a6c:	2108      	movs	r1, #8
 8000a6e:	430a      	orrs	r2, r1
 8000a70:	601a      	str	r2, [r3, #0]
      i2c_event = NOEVENT;
 8000a72:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <I2C2_IRQHandler+0x120>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	701a      	strb	r2, [r3, #0]
      
        break;
 8000a78:	e004      	b.n	8000a84 <I2C2_IRQHandler+0x114>
#endif
    
  }
  else
  {
    error = ERROR_I2C; /* Report an error */
 8000a7a:	4b08      	ldr	r3, [pc, #32]	; (8000a9c <I2C2_IRQHandler+0x12c>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	801a      	strh	r2, [r3, #0]
     
  }
}
 8000a80:	e000      	b.n	8000a84 <I2C2_IRQHandler+0x114>
        break;  
 8000a82:	46c0      	nop			; (mov r8, r8)
}
 8000a84:	46c0      	nop			; (mov r8, r8)
 8000a86:	46bd      	mov	sp, r7
 8000a88:	b002      	add	sp, #8
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40005800 	.word	0x40005800
 8000a90:	200008e0 	.word	0x200008e0
 8000a94:	200000d4 	.word	0x200000d4
 8000a98:	200000d8 	.word	0x200000d8
 8000a9c:	200008e2 	.word	0x200008e2

08000aa0 <Reset_AllPeriph>:

void Reset_AllPeriph(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  LL_I2C_DeInit(I2C2);
 8000aa4:	4b28      	ldr	r3, [pc, #160]	; (8000b48 <Reset_AllPeriph+0xa8>)
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f001 fb36 	bl	8002118 <LL_I2C_DeInit>
  LL_I2C_DisableAutoEndMode(I2C2);
 8000aac:	4b26      	ldr	r3, [pc, #152]	; (8000b48 <Reset_AllPeriph+0xa8>)
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f7ff ff20 	bl	80008f4 <LL_I2C_DisableAutoEndMode>
  LL_I2C_Disable(I2C2);
 8000ab4:	4b24      	ldr	r3, [pc, #144]	; (8000b48 <Reset_AllPeriph+0xa8>)
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f7ff fef0 	bl	800089c <LL_I2C_Disable>
  LL_I2C_DisableIT_ADDR(I2C2);
 8000abc:	4b22      	ldr	r3, [pc, #136]	; (8000b48 <Reset_AllPeriph+0xa8>)
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f7ff ff09 	bl	80008d6 <LL_I2C_DisableIT_ADDR>
  SysTick->CTRL=0;
 8000ac4:	4b21      	ldr	r3, [pc, #132]	; (8000b4c <Reset_AllPeriph+0xac>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]
  SYSCFG->CFGR1 &= SYSCFG_CFGR1_MEM_MODE;
 8000aca:	4b21      	ldr	r3, [pc, #132]	; (8000b50 <Reset_AllPeriph+0xb0>)
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	4b20      	ldr	r3, [pc, #128]	; (8000b50 <Reset_AllPeriph+0xb0>)
 8000ad0:	2103      	movs	r1, #3
 8000ad2:	400a      	ands	r2, r1
 8000ad4:	601a      	str	r2, [r3, #0]
  NVIC->ICER[0] = 0xFFFFFFFF;
 8000ad6:	491f      	ldr	r1, [pc, #124]	; (8000b54 <Reset_AllPeriph+0xb4>)
 8000ad8:	2280      	movs	r2, #128	; 0x80
 8000ada:	2301      	movs	r3, #1
 8000adc:	425b      	negs	r3, r3
 8000ade:	508b      	str	r3, [r1, r2]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8000ae0:	491c      	ldr	r1, [pc, #112]	; (8000b54 <Reset_AllPeriph+0xb4>)
 8000ae2:	23c0      	movs	r3, #192	; 0xc0
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	50ca      	str	r2, [r1, r3]
  /* Set EXTICRx registers to reset value */
  EXTI->EXTICR[0] = 0;
 8000aec:	4b1a      	ldr	r3, [pc, #104]	; (8000b58 <Reset_AllPeriph+0xb8>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	661a      	str	r2, [r3, #96]	; 0x60
  EXTI->EXTICR[1] = 0;
 8000af2:	4b19      	ldr	r3, [pc, #100]	; (8000b58 <Reset_AllPeriph+0xb8>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	665a      	str	r2, [r3, #100]	; 0x64
  EXTI->EXTICR[2] = 0;
 8000af8:	4b17      	ldr	r3, [pc, #92]	; (8000b58 <Reset_AllPeriph+0xb8>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	669a      	str	r2, [r3, #104]	; 0x68
  EXTI->EXTICR[3] = 0;
 8000afe:	4b16      	ldr	r3, [pc, #88]	; (8000b58 <Reset_AllPeriph+0xb8>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	66da      	str	r2, [r3, #108]	; 0x6c
  /* Set CFGR2 register to reset value: clear SRAM parity error flag */
  SYSCFG->CFGR2 |= (uint32_t) SYSCFG_CFGR2_SRAM_PE; 
 8000b04:	4b12      	ldr	r3, [pc, #72]	; (8000b50 <Reset_AllPeriph+0xb0>)
 8000b06:	699a      	ldr	r2, [r3, #24]
 8000b08:	4b11      	ldr	r3, [pc, #68]	; (8000b50 <Reset_AllPeriph+0xb0>)
 8000b0a:	2180      	movs	r1, #128	; 0x80
 8000b0c:	0049      	lsls	r1, r1, #1
 8000b0e:	430a      	orrs	r2, r1
 8000b10:	619a      	str	r2, [r3, #24]
  LL_RCC_DeInit();   
 8000b12:	f001 fbdb 	bl	80022cc <LL_RCC_DeInit>
  __HAL_SYSCFG_CLEAR_FLAG();
 8000b16:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <Reset_AllPeriph+0xb0>)
 8000b18:	699a      	ldr	r2, [r3, #24]
 8000b1a:	4b0d      	ldr	r3, [pc, #52]	; (8000b50 <Reset_AllPeriph+0xb0>)
 8000b1c:	2180      	movs	r1, #128	; 0x80
 8000b1e:	0049      	lsls	r1, r1, #1
 8000b20:	430a      	orrs	r2, r1
 8000b22:	619a      	str	r2, [r3, #24]
	HAL_CRC_DeInit(&hcrc);
 8000b24:	4b0d      	ldr	r3, [pc, #52]	; (8000b5c <Reset_AllPeriph+0xbc>)
 8000b26:	0018      	movs	r0, r3
 8000b28:	f000 fd58 	bl	80015dc <HAL_CRC_DeInit>
	HAL_DeInit();
 8000b2c:	f000 fbaa 	bl	8001284 <HAL_DeInit>
	SysTick->CTRL = 0;
 8000b30:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <Reset_AllPeriph+0xac>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0;
 8000b36:	4b05      	ldr	r3, [pc, #20]	; (8000b4c <Reset_AllPeriph+0xac>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;  
 8000b3c:	4b03      	ldr	r3, [pc, #12]	; (8000b4c <Reset_AllPeriph+0xac>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
}
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40005800 	.word	0x40005800
 8000b4c:	e000e010 	.word	0xe000e010
 8000b50:	40010000 	.word	0x40010000
 8000b54:	e000e100 	.word	0xe000e100
 8000b58:	40021800 	.word	0x40021800
 8000b5c:	200000b0 	.word	0x200000b0

08000b60 <Jump_APP>:

void Jump_APP(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
  if (1) {
      /*check the application address context whether avilible*/
                if (((*(__IO uint32_t*)APPLICATION_ADDRESS) & 0x2FFE0000 ) == 0x20000000)
 8000b66:	4b12      	ldr	r3, [pc, #72]	; (8000bb0 <Jump_APP+0x50>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a12      	ldr	r2, [pc, #72]	; (8000bb4 <Jump_APP+0x54>)
 8000b6c:	401a      	ands	r2, r3
 8000b6e:	2380      	movs	r3, #128	; 0x80
 8000b70:	059b      	lsls	r3, r3, #22
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d117      	bne.n	8000ba6 <Jump_APP+0x46>
                {
                  Reset_AllPeriph();
 8000b76:	f7ff ff93 	bl	8000aa0 <Reset_AllPeriph>
                  SCB->VTOR = APPLICATION_ADDRESS;
 8000b7a:	4b0f      	ldr	r3, [pc, #60]	; (8000bb8 <Jump_APP+0x58>)
 8000b7c:	4a0c      	ldr	r2, [pc, #48]	; (8000bb0 <Jump_APP+0x50>)
 8000b7e:	609a      	str	r2, [r3, #8]
                  /* Jump to user application */            
                  JumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS +4);
 8000b80:	4b0e      	ldr	r3, [pc, #56]	; (8000bbc <Jump_APP+0x5c>)
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <Jump_APP+0x60>)
 8000b86:	601a      	str	r2, [r3, #0]
                  JumpToApplication = (pFunction) JumpAddress;
 8000b88:	4b0d      	ldr	r3, [pc, #52]	; (8000bc0 <Jump_APP+0x60>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	001a      	movs	r2, r3
 8000b8e:	4b0d      	ldr	r3, [pc, #52]	; (8000bc4 <Jump_APP+0x64>)
 8000b90:	601a      	str	r2, [r3, #0]
                  /* Initialize user application's Stack Pointer */
                  __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8000b92:	4b07      	ldr	r3, [pc, #28]	; (8000bb0 <Jump_APP+0x50>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	f383 8808 	msr	MSP, r3
}
 8000b9e:	46c0      	nop			; (mov r8, r8)
                  JumpToApplication();
 8000ba0:	4b08      	ldr	r3, [pc, #32]	; (8000bc4 <Jump_APP+0x64>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4798      	blx	r3
                }
  }

}
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	b002      	add	sp, #8
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	46c0      	nop			; (mov r8, r8)
 8000bb0:	08001800 	.word	0x08001800
 8000bb4:	2ffe0000 	.word	0x2ffe0000
 8000bb8:	e000ed00 	.word	0xe000ed00
 8000bbc:	08001804 	.word	0x08001804
 8000bc0:	200008e4 	.word	0x200008e4
 8000bc4:	200008e8 	.word	0x200008e8

08000bc8 <Write_Code>:

void Write_Code(void)
{
 8000bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bca:	b0b9      	sub	sp, #228	; 0xe4
 8000bcc:	af00      	add	r7, sp, #0
    uint16_t Number_Bytes_Transferred = 0;
 8000bce:	202a      	movs	r0, #42	; 0x2a
 8000bd0:	23a8      	movs	r3, #168	; 0xa8
 8000bd2:	18c3      	adds	r3, r0, r3
 8000bd4:	19da      	adds	r2, r3, r7
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	8013      	strh	r3, [r2, #0]
    uint32_t Add_Flash, end_add_flash;
    uint64_t Data = 0;
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2300      	movs	r3, #0
 8000bde:	21c8      	movs	r1, #200	; 0xc8
 8000be0:	1879      	adds	r1, r7, r1
 8000be2:	600a      	str	r2, [r1, #0]
 8000be4:	604b      	str	r3, [r1, #4]
    uint16_t Data_index = 8;    
 8000be6:	2332      	movs	r3, #50	; 0x32
 8000be8:	22a8      	movs	r2, #168	; 0xa8
 8000bea:	189b      	adds	r3, r3, r2
 8000bec:	19da      	adds	r2, r3, r7
 8000bee:	2308      	movs	r3, #8
 8000bf0:	8013      	strh	r3, [r2, #0]
    uint32_t PageError = 0;                    //PageError,FLASH
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	22bc      	movs	r2, #188	; 0xbc
 8000bf6:	18ba      	adds	r2, r7, r2
 8000bf8:	6013      	str	r3, [r2, #0]
    FLASH_EraseInitTypeDef My_Flash;
    uint32_t PageNum = 0;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	22c4      	movs	r2, #196	; 0xc4
 8000bfe:	18ba      	adds	r2, r7, r2
 8000c00:	6013      	str	r3, [r2, #0]

    Add_Flash = Receive_Buffer[1]<<24|              
 8000c02:	4bdb      	ldr	r3, [pc, #876]	; (8000f70 <Write_Code+0x3a8>)
 8000c04:	785b      	ldrb	r3, [r3, #1]
 8000c06:	061a      	lsls	r2, r3, #24
                Receive_Buffer[2]<<16|
 8000c08:	4bd9      	ldr	r3, [pc, #868]	; (8000f70 <Write_Code+0x3a8>)
 8000c0a:	789b      	ldrb	r3, [r3, #2]
 8000c0c:	041b      	lsls	r3, r3, #16
    Add_Flash = Receive_Buffer[1]<<24|              
 8000c0e:	431a      	orrs	r2, r3
                Receive_Buffer[3]<<8|
 8000c10:	4bd7      	ldr	r3, [pc, #860]	; (8000f70 <Write_Code+0x3a8>)
 8000c12:	78db      	ldrb	r3, [r3, #3]
 8000c14:	021b      	lsls	r3, r3, #8
                Receive_Buffer[2]<<16|
 8000c16:	431a      	orrs	r2, r3
                Receive_Buffer[4]<<0;
 8000c18:	4bd5      	ldr	r3, [pc, #852]	; (8000f70 <Write_Code+0x3a8>)
 8000c1a:	791b      	ldrb	r3, [r3, #4]
                Receive_Buffer[3]<<8|
 8000c1c:	4313      	orrs	r3, r2
    Add_Flash = Receive_Buffer[1]<<24|              
 8000c1e:	22dc      	movs	r2, #220	; 0xdc
 8000c20:	18ba      	adds	r2, r7, r2
 8000c22:	6013      	str	r3, [r2, #0]
    end_add_flash = Add_Flash + 2048;
 8000c24:	23dc      	movs	r3, #220	; 0xdc
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2280      	movs	r2, #128	; 0x80
 8000c2c:	0112      	lsls	r2, r2, #4
 8000c2e:	4694      	mov	ip, r2
 8000c30:	4463      	add	r3, ip
 8000c32:	22c0      	movs	r2, #192	; 0xc0
 8000c34:	18ba      	adds	r2, r7, r2
 8000c36:	6013      	str	r3, [r2, #0]
  
    Number_Bytes_Transferred=(Receive_Buffer[5]<<8)+ Receive_Buffer[6];
 8000c38:	4bcd      	ldr	r3, [pc, #820]	; (8000f70 <Write_Code+0x3a8>)
 8000c3a:	795b      	ldrb	r3, [r3, #5]
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	021b      	lsls	r3, r3, #8
 8000c40:	b299      	uxth	r1, r3
 8000c42:	4bcb      	ldr	r3, [pc, #812]	; (8000f70 <Write_Code+0x3a8>)
 8000c44:	799b      	ldrb	r3, [r3, #6]
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	22a8      	movs	r2, #168	; 0xa8
 8000c4a:	1882      	adds	r2, r0, r2
 8000c4c:	19d2      	adds	r2, r2, r7
 8000c4e:	18cb      	adds	r3, r1, r3
 8000c50:	8013      	strh	r3, [r2, #0]
    
    if(Number_Bytes_Transferred > 0)
 8000c52:	23a8      	movs	r3, #168	; 0xa8
 8000c54:	18c3      	adds	r3, r0, r3
 8000c56:	19db      	adds	r3, r3, r7
 8000c58:	881b      	ldrh	r3, [r3, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d100      	bne.n	8000c60 <Write_Code+0x98>
 8000c5e:	e169      	b.n	8000f34 <Write_Code+0x36c>
    {
      if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY) != 0x00U) {
 8000c60:	4bc4      	ldr	r3, [pc, #784]	; (8000f74 <Write_Code+0x3ac>)
 8000c62:	691a      	ldr	r2, [r3, #16]
 8000c64:	2380      	movs	r3, #128	; 0x80
 8000c66:	02db      	lsls	r3, r3, #11
 8000c68:	4013      	ands	r3, r2
 8000c6a:	d00d      	beq.n	8000c88 <Write_Code+0xc0>
        *(uint32_t *)(Add_Flash + 600) = 12323;
 8000c6c:	23dc      	movs	r3, #220	; 0xdc
 8000c6e:	18fb      	adds	r3, r7, r3
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	2296      	movs	r2, #150	; 0x96
 8000c74:	0092      	lsls	r2, r2, #2
 8000c76:	4694      	mov	ip, r2
 8000c78:	4463      	add	r3, ip
 8000c7a:	001a      	movs	r2, r3
 8000c7c:	4bbe      	ldr	r3, [pc, #760]	; (8000f78 <Write_Code+0x3b0>)
 8000c7e:	6013      	str	r3, [r2, #0]
        FLASH->SR = FLASH_SR_CLEAR;
 8000c80:	4abc      	ldr	r2, [pc, #752]	; (8000f74 <Write_Code+0x3ac>)
 8000c82:	4bbe      	ldr	r3, [pc, #760]	; (8000f7c <Write_Code+0x3b4>)
 8000c84:	6113      	str	r3, [r2, #16]
 8000c86:	e000      	b.n	8000c8a <Write_Code+0xc2>
      }
step_unlock:
 8000c88:	46c0      	nop			; (mov r8, r8)
      if(HAL_FLASH_Unlock() != HAL_OK) {
 8000c8a:	f000 fd99 	bl	80017c0 <HAL_FLASH_Unlock>
 8000c8e:	1e03      	subs	r3, r0, #0
 8000c90:	d000      	beq.n	8000c94 <Write_Code+0xcc>
        goto step_unlock;
 8000c92:	e7fa      	b.n	8000c8a <Write_Code+0xc2>
      }

      PageNum = GetPage(Add_Flash);
 8000c94:	23dc      	movs	r3, #220	; 0xdc
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f7ff fe5a 	bl	8000954 <GetPage>
 8000ca0:	0003      	movs	r3, r0
 8000ca2:	22c4      	movs	r2, #196	; 0xc4
 8000ca4:	18ba      	adds	r2, r7, r2
 8000ca6:	6013      	str	r3, [r2, #0]

      My_Flash.TypeErase = FLASH_TYPEERASE_PAGES;  //Flash
 8000ca8:	23ac      	movs	r3, #172	; 0xac
 8000caa:	18fa      	adds	r2, r7, r3
 8000cac:	2302      	movs	r3, #2
 8000cae:	6013      	str	r3, [r2, #0]
      My_Flash.Page        = PageNum;
 8000cb0:	23ac      	movs	r3, #172	; 0xac
 8000cb2:	18fa      	adds	r2, r7, r3
 8000cb4:	23c4      	movs	r3, #196	; 0xc4
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	6093      	str	r3, [r2, #8]
      My_Flash.NbPages = 1;                        //Min_Data = 1Max_Data =(????????-????)??              
 8000cbc:	23ac      	movs	r3, #172	; 0xac
 8000cbe:	18fa      	adds	r2, r7, r3
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	60d3      	str	r3, [r2, #12]

step_erase:      
      FLASH_WaitForLastOperation(50);
 8000cc4:	2032      	movs	r0, #50	; 0x32
 8000cc6:	f000 fdc1 	bl	800184c <FLASH_WaitForLastOperation>
      if (HAL_FLASHEx_Erase(&My_Flash, &PageError) != HAL_OK) {
 8000cca:	2314      	movs	r3, #20
 8000ccc:	22a8      	movs	r2, #168	; 0xa8
 8000cce:	189b      	adds	r3, r3, r2
 8000cd0:	19da      	adds	r2, r3, r7
 8000cd2:	23ac      	movs	r3, #172	; 0xac
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	0011      	movs	r1, r2
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f000 fe25 	bl	8001928 <HAL_FLASHEx_Erase>
 8000cde:	1e03      	subs	r3, r0, #0
 8000ce0:	d100      	bne.n	8000ce4 <Write_Code+0x11c>
 8000ce2:	e119      	b.n	8000f18 <Write_Code+0x350>
        goto step_erase;
 8000ce4:	e7ee      	b.n	8000cc4 <Write_Code+0xfc>
      }  //  

      while (Add_Flash < end_add_flash) {
        Data = Receive_Buffer[Data_index] | ((uint64_t)Receive_Buffer[Data_index+1] << 8) \
 8000ce6:	2632      	movs	r6, #50	; 0x32
 8000ce8:	23a8      	movs	r3, #168	; 0xa8
 8000cea:	18f3      	adds	r3, r6, r3
 8000cec:	19db      	adds	r3, r3, r7
 8000cee:	881a      	ldrh	r2, [r3, #0]
 8000cf0:	4b9f      	ldr	r3, [pc, #636]	; (8000f70 <Write_Code+0x3a8>)
 8000cf2:	5c9b      	ldrb	r3, [r3, r2]
 8000cf4:	2290      	movs	r2, #144	; 0x90
 8000cf6:	18ba      	adds	r2, r7, r2
 8000cf8:	6013      	str	r3, [r2, #0]
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	2294      	movs	r2, #148	; 0x94
 8000cfe:	18ba      	adds	r2, r7, r2
 8000d00:	6013      	str	r3, [r2, #0]
 8000d02:	23a8      	movs	r3, #168	; 0xa8
 8000d04:	18f3      	adds	r3, r6, r3
 8000d06:	19db      	adds	r3, r3, r7
 8000d08:	881b      	ldrh	r3, [r3, #0]
 8000d0a:	1c5a      	adds	r2, r3, #1
 8000d0c:	4b98      	ldr	r3, [pc, #608]	; (8000f70 <Write_Code+0x3a8>)
 8000d0e:	5c9b      	ldrb	r3, [r3, r2]
 8000d10:	2288      	movs	r2, #136	; 0x88
 8000d12:	18ba      	adds	r2, r7, r2
 8000d14:	6013      	str	r3, [r2, #0]
 8000d16:	2300      	movs	r3, #0
 8000d18:	228c      	movs	r2, #140	; 0x8c
 8000d1a:	18ba      	adds	r2, r7, r2
 8000d1c:	6013      	str	r3, [r2, #0]
 8000d1e:	2388      	movs	r3, #136	; 0x88
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	6819      	ldr	r1, [r3, #0]
 8000d24:	685a      	ldr	r2, [r3, #4]
 8000d26:	000b      	movs	r3, r1
 8000d28:	0e1b      	lsrs	r3, r3, #24
 8000d2a:	0010      	movs	r0, r2
 8000d2c:	0200      	lsls	r0, r0, #8
 8000d2e:	24a4      	movs	r4, #164	; 0xa4
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	6020      	str	r0, [r4, #0]
 8000d34:	20a4      	movs	r0, #164	; 0xa4
 8000d36:	1838      	adds	r0, r7, r0
 8000d38:	6800      	ldr	r0, [r0, #0]
 8000d3a:	4318      	orrs	r0, r3
 8000d3c:	23a4      	movs	r3, #164	; 0xa4
 8000d3e:	18fb      	adds	r3, r7, r3
 8000d40:	6018      	str	r0, [r3, #0]
 8000d42:	000b      	movs	r3, r1
 8000d44:	021b      	lsls	r3, r3, #8
 8000d46:	22a0      	movs	r2, #160	; 0xa0
 8000d48:	18ba      	adds	r2, r7, r2
 8000d4a:	6013      	str	r3, [r2, #0]
 8000d4c:	2390      	movs	r3, #144	; 0x90
 8000d4e:	18fb      	adds	r3, r7, r3
 8000d50:	6818      	ldr	r0, [r3, #0]
 8000d52:	6859      	ldr	r1, [r3, #4]
 8000d54:	0004      	movs	r4, r0
 8000d56:	23a0      	movs	r3, #160	; 0xa0
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	0015      	movs	r5, r2
 8000d60:	432c      	orrs	r4, r5
 8000d62:	2580      	movs	r5, #128	; 0x80
 8000d64:	197d      	adds	r5, r7, r5
 8000d66:	602c      	str	r4, [r5, #0]
 8000d68:	4319      	orrs	r1, r3
 8000d6a:	2384      	movs	r3, #132	; 0x84
 8000d6c:	18fb      	adds	r3, r7, r3
 8000d6e:	6019      	str	r1, [r3, #0]
        | ((uint64_t)Receive_Buffer[Data_index+2] << 16) | ((uint64_t)Receive_Buffer[Data_index+3] << 24) \
 8000d70:	23a8      	movs	r3, #168	; 0xa8
 8000d72:	18f3      	adds	r3, r6, r3
 8000d74:	19db      	adds	r3, r3, r7
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	1c9a      	adds	r2, r3, #2
 8000d7a:	4b7d      	ldr	r3, [pc, #500]	; (8000f70 <Write_Code+0x3a8>)
 8000d7c:	5c9b      	ldrb	r3, [r3, r2]
 8000d7e:	67bb      	str	r3, [r7, #120]	; 0x78
 8000d80:	2300      	movs	r3, #0
 8000d82:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000d84:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8000d86:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000d88:	000b      	movs	r3, r1
 8000d8a:	0c1b      	lsrs	r3, r3, #16
 8000d8c:	0010      	movs	r0, r2
 8000d8e:	0400      	lsls	r0, r0, #16
 8000d90:	249c      	movs	r4, #156	; 0x9c
 8000d92:	193c      	adds	r4, r7, r4
 8000d94:	6020      	str	r0, [r4, #0]
 8000d96:	209c      	movs	r0, #156	; 0x9c
 8000d98:	1838      	adds	r0, r7, r0
 8000d9a:	6800      	ldr	r0, [r0, #0]
 8000d9c:	4318      	orrs	r0, r3
 8000d9e:	239c      	movs	r3, #156	; 0x9c
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	6018      	str	r0, [r3, #0]
 8000da4:	000b      	movs	r3, r1
 8000da6:	041b      	lsls	r3, r3, #16
 8000da8:	2298      	movs	r2, #152	; 0x98
 8000daa:	18ba      	adds	r2, r7, r2
 8000dac:	6013      	str	r3, [r2, #0]
 8000dae:	2380      	movs	r3, #128	; 0x80
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	0011      	movs	r1, r2
 8000db8:	2098      	movs	r0, #152	; 0x98
 8000dba:	1838      	adds	r0, r7, r0
 8000dbc:	6804      	ldr	r4, [r0, #0]
 8000dbe:	6845      	ldr	r5, [r0, #4]
 8000dc0:	0020      	movs	r0, r4
 8000dc2:	4301      	orrs	r1, r0
 8000dc4:	6739      	str	r1, [r7, #112]	; 0x70
 8000dc6:	002a      	movs	r2, r5
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	677b      	str	r3, [r7, #116]	; 0x74
 8000dcc:	23a8      	movs	r3, #168	; 0xa8
 8000dce:	18f3      	adds	r3, r6, r3
 8000dd0:	19db      	adds	r3, r3, r7
 8000dd2:	881b      	ldrh	r3, [r3, #0]
 8000dd4:	1cda      	adds	r2, r3, #3
 8000dd6:	4b66      	ldr	r3, [pc, #408]	; (8000f70 <Write_Code+0x3a8>)
 8000dd8:	5c9b      	ldrb	r3, [r3, r2]
 8000dda:	66bb      	str	r3, [r7, #104]	; 0x68
 8000ddc:	2300      	movs	r3, #0
 8000dde:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000de0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000de2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000de4:	0011      	movs	r1, r2
 8000de6:	0a09      	lsrs	r1, r1, #8
 8000de8:	6679      	str	r1, [r7, #100]	; 0x64
 8000dea:	0013      	movs	r3, r2
 8000dec:	061b      	lsls	r3, r3, #24
 8000dee:	663b      	str	r3, [r7, #96]	; 0x60
 8000df0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8000df2:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8000df4:	0004      	movs	r4, r0
 8000df6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000df8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000dfa:	0015      	movs	r5, r2
 8000dfc:	432c      	orrs	r4, r5
 8000dfe:	65bc      	str	r4, [r7, #88]	; 0x58
 8000e00:	4319      	orrs	r1, r3
 8000e02:	65f9      	str	r1, [r7, #92]	; 0x5c
        | ((uint64_t)Receive_Buffer[Data_index+4] << 32) | ((uint64_t)Receive_Buffer[Data_index+5] << 40) \
 8000e04:	23a8      	movs	r3, #168	; 0xa8
 8000e06:	18f3      	adds	r3, r6, r3
 8000e08:	19db      	adds	r3, r3, r7
 8000e0a:	881b      	ldrh	r3, [r3, #0]
 8000e0c:	1d1a      	adds	r2, r3, #4
 8000e0e:	4b58      	ldr	r3, [pc, #352]	; (8000f70 <Write_Code+0x3a8>)
 8000e10:	5c9b      	ldrb	r3, [r3, r2]
 8000e12:	653b      	str	r3, [r7, #80]	; 0x50
 8000e14:	2300      	movs	r3, #0
 8000e16:	657b      	str	r3, [r7, #84]	; 0x54
 8000e18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000e1a:	001b      	movs	r3, r3
 8000e1c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000e1e:	2300      	movs	r3, #0
 8000e20:	64bb      	str	r3, [r7, #72]	; 0x48
 8000e22:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8000e24:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000e26:	0004      	movs	r4, r0
 8000e28:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000e2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e2c:	0015      	movs	r5, r2
 8000e2e:	432c      	orrs	r4, r5
 8000e30:	643c      	str	r4, [r7, #64]	; 0x40
 8000e32:	4319      	orrs	r1, r3
 8000e34:	6479      	str	r1, [r7, #68]	; 0x44
 8000e36:	23a8      	movs	r3, #168	; 0xa8
 8000e38:	18f3      	adds	r3, r6, r3
 8000e3a:	19db      	adds	r3, r3, r7
 8000e3c:	881b      	ldrh	r3, [r3, #0]
 8000e3e:	1d5a      	adds	r2, r3, #5
 8000e40:	4b4b      	ldr	r3, [pc, #300]	; (8000f70 <Write_Code+0x3a8>)
 8000e42:	5c9b      	ldrb	r3, [r3, r2]
 8000e44:	63bb      	str	r3, [r7, #56]	; 0x38
 8000e46:	2300      	movs	r3, #0
 8000e48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e4c:	021b      	lsls	r3, r3, #8
 8000e4e:	637b      	str	r3, [r7, #52]	; 0x34
 8000e50:	2300      	movs	r3, #0
 8000e52:	633b      	str	r3, [r7, #48]	; 0x30
 8000e54:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8000e56:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8000e58:	0004      	movs	r4, r0
 8000e5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e5e:	0015      	movs	r5, r2
 8000e60:	432c      	orrs	r4, r5
 8000e62:	62bc      	str	r4, [r7, #40]	; 0x28
 8000e64:	4319      	orrs	r1, r3
 8000e66:	62f9      	str	r1, [r7, #44]	; 0x2c
        | ((uint64_t)Receive_Buffer[Data_index+6] << 48) | ((uint64_t)Receive_Buffer[Data_index+7] << 56);	
 8000e68:	23a8      	movs	r3, #168	; 0xa8
 8000e6a:	18f3      	adds	r3, r6, r3
 8000e6c:	19db      	adds	r3, r3, r7
 8000e6e:	881b      	ldrh	r3, [r3, #0]
 8000e70:	1d9a      	adds	r2, r3, #6
 8000e72:	4b3f      	ldr	r3, [pc, #252]	; (8000f70 <Write_Code+0x3a8>)
 8000e74:	5c9b      	ldrb	r3, [r3, r2]
 8000e76:	623b      	str	r3, [r7, #32]
 8000e78:	2300      	movs	r3, #0
 8000e7a:	627b      	str	r3, [r7, #36]	; 0x24
 8000e7c:	6a3b      	ldr	r3, [r7, #32]
 8000e7e:	041b      	lsls	r3, r3, #16
 8000e80:	61fb      	str	r3, [r7, #28]
 8000e82:	2300      	movs	r3, #0
 8000e84:	61bb      	str	r3, [r7, #24]
 8000e86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e88:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000e8a:	0004      	movs	r4, r0
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	0015      	movs	r5, r2
 8000e92:	432c      	orrs	r4, r5
 8000e94:	613c      	str	r4, [r7, #16]
 8000e96:	4319      	orrs	r1, r3
 8000e98:	6179      	str	r1, [r7, #20]
 8000e9a:	23a8      	movs	r3, #168	; 0xa8
 8000e9c:	18f3      	adds	r3, r6, r3
 8000e9e:	19db      	adds	r3, r3, r7
 8000ea0:	881b      	ldrh	r3, [r3, #0]
 8000ea2:	1dda      	adds	r2, r3, #7
 8000ea4:	4b32      	ldr	r3, [pc, #200]	; (8000f70 <Write_Code+0x3a8>)
 8000ea6:	5c9b      	ldrb	r3, [r3, r2]
 8000ea8:	60bb      	str	r3, [r7, #8]
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	061b      	lsls	r3, r3, #24
 8000eb2:	607b      	str	r3, [r7, #4]
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	603b      	str	r3, [r7, #0]
        Data = Receive_Buffer[Data_index] | ((uint64_t)Receive_Buffer[Data_index+1] << 8) \
 8000eb8:	693c      	ldr	r4, [r7, #16]
 8000eba:	697d      	ldr	r5, [r7, #20]
 8000ebc:	0023      	movs	r3, r4
 8000ebe:	6839      	ldr	r1, [r7, #0]
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	0008      	movs	r0, r1
 8000ec4:	4303      	orrs	r3, r0
 8000ec6:	20c8      	movs	r0, #200	; 0xc8
 8000ec8:	1838      	adds	r0, r7, r0
 8000eca:	6003      	str	r3, [r0, #0]
 8000ecc:	002b      	movs	r3, r5
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	22cc      	movs	r2, #204	; 0xcc
 8000ed2:	18ba      	adds	r2, r7, r2
 8000ed4:	6013      	str	r3, [r2, #0]

step_write:       
        FLASH_WaitForLastOperation(50);
 8000ed6:	2032      	movs	r0, #50	; 0x32
 8000ed8:	f000 fcb8 	bl	800184c <FLASH_WaitForLastOperation>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Add_Flash, Data) != HAL_OK)
 8000edc:	23c8      	movs	r3, #200	; 0xc8
 8000ede:	18fb      	adds	r3, r7, r3
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	21dc      	movs	r1, #220	; 0xdc
 8000ee6:	1879      	adds	r1, r7, r1
 8000ee8:	6809      	ldr	r1, [r1, #0]
 8000eea:	2001      	movs	r0, #1
 8000eec:	f000 fc1a 	bl	8001724 <HAL_FLASH_Program>
 8000ef0:	1e03      	subs	r3, r0, #0
 8000ef2:	d000      	beq.n	8000ef6 <Write_Code+0x32e>
        {
          goto step_write;
 8000ef4:	e7ef      	b.n	8000ed6 <Write_Code+0x30e>
        }			
        Add_Flash = Add_Flash + 8;
 8000ef6:	23dc      	movs	r3, #220	; 0xdc
 8000ef8:	18fb      	adds	r3, r7, r3
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	3308      	adds	r3, #8
 8000efe:	22dc      	movs	r2, #220	; 0xdc
 8000f00:	18ba      	adds	r2, r7, r2
 8000f02:	6013      	str	r3, [r2, #0]
        Data_index = Data_index + 8;        
 8000f04:	2332      	movs	r3, #50	; 0x32
 8000f06:	22a8      	movs	r2, #168	; 0xa8
 8000f08:	189a      	adds	r2, r3, r2
 8000f0a:	19d2      	adds	r2, r2, r7
 8000f0c:	21a8      	movs	r1, #168	; 0xa8
 8000f0e:	185b      	adds	r3, r3, r1
 8000f10:	19db      	adds	r3, r3, r7
 8000f12:	881b      	ldrh	r3, [r3, #0]
 8000f14:	3308      	adds	r3, #8
 8000f16:	8013      	strh	r3, [r2, #0]
      while (Add_Flash < end_add_flash) {
 8000f18:	23dc      	movs	r3, #220	; 0xdc
 8000f1a:	18fb      	adds	r3, r7, r3
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	23c0      	movs	r3, #192	; 0xc0
 8000f20:	18fb      	adds	r3, r7, r3
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d200      	bcs.n	8000f2a <Write_Code+0x362>
 8000f28:	e6dd      	b.n	8000ce6 <Write_Code+0x11e>
        //   while (1)
        //   {
        //   }
        // }
      }
      HAL_FLASH_Lock();  
 8000f2a:	f000 fc6d 	bl	8001808 <HAL_FLASH_Lock>
      FLASH_WaitForLastOperation(50);          
 8000f2e:	2032      	movs	r0, #50	; 0x32
 8000f30:	f000 fc8c 	bl	800184c <FLASH_WaitForLastOperation>
    }
    for (int i = 0; i < sizeof(Receive_Buffer); i++) {
 8000f34:	2300      	movs	r3, #0
 8000f36:	22d4      	movs	r2, #212	; 0xd4
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	6013      	str	r3, [r2, #0]
 8000f3c:	e00d      	b.n	8000f5a <Write_Code+0x392>
      Receive_Buffer[i] = 0;
 8000f3e:	4a0c      	ldr	r2, [pc, #48]	; (8000f70 <Write_Code+0x3a8>)
 8000f40:	23d4      	movs	r3, #212	; 0xd4
 8000f42:	18fb      	adds	r3, r7, r3
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	18d3      	adds	r3, r2, r3
 8000f48:	2200      	movs	r2, #0
 8000f4a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < sizeof(Receive_Buffer); i++) {
 8000f4c:	23d4      	movs	r3, #212	; 0xd4
 8000f4e:	18fb      	adds	r3, r7, r3
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	3301      	adds	r3, #1
 8000f54:	22d4      	movs	r2, #212	; 0xd4
 8000f56:	18ba      	adds	r2, r7, r2
 8000f58:	6013      	str	r3, [r2, #0]
 8000f5a:	23d4      	movs	r3, #212	; 0xd4
 8000f5c:	18fb      	adds	r3, r7, r3
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a07      	ldr	r2, [pc, #28]	; (8000f80 <Write_Code+0x3b8>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d9eb      	bls.n	8000f3e <Write_Code+0x376>
    }
    
}
 8000f66:	46c0      	nop			; (mov r8, r8)
 8000f68:	46c0      	nop			; (mov r8, r8)
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b039      	add	sp, #228	; 0xe4
 8000f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f70:	200000d8 	.word	0x200000d8
 8000f74:	40022000 	.word	0x40022000
 8000f78:	00003023 	.word	0x00003023
 8000f7c:	0000c3fb 	.word	0x0000c3fb
 8000f80:	00000807 	.word	0x00000807

08000f84 <iap_i2c>:

void iap_i2c(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  {
    //Tomas_Li_Test();//Just for Test
    // if ((HAL_GetTick() - bootloader_delay) >= 1000)
    //   Jump_APP();
    
    if (i2c_event == EVENT_OPCOD_NOTYET_READ)
 8000f88:	4b16      	ldr	r3, [pc, #88]	; (8000fe4 <iap_i2c+0x60>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d1fb      	bne.n	8000f88 <iap_i2c+0x4>
    {
      
      NVIC_DisableIRQ(I2C2_IRQn);
 8000f90:	2018      	movs	r0, #24
 8000f92:	f7ff fb95 	bl	80006c0 <__NVIC_DisableIRQ>
      i2c_event=NOEVENT;//changed the status
 8000f96:	4b13      	ldr	r3, [pc, #76]	; (8000fe4 <iap_i2c+0x60>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
      /* Read opcode */
      opcode = Receive_Buffer[0]; 
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <iap_i2c+0x64>)
 8000f9e:	781a      	ldrb	r2, [r3, #0]
 8000fa0:	4b12      	ldr	r3, [pc, #72]	; (8000fec <iap_i2c+0x68>)
 8000fa2:	701a      	strb	r2, [r3, #0]
      switch (opcode)
 8000fa4:	4b11      	ldr	r3, [pc, #68]	; (8000fec <iap_i2c+0x68>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b06      	cmp	r3, #6
 8000faa:	d002      	beq.n	8000fb2 <iap_i2c+0x2e>
 8000fac:	2b77      	cmp	r3, #119	; 0x77
 8000fae:	d003      	beq.n	8000fb8 <iap_i2c+0x34>
            Jump_APP();
            // HAL_NVIC_SystemReset();
            break;
          
          default:                  
          break;
 8000fb0:	e005      	b.n	8000fbe <iap_i2c+0x3a>
            Write_Code();                  
 8000fb2:	f7ff fe09 	bl	8000bc8 <Write_Code>
            break;
 8000fb6:	e002      	b.n	8000fbe <iap_i2c+0x3a>
            Jump_APP();
 8000fb8:	f7ff fdd2 	bl	8000b60 <Jump_APP>
            break;
 8000fbc:	46c0      	nop			; (mov r8, r8)
      }
      NVIC_EnableIRQ(I2C2_IRQn);            
 8000fbe:	2018      	movs	r0, #24
 8000fc0:	f7ff fb64 	bl	800068c <__NVIC_EnableIRQ>
      I2C2->CR1 |=I2C_CR1_ADDRIE;//Open address and Stop interrupt
 8000fc4:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <iap_i2c+0x6c>)
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <iap_i2c+0x6c>)
 8000fca:	2108      	movs	r1, #8
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	601a      	str	r2, [r3, #0]
      LL_I2C_Enable(I2C2);
 8000fd0:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <iap_i2c+0x6c>)
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f7ff fc54 	bl	8000880 <LL_I2C_Enable>
      LL_I2C_EnableIT_ADDR(I2C2);      
 8000fd8:	4b05      	ldr	r3, [pc, #20]	; (8000ff0 <iap_i2c+0x6c>)
 8000fda:	0018      	movs	r0, r3
 8000fdc:	f7ff fc6d 	bl	80008ba <LL_I2C_EnableIT_ADDR>
    if (i2c_event == EVENT_OPCOD_NOTYET_READ)
 8000fe0:	e7d2      	b.n	8000f88 <iap_i2c+0x4>
 8000fe2:	46c0      	nop			; (mov r8, r8)
 8000fe4:	200008e0 	.word	0x200008e0
 8000fe8:	200000d8 	.word	0x200000d8
 8000fec:	200008ec 	.word	0x200008ec
 8000ff0:	40005800 	.word	0x40005800

08000ff4 <iap_gpio_init>:
    }
  }
}

static void iap_gpio_init(void)
{  
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffa:	1d3b      	adds	r3, r7, #4
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	2314      	movs	r3, #20
 8001000:	001a      	movs	r2, r3
 8001002:	2100      	movs	r1, #0
 8001004:	f001 f9ec 	bl	80023e0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001008:	4b23      	ldr	r3, [pc, #140]	; (8001098 <iap_gpio_init+0xa4>)
 800100a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800100c:	4b22      	ldr	r3, [pc, #136]	; (8001098 <iap_gpio_init+0xa4>)
 800100e:	2101      	movs	r1, #1
 8001010:	430a      	orrs	r2, r1
 8001012:	635a      	str	r2, [r3, #52]	; 0x34
 8001014:	4b20      	ldr	r3, [pc, #128]	; (8001098 <iap_gpio_init+0xa4>)
 8001016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001018:	2201      	movs	r2, #1
 800101a:	4013      	ands	r3, r2
 800101c:	603b      	str	r3, [r7, #0]
 800101e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	0119      	lsls	r1, r3, #4
 8001024:	23a0      	movs	r3, #160	; 0xa0
 8001026:	05db      	lsls	r3, r3, #23
 8001028:	2200      	movs	r2, #0
 800102a:	0018      	movs	r0, r3
 800102c:	f000 fe84 	bl	8001d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001030:	2380      	movs	r3, #128	; 0x80
 8001032:	0159      	lsls	r1, r3, #5
 8001034:	23a0      	movs	r3, #160	; 0xa0
 8001036:	05db      	lsls	r3, r3, #23
 8001038:	2200      	movs	r2, #0
 800103a:	0018      	movs	r0, r3
 800103c:	f000 fe7c 	bl	8001d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	2280      	movs	r2, #128	; 0x80
 8001044:	0112      	lsls	r2, r2, #4
 8001046:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2200      	movs	r2, #0
 800104c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	2201      	movs	r2, #1
 8001052:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	2200      	movs	r2, #0
 8001058:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105a:	1d3a      	adds	r2, r7, #4
 800105c:	23a0      	movs	r3, #160	; 0xa0
 800105e:	05db      	lsls	r3, r3, #23
 8001060:	0011      	movs	r1, r2
 8001062:	0018      	movs	r0, r3
 8001064:	f000 fd04 	bl	8001a70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	2280      	movs	r2, #128	; 0x80
 800106c:	0152      	lsls	r2, r2, #5
 800106e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001070:	1d3b      	adds	r3, r7, #4
 8001072:	2200      	movs	r2, #0
 8001074:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001076:	1d3b      	adds	r3, r7, #4
 8001078:	2201      	movs	r2, #1
 800107a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	1d3b      	adds	r3, r7, #4
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);  
 8001082:	1d3a      	adds	r2, r7, #4
 8001084:	23a0      	movs	r3, #160	; 0xa0
 8001086:	05db      	lsls	r3, r3, #23
 8001088:	0011      	movs	r1, r2
 800108a:	0018      	movs	r0, r3
 800108c:	f000 fcf0 	bl	8001a70 <HAL_GPIO_Init>
}
 8001090:	46c0      	nop			; (mov r8, r8)
 8001092:	46bd      	mov	sp, r7
 8001094:	b006      	add	sp, #24
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40021000 	.word	0x40021000

0800109c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a0:	f000 f8d0 	bl	8001244 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010a4:	f000 f81a 	bl	80010dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a8:	f7ff f91c 	bl	80002e4 <MX_GPIO_Init>
  // MX_I2C2_Init();
  MX_CRC_Init();
 80010ac:	f7ff f8b8 	bl	8000220 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  iap_gpio_init();
 80010b0:	f7ff ffa0 	bl	8000ff4 <iap_gpio_init>

  LL_mDelay(300);
 80010b4:	2396      	movs	r3, #150	; 0x96
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	0018      	movs	r0, r3
 80010ba:	f001 f93b 	bl	8002334 <LL_mDelay>
  if (1) {
    MX_I2C2_Init();
 80010be:	f7ff fa55 	bl	800056c <MX_I2C2_Init>
    LL_I2C_Enable(I2C2);
 80010c2:	4b05      	ldr	r3, [pc, #20]	; (80010d8 <main+0x3c>)
 80010c4:	0018      	movs	r0, r3
 80010c6:	f7ff fbdb 	bl	8000880 <LL_I2C_Enable>
    LL_I2C_EnableIT_ADDR(I2C2);
 80010ca:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <main+0x3c>)
 80010cc:	0018      	movs	r0, r3
 80010ce:	f7ff fbf4 	bl	80008ba <LL_I2C_EnableIT_ADDR>
    // bootloader_delay = HAL_GetTick();
    iap_i2c();
 80010d2:	f7ff ff57 	bl	8000f84 <iap_i2c>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010d6:	e7fe      	b.n	80010d6 <main+0x3a>
 80010d8:	40005800 	.word	0x40005800

080010dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 80010e0:	2002      	movs	r0, #2
 80010e2:	f7ff fc17 	bl	8000914 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2)
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	f7ff fc28 	bl	800093c <LL_FLASH_GetLatency>
 80010ec:	0003      	movs	r3, r0
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d1fa      	bne.n	80010e8 <SystemClock_Config+0xc>
  {
  }

  /* HSI configuration and activation */
  LL_RCC_HSI_Enable();
 80010f2:	f7ff fb07 	bl	8000704 <LL_RCC_HSI_Enable>
  while(LL_RCC_HSI_IsReady() != 1)
 80010f6:	46c0      	nop			; (mov r8, r8)
 80010f8:	f7ff fb12 	bl	8000720 <LL_RCC_HSI_IsReady>
 80010fc:	0003      	movs	r3, r0
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d1fa      	bne.n	80010f8 <SystemClock_Config+0x1c>
  {
  }

  /* Main PLL configuration and activation */
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_1, 8, LL_RCC_PLLR_DIV_2);
 8001102:	2380      	movs	r3, #128	; 0x80
 8001104:	059b      	lsls	r3, r3, #22
 8001106:	2208      	movs	r2, #8
 8001108:	2100      	movs	r1, #0
 800110a:	2002      	movs	r0, #2
 800110c:	f7ff fb8a 	bl	8000824 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001110:	f7ff fb66 	bl	80007e0 <LL_RCC_PLL_Enable>
  LL_RCC_PLL_EnableDomain_SYS();
 8001114:	f7ff fba6 	bl	8000864 <LL_RCC_PLL_EnableDomain_SYS>
  while(LL_RCC_PLL_IsReady() != 1)
 8001118:	46c0      	nop			; (mov r8, r8)
 800111a:	f7ff fb6f 	bl	80007fc <LL_RCC_PLL_IsReady>
 800111e:	0003      	movs	r3, r0
 8001120:	2b01      	cmp	r3, #1
 8001122:	d1fa      	bne.n	800111a <SystemClock_Config+0x3e>
  {
  }

  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001124:	2000      	movs	r0, #0
 8001126:	f7ff fb2f 	bl	8000788 <LL_RCC_SetAHBPrescaler>

  /* Sysclk activation on the main PLL */
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800112a:	2002      	movs	r0, #2
 800112c:	f7ff fb0c 	bl	8000748 <LL_RCC_SetSysClkSource>
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001130:	46c0      	nop			; (mov r8, r8)
 8001132:	f7ff fb1d 	bl	8000770 <LL_RCC_GetSysClkSource>
 8001136:	0003      	movs	r3, r0
 8001138:	2b10      	cmp	r3, #16
 800113a:	d1fa      	bne.n	8001132 <SystemClock_Config+0x56>
  {
  }

  /* Set APB1 prescaler*/
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800113c:	2000      	movs	r0, #0
 800113e:	f7ff fb39 	bl	80007b4 <LL_RCC_SetAPB1Prescaler>
  /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  LL_SetSystemCoreClock(64000000);
 8001142:	4b07      	ldr	r3, [pc, #28]	; (8001160 <SystemClock_Config+0x84>)
 8001144:	0018      	movs	r0, r3
 8001146:	f001 f919 	bl	800237c <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 800114a:	2003      	movs	r0, #3
 800114c:	f000 f8c6 	bl	80012dc <HAL_InitTick>
 8001150:	1e03      	subs	r3, r0, #0
 8001152:	d001      	beq.n	8001158 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001154:	f000 f806 	bl	8001164 <Error_Handler>
  }
}
 8001158:	46c0      	nop			; (mov r8, r8)
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	03d09000 	.word	0x03d09000

08001164 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001168:	b672      	cpsid	i
}
 800116a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800116c:	e7fe      	b.n	800116c <Error_Handler+0x8>
	...

08001170 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001176:	4b0f      	ldr	r3, [pc, #60]	; (80011b4 <HAL_MspInit+0x44>)
 8001178:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800117a:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <HAL_MspInit+0x44>)
 800117c:	2101      	movs	r1, #1
 800117e:	430a      	orrs	r2, r1
 8001180:	641a      	str	r2, [r3, #64]	; 0x40
 8001182:	4b0c      	ldr	r3, [pc, #48]	; (80011b4 <HAL_MspInit+0x44>)
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001186:	2201      	movs	r2, #1
 8001188:	4013      	ands	r3, r2
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800118e:	4b09      	ldr	r3, [pc, #36]	; (80011b4 <HAL_MspInit+0x44>)
 8001190:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001192:	4b08      	ldr	r3, [pc, #32]	; (80011b4 <HAL_MspInit+0x44>)
 8001194:	2180      	movs	r1, #128	; 0x80
 8001196:	0549      	lsls	r1, r1, #21
 8001198:	430a      	orrs	r2, r1
 800119a:	63da      	str	r2, [r3, #60]	; 0x3c
 800119c:	4b05      	ldr	r3, [pc, #20]	; (80011b4 <HAL_MspInit+0x44>)
 800119e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	055b      	lsls	r3, r3, #21
 80011a4:	4013      	ands	r3, r2
 80011a6:	603b      	str	r3, [r7, #0]
 80011a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b002      	add	sp, #8
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	40021000 	.word	0x40021000

080011b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011bc:	e7fe      	b.n	80011bc <NMI_Handler+0x4>

080011be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c2:	e7fe      	b.n	80011c2 <HardFault_Handler+0x4>

080011c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80011c8:	46c0      	nop			; (mov r8, r8)
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011dc:	f000 f8c8 	bl	8001370 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011e0:	46c0      	nop			; (mov r8, r8)
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011f0:	480d      	ldr	r0, [pc, #52]	; (8001228 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80011f4:	f7ff fff7 	bl	80011e6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011f8:	480c      	ldr	r0, [pc, #48]	; (800122c <LoopForever+0x6>)
  ldr r1, =_edata
 80011fa:	490d      	ldr	r1, [pc, #52]	; (8001230 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011fc:	4a0d      	ldr	r2, [pc, #52]	; (8001234 <LoopForever+0xe>)
  movs r3, #0
 80011fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001200:	e002      	b.n	8001208 <LoopCopyDataInit>

08001202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001206:	3304      	adds	r3, #4

08001208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800120c:	d3f9      	bcc.n	8001202 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800120e:	4a0a      	ldr	r2, [pc, #40]	; (8001238 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001210:	4c0a      	ldr	r4, [pc, #40]	; (800123c <LoopForever+0x16>)
  movs r3, #0
 8001212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001214:	e001      	b.n	800121a <LoopFillZerobss>

08001216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001218:	3204      	adds	r2, #4

0800121a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800121c:	d3fb      	bcc.n	8001216 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800121e:	f001 f8bb 	bl	8002398 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001222:	f7ff ff3b 	bl	800109c <main>

08001226 <LoopForever>:

LoopForever:
  b LoopForever
 8001226:	e7fe      	b.n	8001226 <LoopForever>
  ldr   r0, =_estack
 8001228:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800122c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001230:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8001234:	08002420 	.word	0x08002420
  ldr r2, =_sbss
 8001238:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 800123c:	20000910 	.word	0x20000910

08001240 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001240:	e7fe      	b.n	8001240 <ADC1_IRQHandler>
	...

08001244 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800124a:	1dfb      	adds	r3, r7, #7
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001250:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <HAL_Init+0x3c>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	4b0a      	ldr	r3, [pc, #40]	; (8001280 <HAL_Init+0x3c>)
 8001256:	2180      	movs	r1, #128	; 0x80
 8001258:	0049      	lsls	r1, r1, #1
 800125a:	430a      	orrs	r2, r1
 800125c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800125e:	2003      	movs	r0, #3
 8001260:	f000 f83c 	bl	80012dc <HAL_InitTick>
 8001264:	1e03      	subs	r3, r0, #0
 8001266:	d003      	beq.n	8001270 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001268:	1dfb      	adds	r3, r7, #7
 800126a:	2201      	movs	r2, #1
 800126c:	701a      	strb	r2, [r3, #0]
 800126e:	e001      	b.n	8001274 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001270:	f7ff ff7e 	bl	8001170 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001274:	1dfb      	adds	r3, r7, #7
 8001276:	781b      	ldrb	r3, [r3, #0]
}
 8001278:	0018      	movs	r0, r3
 800127a:	46bd      	mov	sp, r7
 800127c:	b002      	add	sp, #8
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40022000 	.word	0x40022000

08001284 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the source of time base.
  * @note   This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001288:	4b10      	ldr	r3, [pc, #64]	; (80012cc <HAL_DeInit+0x48>)
 800128a:	2201      	movs	r2, #1
 800128c:	4252      	negs	r2, r2
 800128e:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_RCC_APB1_RELEASE_RESET();
 8001290:	4b0e      	ldr	r3, [pc, #56]	; (80012cc <HAL_DeInit+0x48>)
 8001292:	2200      	movs	r2, #0
 8001294:	62da      	str	r2, [r3, #44]	; 0x2c

  __HAL_RCC_APB2_FORCE_RESET();
 8001296:	4b0d      	ldr	r3, [pc, #52]	; (80012cc <HAL_DeInit+0x48>)
 8001298:	2201      	movs	r2, #1
 800129a:	4252      	negs	r2, r2
 800129c:	631a      	str	r2, [r3, #48]	; 0x30
  __HAL_RCC_APB2_RELEASE_RESET();
 800129e:	4b0b      	ldr	r3, [pc, #44]	; (80012cc <HAL_DeInit+0x48>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	631a      	str	r2, [r3, #48]	; 0x30

  __HAL_RCC_AHB_FORCE_RESET();
 80012a4:	4b09      	ldr	r3, [pc, #36]	; (80012cc <HAL_DeInit+0x48>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	4252      	negs	r2, r2
 80012aa:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_RCC_AHB_RELEASE_RESET();
 80012ac:	4b07      	ldr	r3, [pc, #28]	; (80012cc <HAL_DeInit+0x48>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	629a      	str	r2, [r3, #40]	; 0x28

  __HAL_RCC_IOP_FORCE_RESET();
 80012b2:	4b06      	ldr	r3, [pc, #24]	; (80012cc <HAL_DeInit+0x48>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	4252      	negs	r2, r2
 80012b8:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_IOP_RELEASE_RESET();
 80012ba:	4b04      	ldr	r3, [pc, #16]	; (80012cc <HAL_DeInit+0x48>)
 80012bc:	2200      	movs	r2, #0
 80012be:	625a      	str	r2, [r3, #36]	; 0x24

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80012c0:	f000 f806 	bl	80012d0 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	0018      	movs	r0, r3
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40021000 	.word	0x40021000

080012d0 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 80012d4:	46c0      	nop			; (mov r8, r8)
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012e4:	230f      	movs	r3, #15
 80012e6:	18fb      	adds	r3, r7, r3
 80012e8:	2200      	movs	r2, #0
 80012ea:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80012ec:	4b1d      	ldr	r3, [pc, #116]	; (8001364 <HAL_InitTick+0x88>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d02b      	beq.n	800134c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80012f4:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <HAL_InitTick+0x8c>)
 80012f6:	681c      	ldr	r4, [r3, #0]
 80012f8:	4b1a      	ldr	r3, [pc, #104]	; (8001364 <HAL_InitTick+0x88>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	0019      	movs	r1, r3
 80012fe:	23fa      	movs	r3, #250	; 0xfa
 8001300:	0098      	lsls	r0, r3, #2
 8001302:	f7fe ff01 	bl	8000108 <__udivsi3>
 8001306:	0003      	movs	r3, r0
 8001308:	0019      	movs	r1, r3
 800130a:	0020      	movs	r0, r4
 800130c:	f7fe fefc 	bl	8000108 <__udivsi3>
 8001310:	0003      	movs	r3, r0
 8001312:	0018      	movs	r0, r3
 8001314:	f000 f8ef 	bl	80014f6 <HAL_SYSTICK_Config>
 8001318:	1e03      	subs	r3, r0, #0
 800131a:	d112      	bne.n	8001342 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b03      	cmp	r3, #3
 8001320:	d80a      	bhi.n	8001338 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001322:	6879      	ldr	r1, [r7, #4]
 8001324:	2301      	movs	r3, #1
 8001326:	425b      	negs	r3, r3
 8001328:	2200      	movs	r2, #0
 800132a:	0018      	movs	r0, r3
 800132c:	f000 f8ce 	bl	80014cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001330:	4b0e      	ldr	r3, [pc, #56]	; (800136c <HAL_InitTick+0x90>)
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	e00d      	b.n	8001354 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001338:	230f      	movs	r3, #15
 800133a:	18fb      	adds	r3, r7, r3
 800133c:	2201      	movs	r2, #1
 800133e:	701a      	strb	r2, [r3, #0]
 8001340:	e008      	b.n	8001354 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001342:	230f      	movs	r3, #15
 8001344:	18fb      	adds	r3, r7, r3
 8001346:	2201      	movs	r2, #1
 8001348:	701a      	strb	r2, [r3, #0]
 800134a:	e003      	b.n	8001354 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800134c:	230f      	movs	r3, #15
 800134e:	18fb      	adds	r3, r7, r3
 8001350:	2201      	movs	r2, #1
 8001352:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001354:	230f      	movs	r3, #15
 8001356:	18fb      	adds	r3, r7, r3
 8001358:	781b      	ldrb	r3, [r3, #0]
}
 800135a:	0018      	movs	r0, r3
 800135c:	46bd      	mov	sp, r7
 800135e:	b005      	add	sp, #20
 8001360:	bd90      	pop	{r4, r7, pc}
 8001362:	46c0      	nop			; (mov r8, r8)
 8001364:	20000008 	.word	0x20000008
 8001368:	20000000 	.word	0x20000000
 800136c:	20000004 	.word	0x20000004

08001370 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001374:	4b05      	ldr	r3, [pc, #20]	; (800138c <HAL_IncTick+0x1c>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	001a      	movs	r2, r3
 800137a:	4b05      	ldr	r3, [pc, #20]	; (8001390 <HAL_IncTick+0x20>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	18d2      	adds	r2, r2, r3
 8001380:	4b03      	ldr	r3, [pc, #12]	; (8001390 <HAL_IncTick+0x20>)
 8001382:	601a      	str	r2, [r3, #0]
}
 8001384:	46c0      	nop			; (mov r8, r8)
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	46c0      	nop			; (mov r8, r8)
 800138c:	20000008 	.word	0x20000008
 8001390:	200008f0 	.word	0x200008f0

08001394 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  return uwTick;
 8001398:	4b02      	ldr	r3, [pc, #8]	; (80013a4 <HAL_GetTick+0x10>)
 800139a:	681b      	ldr	r3, [r3, #0]
}
 800139c:	0018      	movs	r0, r3
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	46c0      	nop			; (mov r8, r8)
 80013a4:	200008f0 	.word	0x200008f0

080013a8 <__NVIC_SetPriority>:
{
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	0002      	movs	r2, r0
 80013b0:	6039      	str	r1, [r7, #0]
 80013b2:	1dfb      	adds	r3, r7, #7
 80013b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013b6:	1dfb      	adds	r3, r7, #7
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b7f      	cmp	r3, #127	; 0x7f
 80013bc:	d828      	bhi.n	8001410 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013be:	4a2f      	ldr	r2, [pc, #188]	; (800147c <__NVIC_SetPriority+0xd4>)
 80013c0:	1dfb      	adds	r3, r7, #7
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	b25b      	sxtb	r3, r3
 80013c6:	089b      	lsrs	r3, r3, #2
 80013c8:	33c0      	adds	r3, #192	; 0xc0
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	589b      	ldr	r3, [r3, r2]
 80013ce:	1dfa      	adds	r2, r7, #7
 80013d0:	7812      	ldrb	r2, [r2, #0]
 80013d2:	0011      	movs	r1, r2
 80013d4:	2203      	movs	r2, #3
 80013d6:	400a      	ands	r2, r1
 80013d8:	00d2      	lsls	r2, r2, #3
 80013da:	21ff      	movs	r1, #255	; 0xff
 80013dc:	4091      	lsls	r1, r2
 80013de:	000a      	movs	r2, r1
 80013e0:	43d2      	mvns	r2, r2
 80013e2:	401a      	ands	r2, r3
 80013e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	019b      	lsls	r3, r3, #6
 80013ea:	22ff      	movs	r2, #255	; 0xff
 80013ec:	401a      	ands	r2, r3
 80013ee:	1dfb      	adds	r3, r7, #7
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	0018      	movs	r0, r3
 80013f4:	2303      	movs	r3, #3
 80013f6:	4003      	ands	r3, r0
 80013f8:	00db      	lsls	r3, r3, #3
 80013fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013fc:	481f      	ldr	r0, [pc, #124]	; (800147c <__NVIC_SetPriority+0xd4>)
 80013fe:	1dfb      	adds	r3, r7, #7
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	b25b      	sxtb	r3, r3
 8001404:	089b      	lsrs	r3, r3, #2
 8001406:	430a      	orrs	r2, r1
 8001408:	33c0      	adds	r3, #192	; 0xc0
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	501a      	str	r2, [r3, r0]
}
 800140e:	e031      	b.n	8001474 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001410:	4a1b      	ldr	r2, [pc, #108]	; (8001480 <__NVIC_SetPriority+0xd8>)
 8001412:	1dfb      	adds	r3, r7, #7
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	0019      	movs	r1, r3
 8001418:	230f      	movs	r3, #15
 800141a:	400b      	ands	r3, r1
 800141c:	3b08      	subs	r3, #8
 800141e:	089b      	lsrs	r3, r3, #2
 8001420:	3306      	adds	r3, #6
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	18d3      	adds	r3, r2, r3
 8001426:	3304      	adds	r3, #4
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	1dfa      	adds	r2, r7, #7
 800142c:	7812      	ldrb	r2, [r2, #0]
 800142e:	0011      	movs	r1, r2
 8001430:	2203      	movs	r2, #3
 8001432:	400a      	ands	r2, r1
 8001434:	00d2      	lsls	r2, r2, #3
 8001436:	21ff      	movs	r1, #255	; 0xff
 8001438:	4091      	lsls	r1, r2
 800143a:	000a      	movs	r2, r1
 800143c:	43d2      	mvns	r2, r2
 800143e:	401a      	ands	r2, r3
 8001440:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	019b      	lsls	r3, r3, #6
 8001446:	22ff      	movs	r2, #255	; 0xff
 8001448:	401a      	ands	r2, r3
 800144a:	1dfb      	adds	r3, r7, #7
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	0018      	movs	r0, r3
 8001450:	2303      	movs	r3, #3
 8001452:	4003      	ands	r3, r0
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001458:	4809      	ldr	r0, [pc, #36]	; (8001480 <__NVIC_SetPriority+0xd8>)
 800145a:	1dfb      	adds	r3, r7, #7
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	001c      	movs	r4, r3
 8001460:	230f      	movs	r3, #15
 8001462:	4023      	ands	r3, r4
 8001464:	3b08      	subs	r3, #8
 8001466:	089b      	lsrs	r3, r3, #2
 8001468:	430a      	orrs	r2, r1
 800146a:	3306      	adds	r3, #6
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	18c3      	adds	r3, r0, r3
 8001470:	3304      	adds	r3, #4
 8001472:	601a      	str	r2, [r3, #0]
}
 8001474:	46c0      	nop			; (mov r8, r8)
 8001476:	46bd      	mov	sp, r7
 8001478:	b003      	add	sp, #12
 800147a:	bd90      	pop	{r4, r7, pc}
 800147c:	e000e100 	.word	0xe000e100
 8001480:	e000ed00 	.word	0xe000ed00

08001484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	1e5a      	subs	r2, r3, #1
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	045b      	lsls	r3, r3, #17
 8001494:	429a      	cmp	r2, r3
 8001496:	d301      	bcc.n	800149c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001498:	2301      	movs	r3, #1
 800149a:	e010      	b.n	80014be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800149c:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <SysTick_Config+0x44>)
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	3a01      	subs	r2, #1
 80014a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014a4:	2301      	movs	r3, #1
 80014a6:	425b      	negs	r3, r3
 80014a8:	2103      	movs	r1, #3
 80014aa:	0018      	movs	r0, r3
 80014ac:	f7ff ff7c 	bl	80013a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014b0:	4b05      	ldr	r3, [pc, #20]	; (80014c8 <SysTick_Config+0x44>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014b6:	4b04      	ldr	r3, [pc, #16]	; (80014c8 <SysTick_Config+0x44>)
 80014b8:	2207      	movs	r2, #7
 80014ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014bc:	2300      	movs	r3, #0
}
 80014be:	0018      	movs	r0, r3
 80014c0:	46bd      	mov	sp, r7
 80014c2:	b002      	add	sp, #8
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	46c0      	nop			; (mov r8, r8)
 80014c8:	e000e010 	.word	0xe000e010

080014cc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60b9      	str	r1, [r7, #8]
 80014d4:	607a      	str	r2, [r7, #4]
 80014d6:	210f      	movs	r1, #15
 80014d8:	187b      	adds	r3, r7, r1
 80014da:	1c02      	adds	r2, r0, #0
 80014dc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	187b      	adds	r3, r7, r1
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	b25b      	sxtb	r3, r3
 80014e6:	0011      	movs	r1, r2
 80014e8:	0018      	movs	r0, r3
 80014ea:	f7ff ff5d 	bl	80013a8 <__NVIC_SetPriority>
}
 80014ee:	46c0      	nop			; (mov r8, r8)
 80014f0:	46bd      	mov	sp, r7
 80014f2:	b004      	add	sp, #16
 80014f4:	bd80      	pop	{r7, pc}

080014f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b082      	sub	sp, #8
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	0018      	movs	r0, r3
 8001502:	f7ff ffbf 	bl	8001484 <SysTick_Config>
 8001506:	0003      	movs	r3, r0
}
 8001508:	0018      	movs	r0, r3
 800150a:	46bd      	mov	sp, r7
 800150c:	b002      	add	sp, #8
 800150e:	bd80      	pop	{r7, pc}

08001510 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d101      	bne.n	8001522 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e056      	b.n	80015d0 <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	7f5b      	ldrb	r3, [r3, #29]
 8001526:	b2db      	uxtb	r3, r3
 8001528:	2b00      	cmp	r3, #0
 800152a:	d106      	bne.n	800153a <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	0018      	movs	r0, r3
 8001536:	f7fe fe9b 	bl	8000270 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2202      	movs	r2, #2
 800153e:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	791b      	ldrb	r3, [r3, #4]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d10c      	bne.n	8001562 <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a22      	ldr	r2, [pc, #136]	; (80015d8 <HAL_CRC_Init+0xc8>)
 800154e:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	689a      	ldr	r2, [r3, #8]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2118      	movs	r1, #24
 800155c:	438a      	bics	r2, r1
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	e00b      	b.n	800157a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6899      	ldr	r1, [r3, #8]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	68da      	ldr	r2, [r3, #12]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	0018      	movs	r0, r3
 800156e:	f000 f863 	bl	8001638 <HAL_CRCEx_Polynomial_Set>
 8001572:	1e03      	subs	r3, r0, #0
 8001574:	d001      	beq.n	800157a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e02a      	b.n	80015d0 <HAL_CRC_Init+0xc0>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	795b      	ldrb	r3, [r3, #5]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d105      	bne.n	800158e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2201      	movs	r2, #1
 8001588:	4252      	negs	r2, r2
 800158a:	611a      	str	r2, [r3, #16]
 800158c:	e004      	b.n	8001598 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	6912      	ldr	r2, [r2, #16]
 8001596:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	2260      	movs	r2, #96	; 0x60
 80015a0:	4393      	bics	r3, r2
 80015a2:	0019      	movs	r1, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	695a      	ldr	r2, [r3, #20]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	430a      	orrs	r2, r1
 80015ae:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	2280      	movs	r2, #128	; 0x80
 80015b8:	4393      	bics	r3, r2
 80015ba:	0019      	movs	r1, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	699a      	ldr	r2, [r3, #24]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	430a      	orrs	r2, r1
 80015c6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2201      	movs	r2, #1
 80015cc:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	0018      	movs	r0, r3
 80015d2:	46bd      	mov	sp, r7
 80015d4:	b002      	add	sp, #8
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	04c11db7 	.word	0x04c11db7

080015dc <HAL_CRC_DeInit>:
  * @brief  DeInitialize the CRC peripheral.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d101      	bne.n	80015ee <HAL_CRC_DeInit+0x12>
  {
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e020      	b.n	8001630 <HAL_CRC_DeInit+0x54>

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  /* Check the CRC peripheral state */
  if (hcrc->State == HAL_CRC_STATE_BUSY)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	7f5b      	ldrb	r3, [r3, #29]
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d101      	bne.n	80015fc <HAL_CRC_DeInit+0x20>
  {
    return HAL_BUSY;
 80015f8:	2302      	movs	r3, #2
 80015fa:	e019      	b.n	8001630 <HAL_CRC_DeInit+0x54>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2202      	movs	r2, #2
 8001600:	775a      	strb	r2, [r3, #29]

  /* Reset CRC calculation unit */
  __HAL_CRC_DR_RESET(hcrc);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	689a      	ldr	r2, [r3, #8]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2101      	movs	r1, #1
 800160e:	430a      	orrs	r2, r1
 8001610:	609a      	str	r2, [r3, #8]

  /* Reset IDR register content */
  CLEAR_REG(hcrc->Instance->IDR);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2200      	movs	r2, #0
 8001618:	605a      	str	r2, [r3, #4]

  /* DeInit the low level hardware */
  HAL_CRC_MspDeInit(hcrc);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	0018      	movs	r0, r3
 800161e:	f7fe fe47 	bl	80002b0 <HAL_CRC_MspDeInit>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_RESET;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	775a      	strb	r2, [r3, #29]

  /* Process unlocked */
  __HAL_UNLOCK(hcrc);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	771a      	strb	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 800162e:	2300      	movs	r3, #0
}
 8001630:	0018      	movs	r0, r3
 8001632:	46bd      	mov	sp, r7
 8001634:	b002      	add	sp, #8
 8001636:	bd80      	pop	{r7, pc}

08001638 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001644:	2117      	movs	r1, #23
 8001646:	187b      	adds	r3, r7, r1
 8001648:	2200      	movs	r2, #0
 800164a:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800164c:	231f      	movs	r3, #31
 800164e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	2201      	movs	r2, #1
 8001654:	4013      	ands	r3, r2
 8001656:	d103      	bne.n	8001660 <HAL_CRCEx_Polynomial_Set+0x28>
  {
    status =  HAL_ERROR;
 8001658:	187b      	adds	r3, r7, r1
 800165a:	2201      	movs	r2, #1
 800165c:	701a      	strb	r2, [r3, #0]
 800165e:	e045      	b.n	80016ec <HAL_CRCEx_Polynomial_Set+0xb4>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001660:	46c0      	nop			; (mov r8, r8)
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1e5a      	subs	r2, r3, #1
 8001666:	613a      	str	r2, [r7, #16]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d008      	beq.n	800167e <HAL_CRCEx_Polynomial_Set+0x46>
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	221f      	movs	r2, #31
 8001670:	4013      	ands	r3, r2
 8001672:	68ba      	ldr	r2, [r7, #8]
 8001674:	40da      	lsrs	r2, r3
 8001676:	0013      	movs	r3, r2
 8001678:	2201      	movs	r2, #1
 800167a:	4013      	ands	r3, r2
 800167c:	d0f1      	beq.n	8001662 <HAL_CRCEx_Polynomial_Set+0x2a>
    {
    }

    switch (PolyLength)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2b18      	cmp	r3, #24
 8001682:	d00f      	beq.n	80016a4 <HAL_CRCEx_Polynomial_Set+0x6c>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2b18      	cmp	r3, #24
 8001688:	d824      	bhi.n	80016d4 <HAL_CRCEx_Polynomial_Set+0x9c>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2b10      	cmp	r3, #16
 800168e:	d011      	beq.n	80016b4 <HAL_CRCEx_Polynomial_Set+0x7c>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2b10      	cmp	r3, #16
 8001694:	d81e      	bhi.n	80016d4 <HAL_CRCEx_Polynomial_Set+0x9c>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d020      	beq.n	80016de <HAL_CRCEx_Polynomial_Set+0xa6>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2b08      	cmp	r3, #8
 80016a0:	d010      	beq.n	80016c4 <HAL_CRCEx_Polynomial_Set+0x8c>
 80016a2:	e017      	b.n	80016d4 <HAL_CRCEx_Polynomial_Set+0x9c>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	2b06      	cmp	r3, #6
 80016a8:	d91b      	bls.n	80016e2 <HAL_CRCEx_Polynomial_Set+0xaa>
        {
          status =   HAL_ERROR;
 80016aa:	2317      	movs	r3, #23
 80016ac:	18fb      	adds	r3, r7, r3
 80016ae:	2201      	movs	r2, #1
 80016b0:	701a      	strb	r2, [r3, #0]
        }
        break;
 80016b2:	e016      	b.n	80016e2 <HAL_CRCEx_Polynomial_Set+0xaa>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	2b07      	cmp	r3, #7
 80016b8:	d915      	bls.n	80016e6 <HAL_CRCEx_Polynomial_Set+0xae>
        {
          status =   HAL_ERROR;
 80016ba:	2317      	movs	r3, #23
 80016bc:	18fb      	adds	r3, r7, r3
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]
        }
        break;
 80016c2:	e010      	b.n	80016e6 <HAL_CRCEx_Polynomial_Set+0xae>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	2b0f      	cmp	r3, #15
 80016c8:	d90f      	bls.n	80016ea <HAL_CRCEx_Polynomial_Set+0xb2>
        {
          status =   HAL_ERROR;
 80016ca:	2317      	movs	r3, #23
 80016cc:	18fb      	adds	r3, r7, r3
 80016ce:	2201      	movs	r2, #1
 80016d0:	701a      	strb	r2, [r3, #0]
        }
        break;
 80016d2:	e00a      	b.n	80016ea <HAL_CRCEx_Polynomial_Set+0xb2>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80016d4:	2317      	movs	r3, #23
 80016d6:	18fb      	adds	r3, r7, r3
 80016d8:	2201      	movs	r2, #1
 80016da:	701a      	strb	r2, [r3, #0]
        break;
 80016dc:	e006      	b.n	80016ec <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	e004      	b.n	80016ec <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	e002      	b.n	80016ec <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 80016e6:	46c0      	nop			; (mov r8, r8)
 80016e8:	e000      	b.n	80016ec <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 80016ea:	46c0      	nop			; (mov r8, r8)
    }
  }
  if (status == HAL_OK)
 80016ec:	2317      	movs	r3, #23
 80016ee:	18fb      	adds	r3, r7, r3
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d10e      	bne.n	8001714 <HAL_CRCEx_Polynomial_Set+0xdc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	68ba      	ldr	r2, [r7, #8]
 80016fc:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	2218      	movs	r2, #24
 8001706:	4393      	bics	r3, r2
 8001708:	0019      	movs	r1, r3
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	430a      	orrs	r2, r1
 8001712:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001714:	2317      	movs	r3, #23
 8001716:	18fb      	adds	r3, r7, r3
 8001718:	781b      	ldrb	r3, [r3, #0]
}
 800171a:	0018      	movs	r0, r3
 800171c:	46bd      	mov	sp, r7
 800171e:	b006      	add	sp, #24
 8001720:	bd80      	pop	{r7, pc}
	...

08001724 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001724:	b5b0      	push	{r4, r5, r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af00      	add	r7, sp, #0
 800172a:	60f8      	str	r0, [r7, #12]
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	603a      	str	r2, [r7, #0]
 8001730:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001732:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <HAL_FLASH_Program+0x94>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d101      	bne.n	800173e <HAL_FLASH_Program+0x1a>
 800173a:	2302      	movs	r3, #2
 800173c:	e038      	b.n	80017b0 <HAL_FLASH_Program+0x8c>
 800173e:	4b1e      	ldr	r3, [pc, #120]	; (80017b8 <HAL_FLASH_Program+0x94>)
 8001740:	2201      	movs	r2, #1
 8001742:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001744:	4b1c      	ldr	r3, [pc, #112]	; (80017b8 <HAL_FLASH_Program+0x94>)
 8001746:	2200      	movs	r2, #0
 8001748:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800174a:	2517      	movs	r5, #23
 800174c:	197c      	adds	r4, r7, r5
 800174e:	23fa      	movs	r3, #250	; 0xfa
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	0018      	movs	r0, r3
 8001754:	f000 f87a 	bl	800184c <FLASH_WaitForLastOperation>
 8001758:	0003      	movs	r3, r0
 800175a:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800175c:	197b      	adds	r3, r7, r5
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d11f      	bne.n	80017a4 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d106      	bne.n	8001778 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	68b9      	ldr	r1, [r7, #8]
 8001770:	0008      	movs	r0, r1
 8001772:	f000 f8b9 	bl	80018e8 <FLASH_Program_DoubleWord>
 8001776:	e005      	b.n	8001784 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	0011      	movs	r1, r2
 800177e:	0018      	movs	r0, r3
 8001780:	f000 fe42 	bl	8002408 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001784:	2317      	movs	r3, #23
 8001786:	18fc      	adds	r4, r7, r3
 8001788:	23fa      	movs	r3, #250	; 0xfa
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	0018      	movs	r0, r3
 800178e:	f000 f85d 	bl	800184c <FLASH_WaitForLastOperation>
 8001792:	0003      	movs	r3, r0
 8001794:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8001796:	4b09      	ldr	r3, [pc, #36]	; (80017bc <HAL_FLASH_Program+0x98>)
 8001798:	695a      	ldr	r2, [r3, #20]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	43d9      	mvns	r1, r3
 800179e:	4b07      	ldr	r3, [pc, #28]	; (80017bc <HAL_FLASH_Program+0x98>)
 80017a0:	400a      	ands	r2, r1
 80017a2:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80017a4:	4b04      	ldr	r3, [pc, #16]	; (80017b8 <HAL_FLASH_Program+0x94>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80017aa:	2317      	movs	r3, #23
 80017ac:	18fb      	adds	r3, r7, r3
 80017ae:	781b      	ldrb	r3, [r3, #0]
}
 80017b0:	0018      	movs	r0, r3
 80017b2:	46bd      	mov	sp, r7
 80017b4:	b006      	add	sp, #24
 80017b6:	bdb0      	pop	{r4, r5, r7, pc}
 80017b8:	200008f4 	.word	0x200008f4
 80017bc:	40022000 	.word	0x40022000

080017c0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80017c6:	1dfb      	adds	r3, r7, #7
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 80017cc:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <HAL_FLASH_Unlock+0x3c>)
 80017ce:	695b      	ldr	r3, [r3, #20]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	da0c      	bge.n	80017ee <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <HAL_FLASH_Unlock+0x3c>)
 80017d6:	4a0a      	ldr	r2, [pc, #40]	; (8001800 <HAL_FLASH_Unlock+0x40>)
 80017d8:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80017da:	4b08      	ldr	r3, [pc, #32]	; (80017fc <HAL_FLASH_Unlock+0x3c>)
 80017dc:	4a09      	ldr	r2, [pc, #36]	; (8001804 <HAL_FLASH_Unlock+0x44>)
 80017de:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <HAL_FLASH_Unlock+0x3c>)
 80017e2:	695b      	ldr	r3, [r3, #20]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	da02      	bge.n	80017ee <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 80017e8:	1dfb      	adds	r3, r7, #7
 80017ea:	2201      	movs	r2, #1
 80017ec:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80017ee:	1dfb      	adds	r3, r7, #7
 80017f0:	781b      	ldrb	r3, [r3, #0]
}
 80017f2:	0018      	movs	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	b002      	add	sp, #8
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	46c0      	nop			; (mov r8, r8)
 80017fc:	40022000 	.word	0x40022000
 8001800:	45670123 	.word	0x45670123
 8001804:	cdef89ab 	.word	0xcdef89ab

08001808 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800180e:	1dfb      	adds	r3, r7, #7
 8001810:	2201      	movs	r2, #1
 8001812:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001814:	23fa      	movs	r3, #250	; 0xfa
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	0018      	movs	r0, r3
 800181a:	f000 f817 	bl	800184c <FLASH_WaitForLastOperation>

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800181e:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <HAL_FLASH_Lock+0x40>)
 8001820:	695a      	ldr	r2, [r3, #20]
 8001822:	4b09      	ldr	r3, [pc, #36]	; (8001848 <HAL_FLASH_Lock+0x40>)
 8001824:	2180      	movs	r1, #128	; 0x80
 8001826:	0609      	lsls	r1, r1, #24
 8001828:	430a      	orrs	r2, r1
 800182a:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <HAL_FLASH_Lock+0x40>)
 800182e:	695b      	ldr	r3, [r3, #20]
 8001830:	2b00      	cmp	r3, #0
 8001832:	da02      	bge.n	800183a <HAL_FLASH_Lock+0x32>
  {
    status = HAL_OK;
 8001834:	1dfb      	adds	r3, r7, #7
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800183a:	1dfb      	adds	r3, r7, #7
 800183c:	781b      	ldrb	r3, [r3, #0]
}
 800183e:	0018      	movs	r0, r3
 8001840:	46bd      	mov	sp, r7
 8001842:	b002      	add	sp, #8
 8001844:	bd80      	pop	{r7, pc}
 8001846:	46c0      	nop			; (mov r8, r8)
 8001848:	40022000 	.word	0x40022000

0800184c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8001854:	f7ff fd9e 	bl	8001394 <HAL_GetTick>
 8001858:	0003      	movs	r3, r0
 800185a:	60fb      	str	r3, [r7, #12]
     flag will be set */

#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
#else
  error = FLASH_SR_BSY1;
 800185c:	2380      	movs	r3, #128	; 0x80
 800185e:	025b      	lsls	r3, r3, #9
 8001860:	60bb      	str	r3, [r7, #8]
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 8001862:	e00c      	b.n	800187e <FLASH_WaitForLastOperation+0x32>
  {
    if(Timeout != HAL_MAX_DELAY)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	3301      	adds	r3, #1
 8001868:	d009      	beq.n	800187e <FLASH_WaitForLastOperation+0x32>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800186a:	f7ff fd93 	bl	8001394 <HAL_GetTick>
 800186e:	0002      	movs	r2, r0
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	429a      	cmp	r2, r3
 8001878:	d801      	bhi.n	800187e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e028      	b.n	80018d0 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & error) != 0x00U)
 800187e:	4b16      	ldr	r3, [pc, #88]	; (80018d8 <FLASH_WaitForLastOperation+0x8c>)
 8001880:	691b      	ldr	r3, [r3, #16]
 8001882:	68ba      	ldr	r2, [r7, #8]
 8001884:	4013      	ands	r3, r2
 8001886:	d1ed      	bne.n	8001864 <FLASH_WaitForLastOperation+0x18>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8001888:	4b13      	ldr	r3, [pc, #76]	; (80018d8 <FLASH_WaitForLastOperation+0x8c>)
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	4a13      	ldr	r2, [pc, #76]	; (80018dc <FLASH_WaitForLastOperation+0x90>)
 800188e:	4013      	ands	r3, r2
 8001890:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 8001892:	4b11      	ldr	r3, [pc, #68]	; (80018d8 <FLASH_WaitForLastOperation+0x8c>)
 8001894:	4a12      	ldr	r2, [pc, #72]	; (80018e0 <FLASH_WaitForLastOperation+0x94>)
 8001896:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d011      	beq.n	80018c2 <FLASH_WaitForLastOperation+0x76>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 800189e:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <FLASH_WaitForLastOperation+0x98>)
 80018a0:	68ba      	ldr	r2, [r7, #8]
 80018a2:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e013      	b.n	80018d0 <FLASH_WaitForLastOperation+0x84>
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
  {
    if(Timeout != HAL_MAX_DELAY)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3301      	adds	r3, #1
 80018ac:	d009      	beq.n	80018c2 <FLASH_WaitForLastOperation+0x76>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 80018ae:	f7ff fd71 	bl	8001394 <HAL_GetTick>
 80018b2:	0002      	movs	r2, r0
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	687a      	ldr	r2, [r7, #4]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d801      	bhi.n	80018c2 <FLASH_WaitForLastOperation+0x76>
      {
        return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e006      	b.n	80018d0 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80018c2:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <FLASH_WaitForLastOperation+0x8c>)
 80018c4:	691a      	ldr	r2, [r3, #16]
 80018c6:	2380      	movs	r3, #128	; 0x80
 80018c8:	02db      	lsls	r3, r3, #11
 80018ca:	4013      	ands	r3, r2
 80018cc:	d1ec      	bne.n	80018a8 <FLASH_WaitForLastOperation+0x5c>
      }
    }
  }

  return HAL_OK;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	0018      	movs	r0, r3
 80018d2:	46bd      	mov	sp, r7
 80018d4:	b004      	add	sp, #16
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40022000 	.word	0x40022000
 80018dc:	0000c3fa 	.word	0x0000c3fa
 80018e0:	0000c3fb 	.word	0x0000c3fb
 80018e4:	200008f4 	.word	0x200008f4

080018e8 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80018e8:	b5b0      	push	{r4, r5, r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	603a      	str	r2, [r7, #0]
 80018f2:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80018f4:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <FLASH_Program_DoubleWord+0x3c>)
 80018f6:	695a      	ldr	r2, [r3, #20]
 80018f8:	4b0a      	ldr	r3, [pc, #40]	; (8001924 <FLASH_Program_DoubleWord+0x3c>)
 80018fa:	2101      	movs	r1, #1
 80018fc:	430a      	orrs	r2, r1
 80018fe:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001906:	f3bf 8f6f 	isb	sy
}
 800190a:	46c0      	nop			; (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	001c      	movs	r4, r3
 8001910:	2300      	movs	r3, #0
 8001912:	001d      	movs	r5, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	3304      	adds	r3, #4
 8001918:	0022      	movs	r2, r4
 800191a:	601a      	str	r2, [r3, #0]
}
 800191c:	46c0      	nop			; (mov r8, r8)
 800191e:	46bd      	mov	sp, r7
 8001920:	b004      	add	sp, #16
 8001922:	bdb0      	pop	{r4, r5, r7, pc}
 8001924:	40022000 	.word	0x40022000

08001928 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001928:	b5b0      	push	{r4, r5, r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001932:	4b35      	ldr	r3, [pc, #212]	; (8001a08 <HAL_FLASHEx_Erase+0xe0>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d101      	bne.n	800193e <HAL_FLASHEx_Erase+0x16>
 800193a:	2302      	movs	r3, #2
 800193c:	e05f      	b.n	80019fe <HAL_FLASHEx_Erase+0xd6>
 800193e:	4b32      	ldr	r3, [pc, #200]	; (8001a08 <HAL_FLASHEx_Erase+0xe0>)
 8001940:	2201      	movs	r2, #1
 8001942:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001944:	4b30      	ldr	r3, [pc, #192]	; (8001a08 <HAL_FLASHEx_Erase+0xe0>)
 8001946:	2200      	movs	r2, #0
 8001948:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800194a:	250f      	movs	r5, #15
 800194c:	197c      	adds	r4, r7, r5
 800194e:	23fa      	movs	r3, #250	; 0xfa
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	0018      	movs	r0, r3
 8001954:	f7ff ff7a 	bl	800184c <FLASH_WaitForLastOperation>
 8001958:	0003      	movs	r3, r0
 800195a:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800195c:	002c      	movs	r4, r5
 800195e:	193b      	adds	r3, r7, r4
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d145      	bne.n	80019f2 <HAL_FLASHEx_Erase+0xca>
  {
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2204      	movs	r2, #4
 800196a:	605a      	str	r2, [r3, #4]
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2b04      	cmp	r3, #4
 8001972:	d10d      	bne.n	8001990 <HAL_FLASHEx_Erase+0x68>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	0018      	movs	r0, r3
 800197a:	f000 f849 	bl	8001a10 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800197e:	193c      	adds	r4, r7, r4
 8001980:	23fa      	movs	r3, #250	; 0xfa
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	0018      	movs	r0, r3
 8001986:	f7ff ff61 	bl	800184c <FLASH_WaitForLastOperation>
 800198a:	0003      	movs	r3, r0
 800198c:	7023      	strb	r3, [r4, #0]
 800198e:	e030      	b.n	80019f2 <HAL_FLASHEx_Erase+0xca>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	2201      	movs	r2, #1
 8001994:	4252      	negs	r2, r2
 8001996:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	e01a      	b.n	80019d6 <HAL_FLASHEx_Erase+0xae>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	68ba      	ldr	r2, [r7, #8]
 80019a6:	0011      	movs	r1, r2
 80019a8:	0018      	movs	r0, r3
 80019aa:	f000 f845 	bl	8001a38 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80019ae:	250f      	movs	r5, #15
 80019b0:	197c      	adds	r4, r7, r5
 80019b2:	23fa      	movs	r3, #250	; 0xfa
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	0018      	movs	r0, r3
 80019b8:	f7ff ff48 	bl	800184c <FLASH_WaitForLastOperation>
 80019bc:	0003      	movs	r3, r0
 80019be:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 80019c0:	197b      	adds	r3, r7, r5
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d003      	beq.n	80019d0 <HAL_FLASHEx_Erase+0xa8>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	601a      	str	r2, [r3, #0]
          break;
 80019ce:	e00a      	b.n	80019e6 <HAL_FLASHEx_Erase+0xbe>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	3301      	adds	r3, #1
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	689a      	ldr	r2, [r3, #8]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	18d3      	adds	r3, r2, r3
 80019e0:	68ba      	ldr	r2, [r7, #8]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d3dc      	bcc.n	80019a0 <HAL_FLASHEx_Erase+0x78>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80019e6:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <HAL_FLASHEx_Erase+0xe4>)
 80019e8:	695a      	ldr	r2, [r3, #20]
 80019ea:	4b08      	ldr	r3, [pc, #32]	; (8001a0c <HAL_FLASHEx_Erase+0xe4>)
 80019ec:	2102      	movs	r1, #2
 80019ee:	438a      	bics	r2, r1
 80019f0:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80019f2:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <HAL_FLASHEx_Erase+0xe0>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80019f8:	230f      	movs	r3, #15
 80019fa:	18fb      	adds	r3, r7, r3
 80019fc:	781b      	ldrb	r3, [r3, #0]
}
 80019fe:	0018      	movs	r0, r3
 8001a00:	46bd      	mov	sp, r7
 8001a02:	b004      	add	sp, #16
 8001a04:	bdb0      	pop	{r4, r5, r7, pc}
 8001a06:	46c0      	nop			; (mov r8, r8)
 8001a08:	200008f4 	.word	0x200008f4
 8001a0c:	40022000 	.word	0x40022000

08001a10 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 8001a18:	4b06      	ldr	r3, [pc, #24]	; (8001a34 <FLASH_MassErase+0x24>)
 8001a1a:	695a      	ldr	r2, [r3, #20]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	431a      	orrs	r2, r3
 8001a20:	4b04      	ldr	r3, [pc, #16]	; (8001a34 <FLASH_MassErase+0x24>)
 8001a22:	2180      	movs	r1, #128	; 0x80
 8001a24:	0249      	lsls	r1, r1, #9
 8001a26:	430a      	orrs	r2, r1
 8001a28:	615a      	str	r2, [r3, #20]
}
 8001a2a:	46c0      	nop			; (mov r8, r8)
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	b002      	add	sp, #8
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	46c0      	nop			; (mov r8, r8)
 8001a34:	40022000 	.word	0x40022000

08001a38 <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8001a42:	4b08      	ldr	r3, [pc, #32]	; (8001a64 <FLASH_PageErase+0x2c>)
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	4a08      	ldr	r2, [pc, #32]	; (8001a68 <FLASH_PageErase+0x30>)
 8001a48:	4013      	ands	r3, r2
 8001a4a:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	00da      	lsls	r2, r3, #3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	431a      	orrs	r2, r3
 8001a54:	4b03      	ldr	r3, [pc, #12]	; (8001a64 <FLASH_PageErase+0x2c>)
 8001a56:	4905      	ldr	r1, [pc, #20]	; (8001a6c <FLASH_PageErase+0x34>)
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	615a      	str	r2, [r3, #20]
}
 8001a5c:	46c0      	nop			; (mov r8, r8)
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	b004      	add	sp, #16
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40022000 	.word	0x40022000
 8001a68:	ffffe007 	.word	0xffffe007
 8001a6c:	00010002 	.word	0x00010002

08001a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a7e:	e147      	b.n	8001d10 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2101      	movs	r1, #1
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	4091      	lsls	r1, r2
 8001a8a:	000a      	movs	r2, r1
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d100      	bne.n	8001a98 <HAL_GPIO_Init+0x28>
 8001a96:	e138      	b.n	8001d0a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	2203      	movs	r2, #3
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d005      	beq.n	8001ab0 <HAL_GPIO_Init+0x40>
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	2203      	movs	r2, #3
 8001aaa:	4013      	ands	r3, r2
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d130      	bne.n	8001b12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	2203      	movs	r2, #3
 8001abc:	409a      	lsls	r2, r3
 8001abe:	0013      	movs	r3, r2
 8001ac0:	43da      	mvns	r2, r3
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	68da      	ldr	r2, [r3, #12]
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	409a      	lsls	r2, r3
 8001ad2:	0013      	movs	r3, r2
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	409a      	lsls	r2, r3
 8001aec:	0013      	movs	r3, r2
 8001aee:	43da      	mvns	r2, r3
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	4013      	ands	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	091b      	lsrs	r3, r3, #4
 8001afc:	2201      	movs	r2, #1
 8001afe:	401a      	ands	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	409a      	lsls	r2, r3
 8001b04:	0013      	movs	r3, r2
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	2203      	movs	r2, #3
 8001b18:	4013      	ands	r3, r2
 8001b1a:	2b03      	cmp	r3, #3
 8001b1c:	d017      	beq.n	8001b4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	2203      	movs	r2, #3
 8001b2a:	409a      	lsls	r2, r3
 8001b2c:	0013      	movs	r3, r2
 8001b2e:	43da      	mvns	r2, r3
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	4013      	ands	r3, r2
 8001b34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	689a      	ldr	r2, [r3, #8]
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	409a      	lsls	r2, r3
 8001b40:	0013      	movs	r3, r2
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	2203      	movs	r2, #3
 8001b54:	4013      	ands	r3, r2
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d123      	bne.n	8001ba2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	08da      	lsrs	r2, r3, #3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	3208      	adds	r2, #8
 8001b62:	0092      	lsls	r2, r2, #2
 8001b64:	58d3      	ldr	r3, [r2, r3]
 8001b66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	2207      	movs	r2, #7
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	220f      	movs	r2, #15
 8001b72:	409a      	lsls	r2, r3
 8001b74:	0013      	movs	r3, r2
 8001b76:	43da      	mvns	r2, r3
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	691a      	ldr	r2, [r3, #16]
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	2107      	movs	r1, #7
 8001b86:	400b      	ands	r3, r1
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	0013      	movs	r3, r2
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	08da      	lsrs	r2, r3, #3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3208      	adds	r2, #8
 8001b9c:	0092      	lsls	r2, r2, #2
 8001b9e:	6939      	ldr	r1, [r7, #16]
 8001ba0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	2203      	movs	r2, #3
 8001bae:	409a      	lsls	r2, r3
 8001bb0:	0013      	movs	r3, r2
 8001bb2:	43da      	mvns	r2, r3
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	2203      	movs	r2, #3
 8001bc0:	401a      	ands	r2, r3
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	0013      	movs	r3, r2
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685a      	ldr	r2, [r3, #4]
 8001bda:	23c0      	movs	r3, #192	; 0xc0
 8001bdc:	029b      	lsls	r3, r3, #10
 8001bde:	4013      	ands	r3, r2
 8001be0:	d100      	bne.n	8001be4 <HAL_GPIO_Init+0x174>
 8001be2:	e092      	b.n	8001d0a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001be4:	4a50      	ldr	r2, [pc, #320]	; (8001d28 <HAL_GPIO_Init+0x2b8>)
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	089b      	lsrs	r3, r3, #2
 8001bea:	3318      	adds	r3, #24
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	589b      	ldr	r3, [r3, r2]
 8001bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	2203      	movs	r2, #3
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	00db      	lsls	r3, r3, #3
 8001bfa:	220f      	movs	r2, #15
 8001bfc:	409a      	lsls	r2, r3
 8001bfe:	0013      	movs	r3, r2
 8001c00:	43da      	mvns	r2, r3
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	4013      	ands	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	23a0      	movs	r3, #160	; 0xa0
 8001c0c:	05db      	lsls	r3, r3, #23
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d013      	beq.n	8001c3a <HAL_GPIO_Init+0x1ca>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a45      	ldr	r2, [pc, #276]	; (8001d2c <HAL_GPIO_Init+0x2bc>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d00d      	beq.n	8001c36 <HAL_GPIO_Init+0x1c6>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a44      	ldr	r2, [pc, #272]	; (8001d30 <HAL_GPIO_Init+0x2c0>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d007      	beq.n	8001c32 <HAL_GPIO_Init+0x1c2>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a43      	ldr	r2, [pc, #268]	; (8001d34 <HAL_GPIO_Init+0x2c4>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d101      	bne.n	8001c2e <HAL_GPIO_Init+0x1be>
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e006      	b.n	8001c3c <HAL_GPIO_Init+0x1cc>
 8001c2e:	2305      	movs	r3, #5
 8001c30:	e004      	b.n	8001c3c <HAL_GPIO_Init+0x1cc>
 8001c32:	2302      	movs	r3, #2
 8001c34:	e002      	b.n	8001c3c <HAL_GPIO_Init+0x1cc>
 8001c36:	2301      	movs	r3, #1
 8001c38:	e000      	b.n	8001c3c <HAL_GPIO_Init+0x1cc>
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	697a      	ldr	r2, [r7, #20]
 8001c3e:	2103      	movs	r1, #3
 8001c40:	400a      	ands	r2, r1
 8001c42:	00d2      	lsls	r2, r2, #3
 8001c44:	4093      	lsls	r3, r2
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001c4c:	4936      	ldr	r1, [pc, #216]	; (8001d28 <HAL_GPIO_Init+0x2b8>)
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	089b      	lsrs	r3, r3, #2
 8001c52:	3318      	adds	r3, #24
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c5a:	4b33      	ldr	r3, [pc, #204]	; (8001d28 <HAL_GPIO_Init+0x2b8>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	43da      	mvns	r2, r3
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	4013      	ands	r3, r2
 8001c68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685a      	ldr	r2, [r3, #4]
 8001c6e:	2380      	movs	r3, #128	; 0x80
 8001c70:	035b      	lsls	r3, r3, #13
 8001c72:	4013      	ands	r3, r2
 8001c74:	d003      	beq.n	8001c7e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c7e:	4b2a      	ldr	r3, [pc, #168]	; (8001d28 <HAL_GPIO_Init+0x2b8>)
 8001c80:	693a      	ldr	r2, [r7, #16]
 8001c82:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001c84:	4b28      	ldr	r3, [pc, #160]	; (8001d28 <HAL_GPIO_Init+0x2b8>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	43da      	mvns	r2, r3
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	4013      	ands	r3, r2
 8001c92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685a      	ldr	r2, [r3, #4]
 8001c98:	2380      	movs	r3, #128	; 0x80
 8001c9a:	039b      	lsls	r3, r3, #14
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	d003      	beq.n	8001ca8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ca8:	4b1f      	ldr	r3, [pc, #124]	; (8001d28 <HAL_GPIO_Init+0x2b8>)
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001cae:	4a1e      	ldr	r2, [pc, #120]	; (8001d28 <HAL_GPIO_Init+0x2b8>)
 8001cb0:	2384      	movs	r3, #132	; 0x84
 8001cb2:	58d3      	ldr	r3, [r2, r3]
 8001cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	43da      	mvns	r2, r3
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	2380      	movs	r3, #128	; 0x80
 8001cc6:	029b      	lsls	r3, r3, #10
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d003      	beq.n	8001cd4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001cd4:	4914      	ldr	r1, [pc, #80]	; (8001d28 <HAL_GPIO_Init+0x2b8>)
 8001cd6:	2284      	movs	r2, #132	; 0x84
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001cdc:	4a12      	ldr	r2, [pc, #72]	; (8001d28 <HAL_GPIO_Init+0x2b8>)
 8001cde:	2380      	movs	r3, #128	; 0x80
 8001ce0:	58d3      	ldr	r3, [r2, r3]
 8001ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	43da      	mvns	r2, r3
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	4013      	ands	r3, r2
 8001cec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	685a      	ldr	r2, [r3, #4]
 8001cf2:	2380      	movs	r3, #128	; 0x80
 8001cf4:	025b      	lsls	r3, r3, #9
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d003      	beq.n	8001d02 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d02:	4909      	ldr	r1, [pc, #36]	; (8001d28 <HAL_GPIO_Init+0x2b8>)
 8001d04:	2280      	movs	r2, #128	; 0x80
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	40da      	lsrs	r2, r3
 8001d18:	1e13      	subs	r3, r2, #0
 8001d1a:	d000      	beq.n	8001d1e <HAL_GPIO_Init+0x2ae>
 8001d1c:	e6b0      	b.n	8001a80 <HAL_GPIO_Init+0x10>
  }
}
 8001d1e:	46c0      	nop			; (mov r8, r8)
 8001d20:	46c0      	nop			; (mov r8, r8)
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b006      	add	sp, #24
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40021800 	.word	0x40021800
 8001d2c:	50000400 	.word	0x50000400
 8001d30:	50000800 	.word	0x50000800
 8001d34:	50000c00 	.word	0x50000c00

08001d38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	0008      	movs	r0, r1
 8001d42:	0011      	movs	r1, r2
 8001d44:	1cbb      	adds	r3, r7, #2
 8001d46:	1c02      	adds	r2, r0, #0
 8001d48:	801a      	strh	r2, [r3, #0]
 8001d4a:	1c7b      	adds	r3, r7, #1
 8001d4c:	1c0a      	adds	r2, r1, #0
 8001d4e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d50:	1c7b      	adds	r3, r7, #1
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d004      	beq.n	8001d62 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d58:	1cbb      	adds	r3, r7, #2
 8001d5a:	881a      	ldrh	r2, [r3, #0]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d60:	e003      	b.n	8001d6a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d62:	1cbb      	adds	r3, r7, #2
 8001d64:	881a      	ldrh	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d6a:	46c0      	nop			; (mov r8, r8)
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	b002      	add	sp, #8
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b084      	sub	sp, #16
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	60f8      	str	r0, [r7, #12]
 8001d7a:	60b9      	str	r1, [r7, #8]
 8001d7c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6819      	ldr	r1, [r3, #0]
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	435b      	muls	r3, r3
 8001d86:	001a      	movs	r2, r3
 8001d88:	0013      	movs	r3, r2
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	189b      	adds	r3, r3, r2
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	400b      	ands	r3, r1
 8001d92:	001a      	movs	r2, r3
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	435b      	muls	r3, r3
 8001d98:	6879      	ldr	r1, [r7, #4]
 8001d9a:	434b      	muls	r3, r1
 8001d9c:	431a      	orrs	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	601a      	str	r2, [r3, #0]
}
 8001da2:	46c0      	nop			; (mov r8, r8)
 8001da4:	46bd      	mov	sp, r7
 8001da6:	b004      	add	sp, #16
 8001da8:	bd80      	pop	{r7, pc}

08001daa <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b084      	sub	sp, #16
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	60f8      	str	r0, [r7, #12]
 8001db2:	60b9      	str	r1, [r7, #8]
 8001db4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	68ba      	ldr	r2, [r7, #8]
 8001dbc:	43d2      	mvns	r2, r2
 8001dbe:	401a      	ands	r2, r3
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	6879      	ldr	r1, [r7, #4]
 8001dc4:	434b      	muls	r3, r1
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	605a      	str	r2, [r3, #4]
}
 8001dcc:	46c0      	nop			; (mov r8, r8)
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	b004      	add	sp, #16
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6899      	ldr	r1, [r3, #8]
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	435b      	muls	r3, r3
 8001de8:	001a      	movs	r2, r3
 8001dea:	0013      	movs	r3, r2
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	189b      	adds	r3, r3, r2
 8001df0:	43db      	mvns	r3, r3
 8001df2:	400b      	ands	r3, r1
 8001df4:	001a      	movs	r2, r3
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	435b      	muls	r3, r3
 8001dfa:	6879      	ldr	r1, [r7, #4]
 8001dfc:	434b      	muls	r3, r1
 8001dfe:	431a      	orrs	r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	609a      	str	r2, [r3, #8]
}
 8001e04:	46c0      	nop			; (mov r8, r8)
 8001e06:	46bd      	mov	sp, r7
 8001e08:	b004      	add	sp, #16
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	68d9      	ldr	r1, [r3, #12]
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	435b      	muls	r3, r3
 8001e20:	001a      	movs	r2, r3
 8001e22:	0013      	movs	r3, r2
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	189b      	adds	r3, r3, r2
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	400b      	ands	r3, r1
 8001e2c:	001a      	movs	r2, r3
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	435b      	muls	r3, r3
 8001e32:	6879      	ldr	r1, [r7, #4]
 8001e34:	434b      	muls	r3, r1
 8001e36:	431a      	orrs	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	60da      	str	r2, [r3, #12]
}
 8001e3c:	46c0      	nop			; (mov r8, r8)
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	b004      	add	sp, #16
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6a19      	ldr	r1, [r3, #32]
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	435b      	muls	r3, r3
 8001e58:	68ba      	ldr	r2, [r7, #8]
 8001e5a:	4353      	muls	r3, r2
 8001e5c:	68ba      	ldr	r2, [r7, #8]
 8001e5e:	435a      	muls	r2, r3
 8001e60:	0013      	movs	r3, r2
 8001e62:	011b      	lsls	r3, r3, #4
 8001e64:	1a9b      	subs	r3, r3, r2
 8001e66:	43db      	mvns	r3, r3
 8001e68:	400b      	ands	r3, r1
 8001e6a:	001a      	movs	r2, r3
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	435b      	muls	r3, r3
 8001e70:	68b9      	ldr	r1, [r7, #8]
 8001e72:	434b      	muls	r3, r1
 8001e74:	68b9      	ldr	r1, [r7, #8]
 8001e76:	434b      	muls	r3, r1
 8001e78:	6879      	ldr	r1, [r7, #4]
 8001e7a:	434b      	muls	r3, r1
 8001e7c:	431a      	orrs	r2, r3
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	46bd      	mov	sp, r7
 8001e86:	b004      	add	sp, #16
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b084      	sub	sp, #16
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	60f8      	str	r0, [r7, #12]
 8001e92:	60b9      	str	r1, [r7, #8]
 8001e94:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	0a1b      	lsrs	r3, r3, #8
 8001e9e:	68ba      	ldr	r2, [r7, #8]
 8001ea0:	0a12      	lsrs	r2, r2, #8
 8001ea2:	4353      	muls	r3, r2
 8001ea4:	68ba      	ldr	r2, [r7, #8]
 8001ea6:	0a12      	lsrs	r2, r2, #8
 8001ea8:	4353      	muls	r3, r2
 8001eaa:	68ba      	ldr	r2, [r7, #8]
 8001eac:	0a12      	lsrs	r2, r2, #8
 8001eae:	435a      	muls	r2, r3
 8001eb0:	0013      	movs	r3, r2
 8001eb2:	011b      	lsls	r3, r3, #4
 8001eb4:	1a9b      	subs	r3, r3, r2
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	400b      	ands	r3, r1
 8001eba:	001a      	movs	r2, r3
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	0a1b      	lsrs	r3, r3, #8
 8001ec0:	68b9      	ldr	r1, [r7, #8]
 8001ec2:	0a09      	lsrs	r1, r1, #8
 8001ec4:	434b      	muls	r3, r1
 8001ec6:	68b9      	ldr	r1, [r7, #8]
 8001ec8:	0a09      	lsrs	r1, r1, #8
 8001eca:	434b      	muls	r3, r1
 8001ecc:	68b9      	ldr	r1, [r7, #8]
 8001ece:	0a09      	lsrs	r1, r1, #8
 8001ed0:	434b      	muls	r3, r1
 8001ed2:	6879      	ldr	r1, [r7, #4]
 8001ed4:	434b      	muls	r3, r1
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	625a      	str	r2, [r3, #36]	; 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 8001edc:	46c0      	nop			; (mov r8, r8)
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	b004      	add	sp, #16
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001ef2:	e047      	b.n	8001f84 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2101      	movs	r1, #1
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	4091      	lsls	r1, r2
 8001efe:	000a      	movs	r2, r1
 8001f00:	4013      	ands	r3, r2
 8001f02:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d039      	beq.n	8001f7e <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d003      	beq.n	8001f1a <LL_GPIO_Init+0x36>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d10d      	bne.n	8001f36 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	68b9      	ldr	r1, [r7, #8]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	0018      	movs	r0, r3
 8001f24:	f7ff ff56 	bl	8001dd4 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	68da      	ldr	r2, [r3, #12]
 8001f2c:	68b9      	ldr	r1, [r7, #8]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	0018      	movs	r0, r3
 8001f32:	f7ff ff3a 	bl	8001daa <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	691a      	ldr	r2, [r3, #16]
 8001f3a:	68b9      	ldr	r1, [r7, #8]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	0018      	movs	r0, r3
 8001f40:	f7ff ff64 	bl	8001e0c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d111      	bne.n	8001f70 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	2bff      	cmp	r3, #255	; 0xff
 8001f50:	d807      	bhi.n	8001f62 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	695a      	ldr	r2, [r3, #20]
 8001f56:	68b9      	ldr	r1, [r7, #8]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f7ff ff72 	bl	8001e44 <LL_GPIO_SetAFPin_0_7>
 8001f60:	e006      	b.n	8001f70 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	695a      	ldr	r2, [r3, #20]
 8001f66:	68b9      	ldr	r1, [r7, #8]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	0018      	movs	r0, r3
 8001f6c:	f7ff ff8d 	bl	8001e8a <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	68b9      	ldr	r1, [r7, #8]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	0018      	movs	r0, r3
 8001f7a:	f7ff fefa 	bl	8001d72 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	3301      	adds	r3, #1
 8001f82:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	40da      	lsrs	r2, r3
 8001f8c:	1e13      	subs	r3, r2, #0
 8001f8e:	d1b1      	bne.n	8001ef4 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	0018      	movs	r0, r3
 8001f94:	46bd      	mov	sp, r7
 8001f96:	b004      	add	sp, #16
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <LL_I2C_Enable>:
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b082      	sub	sp, #8
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	601a      	str	r2, [r3, #0]
}
 8001fae:	46c0      	nop			; (mov r8, r8)
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	b002      	add	sp, #8
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <LL_I2C_Disable>:
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b082      	sub	sp, #8
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	4393      	bics	r3, r2
 8001fc6:	001a      	movs	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	601a      	str	r2, [r3, #0]
}
 8001fcc:	46c0      	nop			; (mov r8, r8)
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	b002      	add	sp, #8
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <LL_I2C_ConfigFilters>:
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a06      	ldr	r2, [pc, #24]	; (8002000 <LL_I2C_ConfigFilters+0x2c>)
 8001fe6:	401a      	ands	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	0219      	lsls	r1, r3, #8
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	430b      	orrs	r3, r1
 8001ff0:	431a      	orrs	r2, r3
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	601a      	str	r2, [r3, #0]
}
 8001ff6:	46c0      	nop			; (mov r8, r8)
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b004      	add	sp, #16
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	ffffe0ff 	.word	0xffffe0ff

08002004 <LL_I2C_SetOwnAddress1>:
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	0adb      	lsrs	r3, r3, #11
 8002016:	02da      	lsls	r2, r3, #11
 8002018:	68b9      	ldr	r1, [r7, #8]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	430b      	orrs	r3, r1
 800201e:	431a      	orrs	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	609a      	str	r2, [r3, #8]
}
 8002024:	46c0      	nop			; (mov r8, r8)
 8002026:	46bd      	mov	sp, r7
 8002028:	b004      	add	sp, #16
 800202a:	bd80      	pop	{r7, pc}

0800202c <LL_I2C_EnableOwnAddress1>:
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	2280      	movs	r2, #128	; 0x80
 800203a:	0212      	lsls	r2, r2, #8
 800203c:	431a      	orrs	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	609a      	str	r2, [r3, #8]
}
 8002042:	46c0      	nop			; (mov r8, r8)
 8002044:	46bd      	mov	sp, r7
 8002046:	b002      	add	sp, #8
 8002048:	bd80      	pop	{r7, pc}
	...

0800204c <LL_I2C_DisableOwnAddress1>:
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	4a03      	ldr	r2, [pc, #12]	; (8002068 <LL_I2C_DisableOwnAddress1+0x1c>)
 800205a:	401a      	ands	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	609a      	str	r2, [r3, #8]
}
 8002060:	46c0      	nop			; (mov r8, r8)
 8002062:	46bd      	mov	sp, r7
 8002064:	b002      	add	sp, #8
 8002066:	bd80      	pop	{r7, pc}
 8002068:	ffff7fff 	.word	0xffff7fff

0800206c <LL_I2C_SetTiming>:
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	611a      	str	r2, [r3, #16]
}
 800207c:	46c0      	nop			; (mov r8, r8)
 800207e:	46bd      	mov	sp, r7
 8002080:	b002      	add	sp, #8
 8002082:	bd80      	pop	{r7, pc}

08002084 <LL_I2C_SetMode>:
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a05      	ldr	r2, [pc, #20]	; (80020a8 <LL_I2C_SetMode+0x24>)
 8002094:	401a      	ands	r2, r3
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	431a      	orrs	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	601a      	str	r2, [r3, #0]
}
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	46bd      	mov	sp, r7
 80020a2:	b002      	add	sp, #8
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	46c0      	nop			; (mov r8, r8)
 80020a8:	ffcfffff 	.word	0xffcfffff

080020ac <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	4a05      	ldr	r2, [pc, #20]	; (80020d0 <LL_I2C_AcknowledgeNextData+0x24>)
 80020bc:	401a      	ands	r2, r3
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	431a      	orrs	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	605a      	str	r2, [r3, #4]
}
 80020c6:	46c0      	nop			; (mov r8, r8)
 80020c8:	46bd      	mov	sp, r7
 80020ca:	b002      	add	sp, #8
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	46c0      	nop			; (mov r8, r8)
 80020d0:	ffff7fff 	.word	0xffff7fff

080020d4 <LL_APB1_GRP1_ForceReset>:
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBRSTR1, Periphs);
 80020dc:	4b04      	ldr	r3, [pc, #16]	; (80020f0 <LL_APB1_GRP1_ForceReset+0x1c>)
 80020de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020e0:	4b03      	ldr	r3, [pc, #12]	; (80020f0 <LL_APB1_GRP1_ForceReset+0x1c>)
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80020e8:	46c0      	nop			; (mov r8, r8)
 80020ea:	46bd      	mov	sp, r7
 80020ec:	b002      	add	sp, #8
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	40021000 	.word	0x40021000

080020f4 <LL_APB1_GRP1_ReleaseReset>:
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBRSTR1, Periphs);
 80020fc:	4b05      	ldr	r3, [pc, #20]	; (8002114 <LL_APB1_GRP1_ReleaseReset+0x20>)
 80020fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	43d9      	mvns	r1, r3
 8002104:	4b03      	ldr	r3, [pc, #12]	; (8002114 <LL_APB1_GRP1_ReleaseReset+0x20>)
 8002106:	400a      	ands	r2, r1
 8002108:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800210a:	46c0      	nop			; (mov r8, r8)
 800210c:	46bd      	mov	sp, r7
 800210e:	b002      	add	sp, #8
 8002110:	bd80      	pop	{r7, pc}
 8002112:	46c0      	nop			; (mov r8, r8)
 8002114:	40021000 	.word	0x40021000

08002118 <LL_I2C_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are de-initialized
  *          - ERROR: I2C registers are not de-initialized
  */
ErrorStatus LL_I2C_DeInit(const I2C_TypeDef *I2Cx)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8002120:	230f      	movs	r3, #15
 8002122:	18fb      	adds	r3, r7, r3
 8002124:	2200      	movs	r2, #0
 8002126:	701a      	strb	r2, [r3, #0]

  /* Check the I2C Instance I2Cx */
  assert_param(IS_I2C_ALL_INSTANCE(I2Cx));

  if (I2Cx == I2C1)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a14      	ldr	r2, [pc, #80]	; (800217c <LL_I2C_DeInit+0x64>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d10a      	bne.n	8002146 <LL_I2C_DeInit+0x2e>
  {
    /* Force reset of I2C clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C1);
 8002130:	2380      	movs	r3, #128	; 0x80
 8002132:	039b      	lsls	r3, r3, #14
 8002134:	0018      	movs	r0, r3
 8002136:	f7ff ffcd 	bl	80020d4 <LL_APB1_GRP1_ForceReset>

    /* Release reset of I2C clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C1);
 800213a:	2380      	movs	r3, #128	; 0x80
 800213c:	039b      	lsls	r3, r3, #14
 800213e:	0018      	movs	r0, r3
 8002140:	f7ff ffd8 	bl	80020f4 <LL_APB1_GRP1_ReleaseReset>
 8002144:	e012      	b.n	800216c <LL_I2C_DeInit+0x54>
  }
  else if (I2Cx == I2C2)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a0d      	ldr	r2, [pc, #52]	; (8002180 <LL_I2C_DeInit+0x68>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d10a      	bne.n	8002164 <LL_I2C_DeInit+0x4c>
  {
    /* Force reset of I2C clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C2);
 800214e:	2380      	movs	r3, #128	; 0x80
 8002150:	03db      	lsls	r3, r3, #15
 8002152:	0018      	movs	r0, r3
 8002154:	f7ff ffbe 	bl	80020d4 <LL_APB1_GRP1_ForceReset>

    /* Release reset of I2C clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C2);
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	03db      	lsls	r3, r3, #15
 800215c:	0018      	movs	r0, r3
 800215e:	f7ff ffc9 	bl	80020f4 <LL_APB1_GRP1_ReleaseReset>
 8002162:	e003      	b.n	800216c <LL_I2C_DeInit+0x54>
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C3);
  }
#endif /* I2C3 */
  else
  {
    status = ERROR;
 8002164:	230f      	movs	r3, #15
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	2201      	movs	r2, #1
 800216a:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800216c:	230f      	movs	r3, #15
 800216e:	18fb      	adds	r3, r7, r3
 8002170:	781b      	ldrb	r3, [r3, #0]
}
 8002172:	0018      	movs	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	b004      	add	sp, #16
 8002178:	bd80      	pop	{r7, pc}
 800217a:	46c0      	nop			; (mov r8, r8)
 800217c:	40005400 	.word	0x40005400
 8002180:	40005800 	.word	0x40005800

08002184 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	0018      	movs	r0, r3
 8002192:	f7ff ff10 	bl	8001fb6 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	6899      	ldr	r1, [r3, #8]
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	0018      	movs	r0, r3
 80021a2:	f7ff ff17 	bl	8001fd4 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685a      	ldr	r2, [r3, #4]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	0011      	movs	r1, r2
 80021ae:	0018      	movs	r0, r3
 80021b0:	f7ff ff5c 	bl	800206c <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	0018      	movs	r0, r3
 80021b8:	f7ff feef 	bl	8001f9a <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	0018      	movs	r0, r3
 80021c0:	f7ff ff44 	bl	800204c <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	6919      	ldr	r1, [r3, #16]
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	699a      	ldr	r2, [r3, #24]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	0018      	movs	r0, r3
 80021d0:	f7ff ff18 	bl	8002004 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	691b      	ldr	r3, [r3, #16]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <LL_I2C_Init+0x60>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	0018      	movs	r0, r3
 80021e0:	f7ff ff24 	bl	800202c <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	0011      	movs	r1, r2
 80021ec:	0018      	movs	r0, r3
 80021ee:	f7ff ff49 	bl	8002084 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	695a      	ldr	r2, [r3, #20]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	0011      	movs	r1, r2
 80021fa:	0018      	movs	r0, r3
 80021fc:	f7ff ff56 	bl	80020ac <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8002200:	2300      	movs	r3, #0
}
 8002202:	0018      	movs	r0, r3
 8002204:	46bd      	mov	sp, r7
 8002206:	b002      	add	sp, #8
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <LL_RCC_HSE_IsReady>:
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002210:	4b07      	ldr	r3, [pc, #28]	; (8002230 <LL_RCC_HSE_IsReady+0x24>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	2380      	movs	r3, #128	; 0x80
 8002216:	029b      	lsls	r3, r3, #10
 8002218:	401a      	ands	r2, r3
 800221a:	2380      	movs	r3, #128	; 0x80
 800221c:	029b      	lsls	r3, r3, #10
 800221e:	429a      	cmp	r2, r3
 8002220:	d101      	bne.n	8002226 <LL_RCC_HSE_IsReady+0x1a>
 8002222:	2301      	movs	r3, #1
 8002224:	e000      	b.n	8002228 <LL_RCC_HSE_IsReady+0x1c>
 8002226:	2300      	movs	r3, #0
}
 8002228:	0018      	movs	r0, r3
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	46c0      	nop			; (mov r8, r8)
 8002230:	40021000 	.word	0x40021000

08002234 <LL_RCC_HSI_Enable>:
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002238:	4b04      	ldr	r3, [pc, #16]	; (800224c <LL_RCC_HSI_Enable+0x18>)
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	4b03      	ldr	r3, [pc, #12]	; (800224c <LL_RCC_HSI_Enable+0x18>)
 800223e:	2180      	movs	r1, #128	; 0x80
 8002240:	0049      	lsls	r1, r1, #1
 8002242:	430a      	orrs	r2, r1
 8002244:	601a      	str	r2, [r3, #0]
}
 8002246:	46c0      	nop			; (mov r8, r8)
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40021000 	.word	0x40021000

08002250 <LL_RCC_HSI_IsReady>:
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002254:	4b07      	ldr	r3, [pc, #28]	; (8002274 <LL_RCC_HSI_IsReady+0x24>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	2380      	movs	r3, #128	; 0x80
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	401a      	ands	r2, r3
 800225e:	2380      	movs	r3, #128	; 0x80
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	429a      	cmp	r2, r3
 8002264:	d101      	bne.n	800226a <LL_RCC_HSI_IsReady+0x1a>
 8002266:	2301      	movs	r3, #1
 8002268:	e000      	b.n	800226c <LL_RCC_HSI_IsReady+0x1c>
 800226a:	2300      	movs	r3, #0
}
 800226c:	0018      	movs	r0, r3
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	40021000 	.word	0x40021000

08002278 <LL_RCC_HSI_SetCalibTrimming>:
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002280:	4b06      	ldr	r3, [pc, #24]	; (800229c <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	4a06      	ldr	r2, [pc, #24]	; (80022a0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002286:	4013      	ands	r3, r2
 8002288:	0019      	movs	r1, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	021a      	lsls	r2, r3, #8
 800228e:	4b03      	ldr	r3, [pc, #12]	; (800229c <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8002290:	430a      	orrs	r2, r1
 8002292:	605a      	str	r2, [r3, #4]
}
 8002294:	46c0      	nop			; (mov r8, r8)
 8002296:	46bd      	mov	sp, r7
 8002298:	b002      	add	sp, #8
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40021000 	.word	0x40021000
 80022a0:	ffff80ff 	.word	0xffff80ff

080022a4 <LL_RCC_PLL_IsReady>:
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80022a8:	4b07      	ldr	r3, [pc, #28]	; (80022c8 <LL_RCC_PLL_IsReady+0x24>)
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	2380      	movs	r3, #128	; 0x80
 80022ae:	049b      	lsls	r3, r3, #18
 80022b0:	401a      	ands	r2, r3
 80022b2:	2380      	movs	r3, #128	; 0x80
 80022b4:	049b      	lsls	r3, r3, #18
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d101      	bne.n	80022be <LL_RCC_PLL_IsReady+0x1a>
 80022ba:	2301      	movs	r3, #1
 80022bc:	e000      	b.n	80022c0 <LL_RCC_PLL_IsReady+0x1c>
 80022be:	2300      	movs	r3, #0
}
 80022c0:	0018      	movs	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	40021000 	.word	0x40021000

080022cc <LL_RCC_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RCC registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_RCC_DeInit(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* Set HSION bit and wait for HSI READY bit */
  LL_RCC_HSI_Enable();
 80022d0:	f7ff ffb0 	bl	8002234 <LL_RCC_HSI_Enable>
  while (LL_RCC_HSI_IsReady() != 1U)
 80022d4:	46c0      	nop			; (mov r8, r8)
 80022d6:	f7ff ffbb 	bl	8002250 <LL_RCC_HSI_IsReady>
 80022da:	0003      	movs	r3, r0
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d1fa      	bne.n	80022d6 <LL_RCC_DeInit+0xa>
  {}

  /* Set HSITRIM bits to reset value*/
  LL_RCC_HSI_SetCalibTrimming(0x40U);
 80022e0:	2040      	movs	r0, #64	; 0x40
 80022e2:	f7ff ffc9 	bl	8002278 <LL_RCC_HSI_SetCalibTrimming>

  /* Reset CFGR register */
  LL_RCC_WriteReg(CFGR, 0x00000000U);
 80022e6:	4b12      	ldr	r3, [pc, #72]	; (8002330 <LL_RCC_DeInit+0x64>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	609a      	str	r2, [r3, #8]

  /* Reset whole CR register but HSI in 2 steps in case HSEBYP is set */
  LL_RCC_WriteReg(CR, RCC_CR_HSION);
 80022ec:	4b10      	ldr	r3, [pc, #64]	; (8002330 <LL_RCC_DeInit+0x64>)
 80022ee:	2280      	movs	r2, #128	; 0x80
 80022f0:	0052      	lsls	r2, r2, #1
 80022f2:	601a      	str	r2, [r3, #0]
  while (LL_RCC_HSE_IsReady() != 0U)
 80022f4:	46c0      	nop			; (mov r8, r8)
 80022f6:	f7ff ff89 	bl	800220c <LL_RCC_HSE_IsReady>
 80022fa:	1e03      	subs	r3, r0, #0
 80022fc:	d1fb      	bne.n	80022f6 <LL_RCC_DeInit+0x2a>
  {}
  LL_RCC_WriteReg(CR, RCC_CR_HSION);
 80022fe:	4b0c      	ldr	r3, [pc, #48]	; (8002330 <LL_RCC_DeInit+0x64>)
 8002300:	2280      	movs	r2, #128	; 0x80
 8002302:	0052      	lsls	r2, r2, #1
 8002304:	601a      	str	r2, [r3, #0]

  /* Wait for PLL READY bit to be reset */
  while (LL_RCC_PLL_IsReady() != 0U)
 8002306:	46c0      	nop			; (mov r8, r8)
 8002308:	f7ff ffcc 	bl	80022a4 <LL_RCC_PLL_IsReady>
 800230c:	1e03      	subs	r3, r0, #0
 800230e:	d1fb      	bne.n	8002308 <LL_RCC_DeInit+0x3c>
  {}

  /* Reset PLLCFGR register */
  LL_RCC_WriteReg(PLLCFGR, 16U << RCC_PLLCFGR_PLLN_Pos);
 8002310:	4b07      	ldr	r3, [pc, #28]	; (8002330 <LL_RCC_DeInit+0x64>)
 8002312:	2280      	movs	r2, #128	; 0x80
 8002314:	0152      	lsls	r2, r2, #5
 8002316:	60da      	str	r2, [r3, #12]

  /* Disable all interrupts */
  LL_RCC_WriteReg(CIER, 0x00000000U);
 8002318:	4b05      	ldr	r3, [pc, #20]	; (8002330 <LL_RCC_DeInit+0x64>)
 800231a:	2200      	movs	r2, #0
 800231c:	619a      	str	r2, [r3, #24]

  /* Clear all interrupts flags */
  LL_RCC_WriteReg(CICR, 0xFFFFFFFFU);
 800231e:	4b04      	ldr	r3, [pc, #16]	; (8002330 <LL_RCC_DeInit+0x64>)
 8002320:	2201      	movs	r2, #1
 8002322:	4252      	negs	r2, r2
 8002324:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002326:	2300      	movs	r3, #0
}
 8002328:	0018      	movs	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	40021000 	.word	0x40021000

08002334 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800233c:	4b0e      	ldr	r3, [pc, #56]	; (8002378 <LL_mDelay+0x44>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	60bb      	str	r3, [r7, #8]
   uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002342:	68bb      	ldr	r3, [r7, #8]
  tmpDelay  = Delay;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if (tmpDelay  < LL_MAX_DELAY)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	3301      	adds	r3, #1
 800234c:	d00c      	beq.n	8002368 <LL_mDelay+0x34>
  {
    tmpDelay ++;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	3301      	adds	r3, #1
 8002352:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay  != 0U)
 8002354:	e008      	b.n	8002368 <LL_mDelay+0x34>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002356:	4b08      	ldr	r3, [pc, #32]	; (8002378 <LL_mDelay+0x44>)
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	2380      	movs	r3, #128	; 0x80
 800235c:	025b      	lsls	r3, r3, #9
 800235e:	4013      	ands	r3, r2
 8002360:	d002      	beq.n	8002368 <LL_mDelay+0x34>
    {
      tmpDelay --;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	3b01      	subs	r3, #1
 8002366:	60fb      	str	r3, [r7, #12]
  while (tmpDelay  != 0U)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d1f3      	bne.n	8002356 <LL_mDelay+0x22>
    }
  }
}
 800236e:	46c0      	nop			; (mov r8, r8)
 8002370:	46c0      	nop			; (mov r8, r8)
 8002372:	46bd      	mov	sp, r7
 8002374:	b004      	add	sp, #16
 8002376:	bd80      	pop	{r7, pc}
 8002378:	e000e010 	.word	0xe000e010

0800237c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002384:	4b03      	ldr	r3, [pc, #12]	; (8002394 <LL_SetSystemCoreClock+0x18>)
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	601a      	str	r2, [r3, #0]
}
 800238a:	46c0      	nop			; (mov r8, r8)
 800238c:	46bd      	mov	sp, r7
 800238e:	b002      	add	sp, #8
 8002390:	bd80      	pop	{r7, pc}
 8002392:	46c0      	nop			; (mov r8, r8)
 8002394:	20000000 	.word	0x20000000

08002398 <__libc_init_array>:
 8002398:	b570      	push	{r4, r5, r6, lr}
 800239a:	2600      	movs	r6, #0
 800239c:	4d0c      	ldr	r5, [pc, #48]	; (80023d0 <__libc_init_array+0x38>)
 800239e:	4c0d      	ldr	r4, [pc, #52]	; (80023d4 <__libc_init_array+0x3c>)
 80023a0:	1b64      	subs	r4, r4, r5
 80023a2:	10a4      	asrs	r4, r4, #2
 80023a4:	42a6      	cmp	r6, r4
 80023a6:	d109      	bne.n	80023bc <__libc_init_array+0x24>
 80023a8:	2600      	movs	r6, #0
 80023aa:	f000 f821 	bl	80023f0 <_init>
 80023ae:	4d0a      	ldr	r5, [pc, #40]	; (80023d8 <__libc_init_array+0x40>)
 80023b0:	4c0a      	ldr	r4, [pc, #40]	; (80023dc <__libc_init_array+0x44>)
 80023b2:	1b64      	subs	r4, r4, r5
 80023b4:	10a4      	asrs	r4, r4, #2
 80023b6:	42a6      	cmp	r6, r4
 80023b8:	d105      	bne.n	80023c6 <__libc_init_array+0x2e>
 80023ba:	bd70      	pop	{r4, r5, r6, pc}
 80023bc:	00b3      	lsls	r3, r6, #2
 80023be:	58eb      	ldr	r3, [r5, r3]
 80023c0:	4798      	blx	r3
 80023c2:	3601      	adds	r6, #1
 80023c4:	e7ee      	b.n	80023a4 <__libc_init_array+0xc>
 80023c6:	00b3      	lsls	r3, r6, #2
 80023c8:	58eb      	ldr	r3, [r5, r3]
 80023ca:	4798      	blx	r3
 80023cc:	3601      	adds	r6, #1
 80023ce:	e7f2      	b.n	80023b6 <__libc_init_array+0x1e>
 80023d0:	08002418 	.word	0x08002418
 80023d4:	08002418 	.word	0x08002418
 80023d8:	08002418 	.word	0x08002418
 80023dc:	0800241c 	.word	0x0800241c

080023e0 <memset>:
 80023e0:	0003      	movs	r3, r0
 80023e2:	1882      	adds	r2, r0, r2
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d100      	bne.n	80023ea <memset+0xa>
 80023e8:	4770      	bx	lr
 80023ea:	7019      	strb	r1, [r3, #0]
 80023ec:	3301      	adds	r3, #1
 80023ee:	e7f9      	b.n	80023e4 <memset+0x4>

080023f0 <_init>:
 80023f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023f2:	46c0      	nop			; (mov r8, r8)
 80023f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023f6:	bc08      	pop	{r3}
 80023f8:	469e      	mov	lr, r3
 80023fa:	4770      	bx	lr

080023fc <_fini>:
 80023fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002402:	bc08      	pop	{r3}
 8002404:	469e      	mov	lr, r3
 8002406:	4770      	bx	lr

08002408 <__FLASH_Program_Fast_veneer>:
 8002408:	b401      	push	{r0}
 800240a:	4802      	ldr	r0, [pc, #8]	; (8002414 <__FLASH_Program_Fast_veneer+0xc>)
 800240c:	4684      	mov	ip, r0
 800240e:	bc01      	pop	{r0}
 8002410:	4760      	bx	ip
 8002412:	bf00      	nop
 8002414:	2000000d 	.word	0x2000000d

Disassembly of section .data:

20000000 <SystemCoreClock>:
20000000:	00f42400                                .$..

20000004 <uwTickPrio>:
20000004:	00000004                                ....

20000008 <uwTickFreq>:
20000008:	00000001                                ....

2000000c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000000c:	b580      	push	{r7, lr}
2000000e:	b088      	sub	sp, #32
20000010:	af00      	add	r7, sp, #0
20000012:	6078      	str	r0, [r7, #4]
20000014:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
20000016:	231f      	movs	r3, #31
20000018:	18fb      	adds	r3, r7, r3
2000001a:	2200      	movs	r2, #0
2000001c:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
2000001e:	687b      	ldr	r3, [r7, #4]
20000020:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000022:	683b      	ldr	r3, [r7, #0]
20000024:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000026:	4b1a      	ldr	r3, [pc, #104]	; (20000090 <FLASH_Program_Fast+0x84>)
20000028:	695a      	ldr	r2, [r3, #20]
2000002a:	4b19      	ldr	r3, [pc, #100]	; (20000090 <FLASH_Program_Fast+0x84>)
2000002c:	2180      	movs	r1, #128	; 0x80
2000002e:	02c9      	lsls	r1, r1, #11
20000030:	430a      	orrs	r2, r1
20000032:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20000034:	f3ef 8310 	mrs	r3, PRIMASK
20000038:	60fb      	str	r3, [r7, #12]
  return(result);
2000003a:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
2000003c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000003e:	b672      	cpsid	i
}
20000040:	46c0      	nop			; (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000042:	e00f      	b.n	20000064 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000044:	697a      	ldr	r2, [r7, #20]
20000046:	69bb      	ldr	r3, [r7, #24]
20000048:	6812      	ldr	r2, [r2, #0]
2000004a:	601a      	str	r2, [r3, #0]
    src += 4U;
2000004c:	697b      	ldr	r3, [r7, #20]
2000004e:	3304      	adds	r3, #4
20000050:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000052:	69bb      	ldr	r3, [r7, #24]
20000054:	3304      	adds	r3, #4
20000056:	61bb      	str	r3, [r7, #24]
    index++;
20000058:	211f      	movs	r1, #31
2000005a:	187b      	adds	r3, r7, r1
2000005c:	781a      	ldrb	r2, [r3, #0]
2000005e:	187b      	adds	r3, r7, r1
20000060:	3201      	adds	r2, #1
20000062:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20000064:	231f      	movs	r3, #31
20000066:	18fb      	adds	r3, r7, r3
20000068:	781b      	ldrb	r3, [r3, #0]
2000006a:	2b3f      	cmp	r3, #63	; 0x3f
2000006c:	d9ea      	bls.n	20000044 <FLASH_Program_Fast+0x38>
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
#else
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
2000006e:	46c0      	nop			; (mov r8, r8)
20000070:	4b07      	ldr	r3, [pc, #28]	; (20000090 <FLASH_Program_Fast+0x84>)
20000072:	691a      	ldr	r2, [r3, #16]
20000074:	2380      	movs	r3, #128	; 0x80
20000076:	025b      	lsls	r3, r3, #9
20000078:	4013      	ands	r3, r2
2000007a:	d1f9      	bne.n	20000070 <FLASH_Program_Fast+0x64>
2000007c:	693b      	ldr	r3, [r7, #16]
2000007e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000080:	68bb      	ldr	r3, [r7, #8]
20000082:	f383 8810 	msr	PRIMASK, r3
}
20000086:	46c0      	nop			; (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20000088:	46c0      	nop			; (mov r8, r8)
2000008a:	46bd      	mov	sp, r7
2000008c:	b008      	add	sp, #32
2000008e:	bd80      	pop	{r7, pc}
20000090:	40022000 	.word	0x40022000
